
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

000111a0 <.init>:
   111a0:	push	{r3, lr}
   111a4:	bl	11524 <ftello64@plt+0x4c>
   111a8:	pop	{r3, pc}

Disassembly of section .plt:

000111ac <fdopen@plt-0x14>:
   111ac:	push	{lr}		; (str lr, [sp, #-4]!)
   111b0:	ldr	lr, [pc, #4]	; 111bc <fdopen@plt-0x4>
   111b4:	add	lr, pc, lr
   111b8:	ldr	pc, [lr, #8]!
   111bc:	andeq	r7, r1, r4, asr #28

000111c0 <fdopen@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #94208	; 0x17000
   111c8:	ldr	pc, [ip, #3652]!	; 0xe44

000111cc <calloc@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #94208	; 0x17000
   111d4:	ldr	pc, [ip, #3644]!	; 0xe3c

000111d8 <fputs_unlocked@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #94208	; 0x17000
   111e0:	ldr	pc, [ip, #3636]!	; 0xe34

000111e4 <raise@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #94208	; 0x17000
   111ec:	ldr	pc, [ip, #3628]!	; 0xe2c

000111f0 <strcmp@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #94208	; 0x17000
   111f8:	ldr	pc, [ip, #3620]!	; 0xe24

000111fc <posix_fadvise64@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #94208	; 0x17000
   11204:	ldr	pc, [ip, #3612]!	; 0xe1c

00011208 <fflush@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #94208	; 0x17000
   11210:	ldr	pc, [ip, #3604]!	; 0xe14

00011214 <free@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #94208	; 0x17000
   1121c:	ldr	pc, [ip, #3596]!	; 0xe0c

00011220 <ferror@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #94208	; 0x17000
   11228:	ldr	pc, [ip, #3588]!	; 0xe04

0001122c <_exit@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #94208	; 0x17000
   11234:	ldr	pc, [ip, #3580]!	; 0xdfc

00011238 <memcpy@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #94208	; 0x17000
   11240:	ldr	pc, [ip, #3572]!	; 0xdf4

00011244 <mbsinit@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #94208	; 0x17000
   1124c:	ldr	pc, [ip, #3564]!	; 0xdec

00011250 <fwrite_unlocked@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #94208	; 0x17000
   11258:	ldr	pc, [ip, #3556]!	; 0xde4

0001125c <stpcpy@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #94208	; 0x17000
   11264:	ldr	pc, [ip, #3548]!	; 0xddc

00011268 <getc_unlocked@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #94208	; 0x17000
   11270:	ldr	pc, [ip, #3540]!	; 0xdd4

00011274 <dcgettext@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #94208	; 0x17000
   1127c:	ldr	pc, [ip, #3532]!	; 0xdcc

00011280 <dup2@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #94208	; 0x17000
   11288:	ldr	pc, [ip, #3524]!	; 0xdc4

0001128c <realloc@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #94208	; 0x17000
   11294:	ldr	pc, [ip, #3516]!	; 0xdbc

00011298 <textdomain@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #94208	; 0x17000
   112a0:	ldr	pc, [ip, #3508]!	; 0xdb4

000112a4 <rawmemchr@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #94208	; 0x17000
   112ac:	ldr	pc, [ip, #3500]!	; 0xdac

000112b0 <iswprint@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #94208	; 0x17000
   112b8:	ldr	pc, [ip, #3492]!	; 0xda4

000112bc <__fxstat64@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #94208	; 0x17000
   112c4:	ldr	pc, [ip, #3484]!	; 0xd9c

000112c8 <lseek64@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #94208	; 0x17000
   112d0:	ldr	pc, [ip, #3476]!	; 0xd94

000112d4 <__ctype_get_mb_cur_max@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #94208	; 0x17000
   112dc:	ldr	pc, [ip, #3468]!	; 0xd8c

000112e0 <fread@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #94208	; 0x17000
   112e8:	ldr	pc, [ip, #3460]!	; 0xd84

000112ec <__fpending@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #94208	; 0x17000
   112f4:	ldr	pc, [ip, #3452]!	; 0xd7c

000112f8 <ferror_unlocked@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #94208	; 0x17000
   11300:	ldr	pc, [ip, #3444]!	; 0xd74

00011304 <mbrtowc@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #94208	; 0x17000
   1130c:	ldr	pc, [ip, #3436]!	; 0xd6c

00011310 <error@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #94208	; 0x17000
   11318:	ldr	pc, [ip, #3428]!	; 0xd64

0001131c <open64@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #94208	; 0x17000
   11324:	ldr	pc, [ip, #3420]!	; 0xd5c

00011328 <malloc@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #94208	; 0x17000
   11330:	ldr	pc, [ip, #3412]!	; 0xd54

00011334 <__libc_start_main@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #94208	; 0x17000
   1133c:	ldr	pc, [ip, #3404]!	; 0xd4c

00011340 <__freading@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #94208	; 0x17000
   11348:	ldr	pc, [ip, #3396]!	; 0xd44

0001134c <__gmon_start__@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #94208	; 0x17000
   11354:	ldr	pc, [ip, #3388]!	; 0xd3c

00011358 <freopen64@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #94208	; 0x17000
   11360:	ldr	pc, [ip, #3380]!	; 0xd34

00011364 <getopt_long@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #94208	; 0x17000
   1136c:	ldr	pc, [ip, #3372]!	; 0xd2c

00011370 <__ctype_b_loc@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #94208	; 0x17000
   11378:	ldr	pc, [ip, #3364]!	; 0xd24

0001137c <exit@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #94208	; 0x17000
   11384:	ldr	pc, [ip, #3356]!	; 0xd1c

00011388 <bcmp@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #94208	; 0x17000
   11390:	ldr	pc, [ip, #3348]!	; 0xd14

00011394 <strlen@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #94208	; 0x17000
   1139c:	ldr	pc, [ip, #3340]!	; 0xd0c

000113a0 <strchr@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #94208	; 0x17000
   113a8:	ldr	pc, [ip, #3332]!	; 0xd04

000113ac <__errno_location@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #94208	; 0x17000
   113b4:	ldr	pc, [ip, #3324]!	; 0xcfc

000113b8 <__cxa_atexit@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #94208	; 0x17000
   113c0:	ldr	pc, [ip, #3316]!	; 0xcf4

000113c4 <setvbuf@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #94208	; 0x17000
   113cc:	ldr	pc, [ip, #3308]!	; 0xcec

000113d0 <memset@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #94208	; 0x17000
   113d8:	ldr	pc, [ip, #3300]!	; 0xce4

000113dc <__printf_chk@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #94208	; 0x17000
   113e4:	ldr	pc, [ip, #3292]!	; 0xcdc

000113e8 <fileno@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #94208	; 0x17000
   113f0:	ldr	pc, [ip, #3284]!	; 0xcd4

000113f4 <strtoumax@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #94208	; 0x17000
   113fc:	ldr	pc, [ip, #3276]!	; 0xccc

00011400 <__fprintf_chk@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #94208	; 0x17000
   11408:	ldr	pc, [ip, #3268]!	; 0xcc4

0001140c <fclose@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #94208	; 0x17000
   11414:	ldr	pc, [ip, #3260]!	; 0xcbc

00011418 <fseeko64@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #94208	; 0x17000
   11420:	ldr	pc, [ip, #3252]!	; 0xcb4

00011424 <fcntl64@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #94208	; 0x17000
   1142c:	ldr	pc, [ip, #3244]!	; 0xcac

00011430 <setlocale@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #94208	; 0x17000
   11438:	ldr	pc, [ip, #3236]!	; 0xca4

0001143c <__explicit_bzero_chk@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #94208	; 0x17000
   11444:	ldr	pc, [ip, #3228]!	; 0xc9c

00011448 <strrchr@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #94208	; 0x17000
   11450:	ldr	pc, [ip, #3220]!	; 0xc94

00011454 <nl_langinfo@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #94208	; 0x17000
   1145c:	ldr	pc, [ip, #3212]!	; 0xc8c

00011460 <fopen64@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #94208	; 0x17000
   11468:	ldr	pc, [ip, #3204]!	; 0xc84

0001146c <bindtextdomain@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #94208	; 0x17000
   11474:	ldr	pc, [ip, #3196]!	; 0xc7c

00011478 <fread_unlocked@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #94208	; 0x17000
   11480:	ldr	pc, [ip, #3188]!	; 0xc74

00011484 <getrandom@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #94208	; 0x17000
   1148c:	ldr	pc, [ip, #3180]!	; 0xc6c

00011490 <fputs@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #94208	; 0x17000
   11498:	ldr	pc, [ip, #3172]!	; 0xc64

0001149c <strncmp@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #94208	; 0x17000
   114a4:	ldr	pc, [ip, #3164]!	; 0xc5c

000114a8 <abort@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #94208	; 0x17000
   114b0:	ldr	pc, [ip, #3156]!	; 0xc54

000114b4 <feof_unlocked@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #94208	; 0x17000
   114bc:	ldr	pc, [ip, #3148]!	; 0xc4c

000114c0 <close@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #94208	; 0x17000
   114c8:	ldr	pc, [ip, #3140]!	; 0xc44

000114cc <__assert_fail@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #94208	; 0x17000
   114d4:	ldr	pc, [ip, #3132]!	; 0xc3c

000114d8 <ftello64@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #94208	; 0x17000
   114e0:	ldr	pc, [ip, #3124]!	; 0xc34

Disassembly of section .text:

000114e8 <.text>:
   114e8:	mov	fp, #0
   114ec:	mov	lr, #0
   114f0:	pop	{r1}		; (ldr r1, [sp], #4)
   114f4:	mov	r2, sp
   114f8:	push	{r2}		; (str r2, [sp, #-4]!)
   114fc:	push	{r0}		; (str r0, [sp, #-4]!)
   11500:	ldr	ip, [pc, #16]	; 11518 <ftello64@plt+0x40>
   11504:	push	{ip}		; (str ip, [sp, #-4]!)
   11508:	ldr	r0, [pc, #12]	; 1151c <ftello64@plt+0x44>
   1150c:	ldr	r3, [pc, #12]	; 11520 <ftello64@plt+0x48>
   11510:	bl	11334 <__libc_start_main@plt>
   11514:	bl	114a8 <abort@plt>
   11518:			; <UNDEFINED> instruction: 0x00017fbc
   1151c:	andeq	r1, r1, r4, ror r8
   11520:	andeq	r7, r1, ip, asr pc
   11524:	ldr	r3, [pc, #20]	; 11540 <ftello64@plt+0x68>
   11528:	ldr	r2, [pc, #20]	; 11544 <ftello64@plt+0x6c>
   1152c:	add	r3, pc, r3
   11530:	ldr	r2, [r3, r2]
   11534:	cmp	r2, #0
   11538:	bxeq	lr
   1153c:	b	1134c <__gmon_start__@plt>
   11540:	andeq	r7, r1, ip, asr #21
   11544:	andeq	r0, r0, r8, lsl r1
   11548:	ldr	r0, [pc, #24]	; 11568 <ftello64@plt+0x90>
   1154c:	ldr	r3, [pc, #24]	; 1156c <ftello64@plt+0x94>
   11550:	cmp	r3, r0
   11554:	bxeq	lr
   11558:	ldr	r3, [pc, #16]	; 11570 <ftello64@plt+0x98>
   1155c:	cmp	r3, #0
   11560:	bxeq	lr
   11564:	bx	r3
   11568:	andeq	r9, r2, r0, ror r1
   1156c:	andeq	r9, r2, r0, ror r1
   11570:	andeq	r0, r0, r0
   11574:	ldr	r0, [pc, #36]	; 115a0 <ftello64@plt+0xc8>
   11578:	ldr	r1, [pc, #36]	; 115a4 <ftello64@plt+0xcc>
   1157c:	sub	r1, r1, r0
   11580:	asr	r1, r1, #2
   11584:	add	r1, r1, r1, lsr #31
   11588:	asrs	r1, r1, #1
   1158c:	bxeq	lr
   11590:	ldr	r3, [pc, #16]	; 115a8 <ftello64@plt+0xd0>
   11594:	cmp	r3, #0
   11598:	bxeq	lr
   1159c:	bx	r3
   115a0:	andeq	r9, r2, r0, ror r1
   115a4:	andeq	r9, r2, r0, ror r1
   115a8:	andeq	r0, r0, r0
   115ac:	push	{r4, lr}
   115b0:	ldr	r4, [pc, #24]	; 115d0 <ftello64@plt+0xf8>
   115b4:	ldrb	r3, [r4]
   115b8:	cmp	r3, #0
   115bc:	popne	{r4, pc}
   115c0:	bl	11548 <ftello64@plt+0x70>
   115c4:	mov	r3, #1
   115c8:	strb	r3, [r4]
   115cc:	pop	{r4, pc}
   115d0:	muleq	r2, r4, r1
   115d4:	b	11574 <ftello64@plt+0x9c>
   115d8:	push	{fp, lr}
   115dc:	mov	fp, sp
   115e0:	sub	sp, sp, #64	; 0x40
   115e4:	mov	r8, r0
   115e8:	cmp	r0, #0
   115ec:	bne	11834 <ftello64@plt+0x35c>
   115f0:	movw	r1, #32795	; 0x801b
   115f4:	mov	r0, #0
   115f8:	mov	r2, #5
   115fc:	movt	r1, #1
   11600:	bl	11274 <dcgettext@plt>
   11604:	mov	r1, r0
   11608:	movw	r0, #37280	; 0x91a0
   1160c:	movt	r0, #2
   11610:	ldr	r2, [r0]
   11614:	mov	r0, #1
   11618:	mov	r3, r2
   1161c:	str	r2, [sp]
   11620:	bl	113dc <__printf_chk@plt>
   11624:	movw	r1, #32890	; 0x807a
   11628:	mov	r0, #0
   1162c:	mov	r2, #5
   11630:	movt	r1, #1
   11634:	bl	11274 <dcgettext@plt>
   11638:	movw	r9, #37260	; 0x918c
   1163c:	movt	r9, #2
   11640:	ldr	r1, [r9]
   11644:	bl	111d8 <fputs_unlocked@plt>
   11648:	movw	r1, #33805	; 0x840d
   1164c:	mov	r0, #0
   11650:	mov	r2, #5
   11654:	movt	r1, #1
   11658:	bl	11274 <dcgettext@plt>
   1165c:	ldr	r1, [r9]
   11660:	bl	111d8 <fputs_unlocked@plt>
   11664:	movw	r1, #33861	; 0x8445
   11668:	mov	r0, #0
   1166c:	mov	r2, #5
   11670:	movt	r1, #1
   11674:	bl	11274 <dcgettext@plt>
   11678:	ldr	r1, [r9]
   1167c:	bl	111d8 <fputs_unlocked@plt>
   11680:	movw	r1, #32957	; 0x80bd
   11684:	mov	r0, #0
   11688:	mov	r2, #5
   1168c:	movt	r1, #1
   11690:	bl	11274 <dcgettext@plt>
   11694:	ldr	r1, [r9]
   11698:	bl	111d8 <fputs_unlocked@plt>
   1169c:	movw	r1, #33338	; 0x823a
   116a0:	mov	r0, #0
   116a4:	mov	r2, #5
   116a8:	movt	r1, #1
   116ac:	bl	11274 <dcgettext@plt>
   116b0:	ldr	r1, [r9]
   116b4:	bl	111d8 <fputs_unlocked@plt>
   116b8:	movw	r1, #33402	; 0x827a
   116bc:	mov	r0, #0
   116c0:	mov	r2, #5
   116c4:	movt	r1, #1
   116c8:	bl	11274 <dcgettext@plt>
   116cc:	ldr	r1, [r9]
   116d0:	bl	111d8 <fputs_unlocked@plt>
   116d4:	movw	r1, #33447	; 0x82a7
   116d8:	mov	r0, #0
   116dc:	mov	r2, #5
   116e0:	movt	r1, #1
   116e4:	bl	11274 <dcgettext@plt>
   116e8:	ldr	r1, [r9]
   116ec:	bl	111d8 <fputs_unlocked@plt>
   116f0:	movw	r0, #34512	; 0x86d0
   116f4:	add	r6, sp, #8
   116f8:	movt	r0, #1
   116fc:	mov	r1, r6
   11700:	ldm	r0!, {r2, r3, r4, r5}
   11704:	stmia	r1!, {r2, r3, r4, r5}
   11708:	ldm	r0!, {r2, r3, r4, r5, r7}
   1170c:	stmia	r1!, {r2, r3, r4, r5, r7}
   11710:	ldm	r0, {r2, r3, r4, r5, r7}
   11714:	stm	r1, {r2, r3, r4, r5, r7}
   11718:	movw	r1, #33936	; 0x8490
   1171c:	movw	r5, #33501	; 0x82dd
   11720:	movt	r1, #1
   11724:	movt	r5, #1
   11728:	mov	r0, r5
   1172c:	bl	111f0 <strcmp@plt>
   11730:	cmp	r0, #0
   11734:	ldrne	r1, [r6, #8]!
   11738:	cmpne	r1, #0
   1173c:	bne	11728 <ftello64@plt+0x250>
   11740:	movw	r1, #34031	; 0x84ef
   11744:	ldr	r6, [r6, #4]
   11748:	mov	r0, #0
   1174c:	mov	r2, #5
   11750:	movt	r1, #1
   11754:	bl	11274 <dcgettext@plt>
   11758:	movw	r2, #33686	; 0x8396
   1175c:	movw	r3, #34054	; 0x8506
   11760:	mov	r1, r0
   11764:	mov	r0, #1
   11768:	movt	r2, #1
   1176c:	movt	r3, #1
   11770:	bl	113dc <__printf_chk@plt>
   11774:	cmp	r6, #0
   11778:	mov	r0, #5
   1177c:	mov	r1, #0
   11780:	moveq	r6, r5
   11784:	bl	11430 <setlocale@plt>
   11788:	cmp	r0, #0
   1178c:	beq	117c4 <ftello64@plt+0x2ec>
   11790:	movw	r1, #34094	; 0x852e
   11794:	mov	r2, #3
   11798:	movt	r1, #1
   1179c:	bl	1149c <strncmp@plt>
   117a0:	cmp	r0, #0
   117a4:	beq	117c4 <ftello64@plt+0x2ec>
   117a8:	movw	r1, #34098	; 0x8532
   117ac:	mov	r0, #0
   117b0:	mov	r2, #5
   117b4:	movt	r1, #1
   117b8:	bl	11274 <dcgettext@plt>
   117bc:	ldr	r1, [r9]
   117c0:	bl	111d8 <fputs_unlocked@plt>
   117c4:	movw	r1, #34169	; 0x8579
   117c8:	mov	r0, #0
   117cc:	mov	r2, #5
   117d0:	movt	r1, #1
   117d4:	bl	11274 <dcgettext@plt>
   117d8:	movw	r2, #34054	; 0x8506
   117dc:	mov	r1, r0
   117e0:	mov	r0, #1
   117e4:	mov	r3, r5
   117e8:	movt	r2, #1
   117ec:	bl	113dc <__printf_chk@plt>
   117f0:	movw	r1, #34196	; 0x8594
   117f4:	mov	r0, #0
   117f8:	mov	r2, #5
   117fc:	movt	r1, #1
   11800:	bl	11274 <dcgettext@plt>
   11804:	mov	r1, r0
   11808:	movw	r0, #33964	; 0x84ac
   1180c:	movw	r3, #34246	; 0x85c6
   11810:	cmp	r6, r5
   11814:	mov	r2, r6
   11818:	movt	r0, #1
   1181c:	movt	r3, #1
   11820:	moveq	r3, r0
   11824:	mov	r0, #1
   11828:	bl	113dc <__printf_chk@plt>
   1182c:	mov	r0, r8
   11830:	bl	1137c <exit@plt>
   11834:	movw	r0, #37248	; 0x9180
   11838:	movw	r1, #32756	; 0x7ff4
   1183c:	mov	r2, #5
   11840:	movt	r0, #2
   11844:	movt	r1, #1
   11848:	ldr	r5, [r0]
   1184c:	mov	r0, #0
   11850:	bl	11274 <dcgettext@plt>
   11854:	mov	r2, r0
   11858:	movw	r0, #37280	; 0x91a0
   1185c:	mov	r1, #1
   11860:	movt	r0, #2
   11864:	ldr	r3, [r0]
   11868:	mov	r0, r5
   1186c:	bl	11400 <__fprintf_chk@plt>
   11870:	b	1182c <ftello64@plt+0x354>
   11874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11878:	add	fp, sp, #28
   1187c:	sub	sp, sp, #172	; 0xac
   11880:	str	r0, [sp, #60]	; 0x3c
   11884:	ldr	r0, [r1]
   11888:	str	r1, [sp, #56]	; 0x38
   1188c:	bl	12b90 <ftello64@plt+0x16b8>
   11890:	movw	r1, #34246	; 0x85c6
   11894:	mov	r0, #6
   11898:	movt	r1, #1
   1189c:	bl	11430 <setlocale@plt>
   118a0:	movw	r5, #33690	; 0x839a
   118a4:	movw	r1, #33506	; 0x82e2
   118a8:	movt	r5, #1
   118ac:	movt	r1, #1
   118b0:	mov	r0, r5
   118b4:	bl	1146c <bindtextdomain@plt>
   118b8:	mov	r0, r5
   118bc:	bl	11298 <textdomain@plt>
   118c0:	movw	r0, #9728	; 0x2600
   118c4:	movt	r0, #1
   118c8:	bl	17fc0 <ftello64@plt+0x6ae8>
   118cc:	mov	r0, #10
   118d0:	mov	r8, #0
   118d4:	mov	sl, #0
   118d8:	mov	r5, #0
   118dc:	mov	r6, #0
   118e0:	mov	r7, #0
   118e4:	str	r0, [sp, #36]	; 0x24
   118e8:	mvn	r0, #0
   118ec:	str	r0, [sp, #48]	; 0x30
   118f0:	mvn	r0, #0
   118f4:	str	r0, [sp, #40]	; 0x28
   118f8:	mov	r0, #0
   118fc:	str	r0, [sp, #52]	; 0x34
   11900:	mov	r0, #0
   11904:	str	r0, [sp, #44]	; 0x2c
   11908:	ldr	r0, [sp, #60]	; 0x3c
   1190c:	ldr	r1, [sp, #56]	; 0x38
   11910:	movw	r2, #33530	; 0x82fa
   11914:	movw	r3, #34352	; 0x8630
   11918:	mov	r9, r5
   1191c:	str	r8, [sp]
   11920:	movt	r2, #1
   11924:	movt	r3, #1
   11928:	bl	11364 <getopt_long@plt>
   1192c:	cmp	r0, #104	; 0x68
   11930:	ble	11a9c <ftello64@plt+0x5c4>
   11934:	sub	r1, r0, #105	; 0x69
   11938:	cmp	r1, #9
   1193c:	bhi	11abc <ftello64@plt+0x5e4>
   11940:	add	r0, pc, #4
   11944:	mov	r4, sl
   11948:	ldr	pc, [r0, r1, lsl #2]
   1194c:	andeq	r1, r1, r4, ror r9
   11950:	andeq	r2, r1, r0, lsr #10
   11954:	andeq	r2, r1, r0, lsr #10
   11958:	andeq	r2, r1, r0, lsr #10
   1195c:	andeq	r2, r1, r0, lsr #10
   11960:	andeq	r1, r1, r8, lsl fp
   11964:	andeq	r1, r1, r8, ror fp
   11968:	andeq	r2, r1, r0, lsr #10
   1196c:	andeq	r2, r1, r0, lsr #10
   11970:	andeq	r1, r1, r0, lsl fp
   11974:	movw	r0, #37264	; 0x9190
   11978:	mov	r1, #45	; 0x2d
   1197c:	movt	r0, #2
   11980:	ldr	r7, [r0]
   11984:	mov	r0, r7
   11988:	bl	113a0 <strchr@plt>
   1198c:	mov	r5, r0
   11990:	ldr	r0, [sp, #52]	; 0x34
   11994:	tst	r0, #1
   11998:	bne	12430 <ftello64@plt+0xf58>
   1199c:	movw	r1, #33570	; 0x8322
   119a0:	clz	r0, r5
   119a4:	cmp	r5, #0
   119a8:	movt	r1, #1
   119ac:	lsr	sl, r0, #5
   119b0:	beq	11a1c <ftello64@plt+0x544>
   119b4:	movw	r0, #37264	; 0x9190
   119b8:	strb	r8, [r5]
   119bc:	movw	r1, #33570	; 0x8322
   119c0:	mov	r2, #5
   119c4:	movt	r0, #2
   119c8:	movt	r1, #1
   119cc:	ldr	r7, [r0]
   119d0:	mov	r0, #0
   119d4:	bl	11274 <dcgettext@plt>
   119d8:	mvn	r1, #0
   119dc:	mov	r2, #0
   119e0:	mov	r3, #0
   119e4:	stm	sp, {r1, r8}
   119e8:	movw	r1, #34246	; 0x85c6
   119ec:	str	r0, [sp, #12]
   119f0:	mov	r0, r7
   119f4:	str	r8, [sp, #16]
   119f8:	movt	r1, #1
   119fc:	str	r1, [sp, #8]
   11a00:	bl	161e0 <ftello64@plt+0x4d08>
   11a04:	movw	r1, #33570	; 0x8322
   11a08:	str	r0, [sp, #40]	; 0x28
   11a0c:	mov	r0, #45	; 0x2d
   11a10:	strb	r0, [r5], #1
   11a14:	movt	r1, #1
   11a18:	mov	r7, r5
   11a1c:	mov	r0, #0
   11a20:	mov	r2, #5
   11a24:	bl	11274 <dcgettext@plt>
   11a28:	mvn	r1, #0
   11a2c:	mov	r2, #0
   11a30:	mov	r3, #0
   11a34:	stm	sp, {r1, r8}
   11a38:	movw	r1, #34246	; 0x85c6
   11a3c:	str	r0, [sp, #12]
   11a40:	mov	r0, r7
   11a44:	str	r8, [sp, #16]
   11a48:	movt	r1, #1
   11a4c:	str	r1, [sp, #8]
   11a50:	bl	161e0 <ftello64@plt+0x4d08>
   11a54:	ldr	r1, [sp, #40]	; 0x28
   11a58:	mov	r7, r0
   11a5c:	mov	r5, r9
   11a60:	cmp	r0, r1
   11a64:	sub	r1, r7, r1
   11a68:	mov	r0, #0
   11a6c:	add	r1, r1, #1
   11a70:	movwcc	r0, #1
   11a74:	clz	r1, r1
   11a78:	lsr	r1, r1, #5
   11a7c:	eor	r0, r0, r1
   11a80:	mov	r1, #1
   11a84:	orr	r0, r0, sl
   11a88:	mov	sl, r4
   11a8c:	str	r1, [sp, #52]	; 0x34
   11a90:	cmp	r0, #1
   11a94:	bne	11908 <ftello64@plt+0x430>
   11a98:	b	1243c <ftello64@plt+0xf64>
   11a9c:	cmp	r0, #100	; 0x64
   11aa0:	ble	11bb4 <ftello64@plt+0x6dc>
   11aa4:	mov	r1, #1
   11aa8:	cmp	r0, #101	; 0x65
   11aac:	mov	r5, r9
   11ab0:	str	r1, [sp, #44]	; 0x2c
   11ab4:	beq	11908 <ftello64@plt+0x430>
   11ab8:	b	12520 <ftello64@plt+0x1048>
   11abc:	cmp	r0, #122	; 0x7a
   11ac0:	bne	11ad4 <ftello64@plt+0x5fc>
   11ac4:	mov	r0, #0
   11ac8:	mov	r5, r9
   11acc:	str	r0, [sp, #36]	; 0x24
   11ad0:	b	11908 <ftello64@plt+0x430>
   11ad4:	cmp	r0, #256	; 0x100
   11ad8:	bne	12520 <ftello64@plt+0x1048>
   11adc:	movw	r0, #37264	; 0x9190
   11ae0:	mov	r4, sl
   11ae4:	cmp	r9, #0
   11ae8:	movt	r0, #2
   11aec:	ldr	r5, [r0]
   11af0:	beq	11908 <ftello64@plt+0x430>
   11af4:	mov	r0, r9
   11af8:	mov	r1, r5
   11afc:	bl	111f0 <strcmp@plt>
   11b00:	cmp	r0, #0
   11b04:	mov	sl, r4
   11b08:	beq	11908 <ftello64@plt+0x430>
   11b0c:	b	12488 <ftello64@plt+0xfb0>
   11b10:	mov	r6, #1
   11b14:	b	11b6c <ftello64@plt+0x694>
   11b18:	movw	r0, #37264	; 0x9190
   11b1c:	movw	r1, #34246	; 0x85c6
   11b20:	mov	r2, #10
   11b24:	add	r3, sp, #64	; 0x40
   11b28:	movt	r0, #2
   11b2c:	movt	r1, #1
   11b30:	ldr	r0, [r0]
   11b34:	str	r1, [sp]
   11b38:	mov	r1, #0
   11b3c:	bl	161e8 <ftello64@plt+0x4d10>
   11b40:	cmp	r0, #1
   11b44:	beq	11b6c <ftello64@plt+0x694>
   11b48:	cmp	r0, #0
   11b4c:	bne	124ac <ftello64@plt+0xfd4>
   11b50:	ldr	r0, [sp, #64]	; 0x40
   11b54:	ldr	r3, [sp, #48]	; 0x30
   11b58:	ldr	r1, [sp, #68]	; 0x44
   11b5c:	subs	r2, r3, r0
   11b60:	rscs	r1, r1, #0
   11b64:	movcs	r3, r0
   11b68:	str	r3, [sp, #48]	; 0x30
   11b6c:	mov	sl, r4
   11b70:	mov	r5, r9
   11b74:	b	11908 <ftello64@plt+0x430>
   11b78:	movw	r0, #37264	; 0x9190
   11b7c:	cmp	r4, #0
   11b80:	mov	r5, r9
   11b84:	movt	r0, #2
   11b88:	ldr	sl, [r0]
   11b8c:	beq	11908 <ftello64@plt+0x430>
   11b90:	mov	r0, r4
   11b94:	mov	r1, sl
   11b98:	bl	111f0 <strcmp@plt>
   11b9c:	cmp	r0, #0
   11ba0:	mov	r5, r9
   11ba4:	beq	11908 <ftello64@plt+0x430>
   11ba8:	movw	r1, #33620	; 0x8354
   11bac:	movt	r1, #1
   11bb0:	b	12490 <ftello64@plt+0xfb8>
   11bb4:	str	sl, [sp, #24]
   11bb8:	ldr	sl, [sp, #48]	; 0x30
   11bbc:	cmn	r0, #1
   11bc0:	str	r7, [sp, #20]
   11bc4:	str	r6, [sp, #28]
   11bc8:	bne	123d0 <ftello64@plt+0xef8>
   11bcc:	movw	r0, #37240	; 0x9178
   11bd0:	movt	r0, #2
   11bd4:	ldr	r7, [r0]
   11bd8:	ldr	r0, [sp, #52]	; 0x34
   11bdc:	eor	r5, r0, #1
   11be0:	ldr	r0, [sp, #44]	; 0x2c
   11be4:	tst	r5, #1
   11be8:	eor	r0, r0, #1
   11bec:	tsteq	r0, #1
   11bf0:	beq	124fc <ftello64@plt+0x1024>
   11bf4:	ldr	r1, [sp, #56]	; 0x38
   11bf8:	add	r1, r1, r7, lsl #2
   11bfc:	str	r1, [sp, #32]
   11c00:	ldr	r1, [sp, #60]	; 0x3c
   11c04:	sub	r8, r1, r7
   11c08:	ldr	r1, [sp, #52]	; 0x34
   11c0c:	tst	r1, #1
   11c10:	beq	11ca0 <ftello64@plt+0x7c8>
   11c14:	cmp	r8, #0
   11c18:	bgt	11cbc <ftello64@plt+0x7e4>
   11c1c:	cmp	sl, #0
   11c20:	str	sl, [sp, #48]	; 0x30
   11c24:	beq	11cfc <ftello64@plt+0x824>
   11c28:	ldr	r0, [sp, #44]	; 0x2c
   11c2c:	tst	r0, #1
   11c30:	beq	11d10 <ftello64@plt+0x838>
   11c34:	cmp	r8, #1
   11c38:	blt	11e80 <ftello64@plt+0x9a8>
   11c3c:	ldr	r0, [sp, #60]	; 0x3c
   11c40:	ldr	r6, [sp, #32]
   11c44:	mov	r5, r8
   11c48:	sub	r4, r0, r7
   11c4c:	ldr	r0, [r6], #4
   11c50:	bl	11394 <strlen@plt>
   11c54:	add	r5, r0, r5
   11c58:	subs	r4, r4, #1
   11c5c:	bne	11c4c <ftello64@plt+0x774>
   11c60:	ldr	r0, [sp, #60]	; 0x3c
   11c64:	sub	r7, r0, r7
   11c68:	mov	r0, r5
   11c6c:	bl	15c78 <ftello64@plt+0x47a0>
   11c70:	ldr	r4, [sp, #32]
   11c74:	ldr	r6, [sp, #36]	; 0x24
   11c78:	mov	r5, r0
   11c7c:	ldr	r1, [r4]
   11c80:	mov	r0, r5
   11c84:	bl	1125c <stpcpy@plt>
   11c88:	str	r5, [r4], #4
   11c8c:	strb	r6, [r0], #1
   11c90:	subs	r7, r7, #1
   11c94:	mov	r5, r0
   11c98:	bne	11c7c <ftello64@plt+0x7a4>
   11c9c:	b	11e8c <ftello64@plt+0x9b4>
   11ca0:	cmp	r8, #2
   11ca4:	mov	r1, #0
   11ca8:	mvn	r0, r0
   11cac:	movwlt	r1, #1
   11cb0:	orr	r0, r1, r0
   11cb4:	tst	r0, #1
   11cb8:	bne	11c1c <ftello64@plt+0x744>
   11cbc:	movw	r1, #33745	; 0x83d1
   11cc0:	mov	r0, #0
   11cc4:	mov	r2, #5
   11cc8:	movt	r1, #1
   11ccc:	bl	11274 <dcgettext@plt>
   11cd0:	ldr	r1, [sp, #32]
   11cd4:	mov	r4, r0
   11cd8:	and	r0, r5, #1
   11cdc:	ldr	r0, [r1, r0, lsl #2]
   11ce0:	bl	1457c <ftello64@plt+0x30a4>
   11ce4:	mov	r3, r0
   11ce8:	mov	r0, #0
   11cec:	mov	r1, #0
   11cf0:	mov	r2, r4
   11cf4:	bl	11310 <error@plt>
   11cf8:	b	12520 <ftello64@plt+0x1048>
   11cfc:	ldr	r6, [sp, #36]	; 0x24
   11d00:	ldr	r7, [sp, #28]
   11d04:	mov	r0, #0
   11d08:	mov	r8, #0
   11d0c:	b	11d38 <ftello64@plt+0x860>
   11d10:	ldr	r0, [sp, #52]	; 0x34
   11d14:	ldr	r7, [sp, #28]
   11d18:	tst	r0, #1
   11d1c:	beq	11d40 <ftello64@plt+0x868>
   11d20:	ldr	r0, [sp, #40]	; 0x28
   11d24:	ldr	r1, [sp, #20]
   11d28:	ldr	r6, [sp, #36]	; 0x24
   11d2c:	sub	r0, r1, r0
   11d30:	add	r8, r0, #1
   11d34:	mov	r0, #0
   11d38:	str	r0, [sp, #32]
   11d3c:	b	11e9c <ftello64@plt+0x9c4>
   11d40:	ldr	r6, [sp, #36]	; 0x24
   11d44:	movw	r5, #37256	; 0x9188
   11d48:	cmp	r8, #1
   11d4c:	movt	r5, #2
   11d50:	bne	11d90 <ftello64@plt+0x8b8>
   11d54:	ldr	r0, [sp, #32]
   11d58:	movw	r1, #34659	; 0x8763
   11d5c:	movt	r1, #1
   11d60:	ldr	r4, [r0]
   11d64:	mov	r0, r4
   11d68:	bl	111f0 <strcmp@plt>
   11d6c:	cmp	r0, #0
   11d70:	beq	11d90 <ftello64@plt+0x8b8>
   11d74:	ldr	r2, [r5]
   11d78:	movw	r1, #34876	; 0x883c
   11d7c:	mov	r0, r4
   11d80:	movt	r1, #1
   11d84:	bl	12820 <ftello64@plt+0x1348>
   11d88:	cmp	r0, #0
   11d8c:	beq	125c4 <ftello64@plt+0x10ec>
   11d90:	ldr	r0, [r5]
   11d94:	mov	r1, #2
   11d98:	bl	126ec <ftello64@plt+0x1214>
   11d9c:	add	r0, sl, #1
   11da0:	clz	r0, r0
   11da4:	lsr	r0, r0, #5
   11da8:	orr	r0, r7, r0
   11dac:	tst	r0, #1
   11db0:	beq	1201c <ftello64@plt+0xb44>
   11db4:	ldr	r0, [r5]
   11db8:	add	r2, sp, #64	; 0x40
   11dbc:	mov	r1, #0
   11dc0:	bl	15454 <ftello64@plt+0x3f7c>
   11dc4:	cmp	r0, #0
   11dc8:	beq	124e8 <ftello64@plt+0x1010>
   11dcc:	mov	r4, r0
   11dd0:	ldr	r0, [sp, #64]	; 0x40
   11dd4:	cmp	r0, #0
   11dd8:	beq	1230c <ftello64@plt+0xe34>
   11ddc:	add	r1, r0, r4
   11de0:	uxtb	r5, r6
   11de4:	ldrb	r1, [r1, #-1]
   11de8:	cmp	r1, r5
   11dec:	moveq	r1, r0
   11df0:	addne	r1, r0, #1
   11df4:	strbne	r6, [r4, r0]
   11df8:	strne	r1, [sp, #64]	; 0x40
   11dfc:	cmp	r1, #1
   11e00:	blt	1230c <ftello64@plt+0xe34>
   11e04:	add	r6, r4, r1
   11e08:	mov	r8, #0
   11e0c:	mov	r0, r4
   11e10:	mov	r1, r5
   11e14:	bl	112a4 <rawmemchr@plt>
   11e18:	add	r0, r0, #1
   11e1c:	add	r8, r8, #1
   11e20:	cmp	r0, r6
   11e24:	bcc	11e10 <ftello64@plt+0x938>
   11e28:	add	r0, r8, #1
   11e2c:	mov	r1, #4
   11e30:	bl	15d48 <ftello64@plt+0x4870>
   11e34:	cmp	r8, #0
   11e38:	str	r0, [sp, #32]
   11e3c:	str	r4, [r0]
   11e40:	beq	1239c <ftello64@plt+0xec4>
   11e44:	mov	sl, r7
   11e48:	ldr	r7, [sp, #32]
   11e4c:	mov	r6, #1
   11e50:	mov	r0, r4
   11e54:	mov	r1, r5
   11e58:	bl	112a4 <rawmemchr@plt>
   11e5c:	add	r4, r0, #1
   11e60:	str	r4, [r7, r6, lsl #2]
   11e64:	add	r6, r6, #1
   11e68:	cmp	r6, r8
   11e6c:	bls	11e50 <ftello64@plt+0x978>
   11e70:	mov	r7, sl
   11e74:	ldr	r6, [sp, #36]	; 0x24
   11e78:	ldr	sl, [sp, #48]	; 0x30
   11e7c:	b	11e9c <ftello64@plt+0x9c4>
   11e80:	mov	r0, r8
   11e84:	bl	15c78 <ftello64@plt+0x47a0>
   11e88:	ldr	r6, [sp, #36]	; 0x24
   11e8c:	ldr	r1, [sp, #56]	; 0x38
   11e90:	ldr	r2, [sp, #60]	; 0x3c
   11e94:	ldr	r7, [sp, #28]
   11e98:	str	r0, [r1, r2, lsl #2]
   11e9c:	cmp	sl, r8
   11ea0:	mov	r4, r8
   11ea4:	mvn	r1, #0
   11ea8:	movcc	r4, sl
   11eac:	ands	r0, r7, #1
   11eb0:	movne	r4, sl
   11eb4:	beq	11ec0 <ftello64@plt+0x9e8>
   11eb8:	mov	r4, sl
   11ebc:	b	11ed0 <ftello64@plt+0x9f8>
   11ec0:	mov	r0, r4
   11ec4:	mov	r1, r8
   11ec8:	bl	1495c <ftello64@plt+0x3484>
   11ecc:	mov	r1, r0
   11ed0:	mov	r0, #0
   11ed4:	str	r0, [sp, #56]	; 0x38
   11ed8:	mov	r0, r9
   11edc:	bl	146f0 <ftello64@plt+0x3218>
   11ee0:	cmp	r0, #0
   11ee4:	str	r0, [sp, #60]	; 0x3c
   11ee8:	beq	12528 <ftello64@plt+0x1050>
   11eec:	ldr	r0, [sp, #56]	; 0x38
   11ef0:	mov	r5, #0
   11ef4:	cmp	r0, #0
   11ef8:	beq	12008 <ftello64@plt+0xb30>
   11efc:	movw	r0, #37256	; 0x9188
   11f00:	cmp	r4, #1024	; 0x400
   11f04:	mov	r9, r4
   11f08:	mov	r1, #12
   11f0c:	movt	r0, #2
   11f10:	movcs	r9, #1024	; 0x400
   11f14:	ldr	sl, [r0]
   11f18:	mov	r0, r9
   11f1c:	bl	15f7c <ftello64@plt+0x4aa4>
   11f20:	mov	r5, r0
   11f24:	mov	r8, #0
   11f28:	cmp	r4, #0
   11f2c:	beq	12010 <ftello64@plt+0xb38>
   11f30:	uxtb	r6, r6
   11f34:	mov	r7, #0
   11f38:	add	r0, r8, r8, lsl #1
   11f3c:	mov	r1, sl
   11f40:	mov	r2, r6
   11f44:	add	r0, r5, r0, lsl #2
   11f48:	bl	12ab0 <ftello64@plt+0x15d8>
   11f4c:	cmp	r0, #0
   11f50:	beq	12014 <ftello64@plt+0xb3c>
   11f54:	adds	r8, r8, #1
   11f58:	adc	r7, r7, #0
   11f5c:	subs	r0, r8, r9
   11f60:	sbcs	r0, r7, #0
   11f64:	bcc	11f94 <ftello64@plt+0xabc>
   11f68:	add	r9, r9, #1024	; 0x400
   11f6c:	mov	r0, r5
   11f70:	mov	r2, #12
   11f74:	mov	r1, r9
   11f78:	bl	15c3c <ftello64@plt+0x4764>
   11f7c:	mov	r5, r0
   11f80:	add	r0, r8, r8, lsl #1
   11f84:	mov	r1, #0
   11f88:	mov	r2, #12288	; 0x3000
   11f8c:	add	r0, r5, r0, lsl #2
   11f90:	bl	113d0 <memset@plt>
   11f94:	subs	r0, r8, r4
   11f98:	sbcs	r0, r7, #0
   11f9c:	bcc	11f38 <ftello64@plt+0xa60>
   11fa0:	add	r0, sp, #64	; 0x40
   11fa4:	bl	12a94 <ftello64@plt+0x15bc>
   11fa8:	ldr	r9, [sp, #40]	; 0x28
   11fac:	ldr	r0, [sp, #60]	; 0x3c
   11fb0:	mov	r2, r8
   11fb4:	mov	r3, r7
   11fb8:	bl	14734 <ftello64@plt+0x325c>
   11fbc:	add	r2, r0, r0, lsl #1
   11fc0:	subs	r0, r0, r4
   11fc4:	sbcs	r0, r1, #0
   11fc8:	add	r0, sp, #64	; 0x40
   11fcc:	mov	r1, sl
   11fd0:	addcc	r0, r5, r2, lsl #2
   11fd4:	mov	r2, r6
   11fd8:	bl	12ab0 <ftello64@plt+0x15d8>
   11fdc:	cmp	r0, #0
   11fe0:	beq	12050 <ftello64@plt+0xb78>
   11fe4:	adds	r0, r8, #1
   11fe8:	adc	r1, r7, #0
   11fec:	orrs	r2, r8, r7
   11ff0:	mov	r8, r0
   11ff4:	mov	r7, r1
   11ff8:	bne	11fac <ftello64@plt+0xad4>
   11ffc:	mov	r7, #0
   12000:	mov	r8, #1
   12004:	b	12058 <ftello64@plt+0xb80>
   12008:	ldr	r9, [sp, #40]	; 0x28
   1200c:	b	12088 <ftello64@plt+0xbb0>
   12010:	mov	r7, #0
   12014:	ldr	r9, [sp, #40]	; 0x28
   12018:	b	12060 <ftello64@plt+0xb88>
   1201c:	mov	r0, #0
   12020:	add	r1, sp, #64	; 0x40
   12024:	str	r0, [sp, #32]
   12028:	mov	r0, #0
   1202c:	bl	17fd8 <ftello64@plt+0x6b00>
   12030:	cmp	r0, #0
   12034:	beq	12328 <ftello64@plt+0xe50>
   12038:	ldr	r6, [sp, #36]	; 0x24
   1203c:	mov	r0, #1
   12040:	mvn	r8, #0
   12044:	mov	r4, sl
   12048:	mvn	r1, #0
   1204c:	b	11ed4 <ftello64@plt+0x9fc>
   12050:	orrs	r0, r8, r7
   12054:	beq	125a0 <ftello64@plt+0x10c8>
   12058:	add	r0, sp, #64	; 0x40
   1205c:	bl	12b88 <ftello64@plt+0x16b0>
   12060:	mov	r0, sl
   12064:	bl	112f8 <ferror_unlocked@plt>
   12068:	cmp	r0, #0
   1206c:	bne	124e8 <ftello64@plt+0x1010>
   12070:	subs	r0, r4, r8
   12074:	ldr	sl, [sp, #48]	; 0x30
   12078:	rscs	r0, r7, #0
   1207c:	ldr	r7, [sp, #28]
   12080:	movcc	r8, r4
   12084:	mov	r4, r8
   12088:	ldr	r1, [sp, #44]	; 0x2c
   1208c:	clz	r0, sl
   12090:	lsr	r0, r0, #5
   12094:	orr	r0, r0, r1
   12098:	ldr	r1, [sp, #52]	; 0x34
   1209c:	orr	r0, r1, r0
   120a0:	tst	r0, #1
   120a4:	bne	120c0 <ftello64@plt+0xbe8>
   120a8:	movw	r0, #37256	; 0x9188
   120ac:	movt	r0, #2
   120b0:	ldr	r0, [r0]
   120b4:	bl	12728 <ftello64@plt+0x1250>
   120b8:	cmp	r0, #0
   120bc:	bne	124e8 <ftello64@plt+0x1010>
   120c0:	mov	r6, #0
   120c4:	mov	sl, r7
   120c8:	tst	r7, #1
   120cc:	bne	120e4 <ftello64@plt+0xc0c>
   120d0:	ldr	r0, [sp, #60]	; 0x3c
   120d4:	mov	r1, r4
   120d8:	mov	r2, r8
   120dc:	bl	14984 <ftello64@plt+0x34ac>
   120e0:	mov	r6, r0
   120e4:	ldr	r7, [sp, #24]
   120e8:	cmp	r7, #0
   120ec:	beq	12114 <ftello64@plt+0xc3c>
   120f0:	movw	r0, #37260	; 0x918c
   120f4:	movw	r1, #33772	; 0x83ec
   120f8:	movt	r0, #2
   120fc:	movt	r1, #1
   12100:	ldr	r2, [r0]
   12104:	mov	r0, r7
   12108:	bl	12820 <ftello64@plt+0x1348>
   1210c:	cmp	r0, #0
   12110:	beq	12564 <ftello64@plt+0x108c>
   12114:	tst	sl, #1
   12118:	beq	121a8 <ftello64@plt+0xcd0>
   1211c:	ldr	r0, [sp, #48]	; 0x30
   12120:	ldr	sl, [sp, #32]
   12124:	cmp	r0, #0
   12128:	beq	12300 <ftello64@plt+0xe28>
   1212c:	cmp	r8, #0
   12130:	beq	12594 <ftello64@plt+0x10bc>
   12134:	ldr	r0, [sp, #52]	; 0x34
   12138:	tst	r0, #1
   1213c:	ldr	r0, [sp, #20]
   12140:	beq	12254 <ftello64@plt+0xd7c>
   12144:	sub	r0, r0, r9
   12148:	mov	r1, #0
   1214c:	add	r0, r0, #1
   12150:	subs	r5, r0, #1
   12154:	sbc	r6, r1, #0
   12158:	cmp	r4, #0
   1215c:	beq	12300 <ftello64@plt+0xe28>
   12160:	ldr	r0, [sp, #36]	; 0x24
   12164:	movw	r8, #34346	; 0x862a
   12168:	movt	r8, #1
   1216c:	uxtb	r7, r0
   12170:	ldr	r0, [sp, #60]	; 0x3c
   12174:	mov	r2, r5
   12178:	mov	r3, r6
   1217c:	bl	14734 <ftello64@plt+0x325c>
   12180:	add	r2, r9, r0
   12184:	mov	r0, #1
   12188:	mov	r1, r8
   1218c:	mov	r3, r7
   12190:	bl	113dc <__printf_chk@plt>
   12194:	cmn	r0, #1
   12198:	ble	123a4 <ftello64@plt+0xecc>
   1219c:	subs	r4, r4, #1
   121a0:	bne	12170 <ftello64@plt+0xc98>
   121a4:	b	12300 <ftello64@plt+0xe28>
   121a8:	ldr	r0, [sp, #56]	; 0x38
   121ac:	cmp	r0, #0
   121b0:	beq	12200 <ftello64@plt+0xd28>
   121b4:	cmp	r8, #0
   121b8:	beq	12300 <ftello64@plt+0xe28>
   121bc:	movw	r4, #37260	; 0x918c
   121c0:	movt	r4, #2
   121c4:	ldr	r0, [r6]
   121c8:	ldr	r3, [r4]
   121cc:	mov	r1, #1
   121d0:	add	r0, r0, r0, lsl #1
   121d4:	add	r7, r5, r0, lsl #2
   121d8:	ldr	r2, [r7, #4]
   121dc:	ldr	r0, [r7, #8]
   121e0:	bl	11250 <fwrite_unlocked@plt>
   121e4:	ldr	r1, [r7, #4]
   121e8:	cmp	r0, r1
   121ec:	bne	123a4 <ftello64@plt+0xecc>
   121f0:	add	r6, r6, #4
   121f4:	subs	r8, r8, #1
   121f8:	bne	121c4 <ftello64@plt+0xcec>
   121fc:	b	12300 <ftello64@plt+0xe28>
   12200:	ldr	r0, [sp, #52]	; 0x34
   12204:	tst	r0, #1
   12208:	beq	122b4 <ftello64@plt+0xddc>
   1220c:	cmp	r4, #0
   12210:	beq	12300 <ftello64@plt+0xe28>
   12214:	ldr	r0, [sp, #36]	; 0x24
   12218:	movw	r7, #34346	; 0x862a
   1221c:	movt	r7, #1
   12220:	uxtb	r5, r0
   12224:	ldr	r0, [r6]
   12228:	mov	r1, r7
   1222c:	mov	r3, r5
   12230:	add	r2, r0, r9
   12234:	mov	r0, #1
   12238:	bl	113dc <__printf_chk@plt>
   1223c:	cmn	r0, #1
   12240:	ble	123a4 <ftello64@plt+0xecc>
   12244:	add	r6, r6, #4
   12248:	subs	r4, r4, #1
   1224c:	bne	12224 <ftello64@plt+0xd4c>
   12250:	b	12300 <ftello64@plt+0xe28>
   12254:	mov	r0, #0
   12258:	subs	r5, r8, #1
   1225c:	sbc	r6, r0, #0
   12260:	cmp	r4, #0
   12264:	beq	12300 <ftello64@plt+0xe28>
   12268:	movw	r8, #37260	; 0x918c
   1226c:	movt	r8, #2
   12270:	ldr	r0, [sp, #60]	; 0x3c
   12274:	mov	r2, r5
   12278:	mov	r3, r6
   1227c:	bl	14734 <ftello64@plt+0x325c>
   12280:	mov	r1, sl
   12284:	ldr	r3, [r8]
   12288:	ldr	r0, [r1, r0, lsl #2]!
   1228c:	ldr	r1, [r1, #4]
   12290:	sub	r7, r1, r0
   12294:	mov	r1, #1
   12298:	mov	r2, r7
   1229c:	bl	11250 <fwrite_unlocked@plt>
   122a0:	cmp	r0, r7
   122a4:	bne	123a4 <ftello64@plt+0xecc>
   122a8:	subs	r4, r4, #1
   122ac:	bne	12270 <ftello64@plt+0xd98>
   122b0:	b	12300 <ftello64@plt+0xe28>
   122b4:	ldr	r7, [sp, #32]
   122b8:	cmp	r4, #0
   122bc:	beq	12300 <ftello64@plt+0xe28>
   122c0:	movw	r8, #37260	; 0x918c
   122c4:	movt	r8, #2
   122c8:	ldr	r0, [r6]
   122cc:	mov	r1, r7
   122d0:	ldr	r3, [r8]
   122d4:	ldr	r0, [r1, r0, lsl #2]!
   122d8:	ldr	r1, [r1, #4]
   122dc:	sub	r5, r1, r0
   122e0:	mov	r1, #1
   122e4:	mov	r2, r5
   122e8:	bl	11250 <fwrite_unlocked@plt>
   122ec:	cmp	r0, r5
   122f0:	bne	123a4 <ftello64@plt+0xecc>
   122f4:	add	r6, r6, #4
   122f8:	subs	r4, r4, #1
   122fc:	bne	122c8 <ftello64@plt+0xdf0>
   12300:	mov	r0, #0
   12304:	sub	sp, fp, #28
   12308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1230c:	mov	r0, #1
   12310:	mov	r1, #4
   12314:	bl	15d48 <ftello64@plt+0x4870>
   12318:	str	r0, [sp, #32]
   1231c:	str	r4, [r0]
   12320:	mov	r8, #0
   12324:	b	11e9c <ftello64@plt+0x9c4>
   12328:	ldr	r0, [sp, #80]	; 0x50
   1232c:	and	r0, r0, #53248	; 0xd000
   12330:	orr	r0, r0, #8192	; 0x2000
   12334:	cmp	r0, #40960	; 0xa000
   12338:	bne	12038 <ftello64@plt+0xb60>
   1233c:	ldr	r4, [sp, #112]	; 0x70
   12340:	ldr	r6, [sp, #116]	; 0x74
   12344:	mov	r0, #1
   12348:	mov	r1, #1
   1234c:	mov	r2, #0
   12350:	mov	r3, #0
   12354:	str	r0, [sp, #56]	; 0x38
   12358:	mov	r0, #0
   1235c:	str	r1, [sp]
   12360:	bl	112c8 <lseek64@plt>
   12364:	cmn	r1, #1
   12368:	ble	12038 <ftello64@plt+0xb60>
   1236c:	subs	r0, r4, r0
   12370:	mvn	r8, #0
   12374:	mov	r4, sl
   12378:	sbc	r1, r6, r1
   1237c:	ldr	r6, [sp, #36]	; 0x24
   12380:	rsbs	r0, r0, #8388608	; 0x800000
   12384:	rscs	r0, r1, #0
   12388:	mov	r0, #0
   1238c:	mvn	r1, #0
   12390:	str	r0, [sp, #32]
   12394:	bge	11db4 <ftello64@plt+0x8dc>
   12398:	b	11ed8 <ftello64@plt+0xa00>
   1239c:	ldr	r6, [sp, #36]	; 0x24
   123a0:	b	12320 <ftello64@plt+0xe48>
   123a4:	bl	113ac <__errno_location@plt>
   123a8:	ldr	r4, [r0]
   123ac:	movw	r1, #33793	; 0x8401
   123b0:	movt	r1, #1
   123b4:	mov	r0, #0
   123b8:	mov	r2, #5
   123bc:	bl	11274 <dcgettext@plt>
   123c0:	mov	r2, r0
   123c4:	mov	r0, #1
   123c8:	mov	r1, r4
   123cc:	bl	11310 <error@plt>
   123d0:	cmn	r0, #3
   123d4:	bne	12420 <ftello64@plt+0xf48>
   123d8:	movw	r0, #37160	; 0x9128
   123dc:	movw	r2, #33700	; 0x83a4
   123e0:	mov	r1, #0
   123e4:	movt	r0, #2
   123e8:	movt	r2, #1
   123ec:	str	r1, [sp, #4]
   123f0:	movw	r1, #33501	; 0x82dd
   123f4:	movt	r1, #1
   123f8:	ldr	r3, [r0]
   123fc:	movw	r0, #37260	; 0x918c
   12400:	str	r2, [sp]
   12404:	movw	r2, #33686	; 0x8396
   12408:	movt	r0, #2
   1240c:	movt	r2, #1
   12410:	ldr	r0, [r0]
   12414:	bl	15b70 <ftello64@plt+0x4698>
   12418:	mov	r0, #0
   1241c:	bl	1137c <exit@plt>
   12420:	cmn	r0, #2
   12424:	bne	12520 <ftello64@plt+0x1048>
   12428:	mov	r0, #0
   1242c:	bl	115d8 <ftello64@plt+0x100>
   12430:	movw	r1, #33540	; 0x8304
   12434:	movt	r1, #1
   12438:	b	12490 <ftello64@plt+0xfb8>
   1243c:	bl	113ac <__errno_location@plt>
   12440:	movw	r1, #33570	; 0x8322
   12444:	ldr	r4, [r0]
   12448:	mov	r0, #0
   1244c:	mov	r2, #5
   12450:	movt	r1, #1
   12454:	bl	11274 <dcgettext@plt>
   12458:	mov	r5, r0
   1245c:	movw	r0, #37264	; 0x9190
   12460:	movt	r0, #2
   12464:	ldr	r0, [r0]
   12468:	bl	1457c <ftello64@plt+0x30a4>
   1246c:	movw	r2, #33590	; 0x8336
   12470:	str	r0, [sp]
   12474:	mov	r0, #1
   12478:	mov	r1, r4
   1247c:	mov	r3, r5
   12480:	movt	r2, #1
   12484:	bl	11310 <error@plt>
   12488:	movw	r1, #33652	; 0x8374
   1248c:	movt	r1, #1
   12490:	mov	r0, #0
   12494:	mov	r2, #5
   12498:	bl	11274 <dcgettext@plt>
   1249c:	mov	r2, r0
   124a0:	mov	r0, #1
   124a4:	mov	r1, #0
   124a8:	bl	11310 <error@plt>
   124ac:	movw	r1, #33597	; 0x833d
   124b0:	mov	r0, #0
   124b4:	mov	r2, #5
   124b8:	movt	r1, #1
   124bc:	bl	11274 <dcgettext@plt>
   124c0:	mov	r4, r0
   124c4:	movw	r0, #37264	; 0x9190
   124c8:	movt	r0, #2
   124cc:	ldr	r0, [r0]
   124d0:	bl	1457c <ftello64@plt+0x30a4>
   124d4:	mov	r3, r0
   124d8:	mov	r0, #1
   124dc:	mov	r1, #0
   124e0:	mov	r2, r4
   124e4:	bl	11310 <error@plt>
   124e8:	bl	113ac <__errno_location@plt>
   124ec:	ldr	r4, [r0]
   124f0:	movw	r1, #34867	; 0x8833
   124f4:	movt	r1, #1
   124f8:	b	123b4 <ftello64@plt+0xedc>
   124fc:	movw	r1, #33712	; 0x83b0
   12500:	mov	r0, #0
   12504:	mov	r2, #5
   12508:	movt	r1, #1
   1250c:	bl	11274 <dcgettext@plt>
   12510:	mov	r2, r0
   12514:	mov	r0, #0
   12518:	mov	r1, #0
   1251c:	bl	11310 <error@plt>
   12520:	mov	r0, #1
   12524:	bl	115d8 <ftello64@plt+0x100>
   12528:	movw	r4, #33762	; 0x83e2
   1252c:	cmp	r9, #0
   12530:	movt	r4, #1
   12534:	movne	r4, r9
   12538:	bl	113ac <__errno_location@plt>
   1253c:	ldr	r5, [r0]
   12540:	mov	r0, #0
   12544:	mov	r1, #3
   12548:	mov	r2, r4
   1254c:	bl	143e8 <ftello64@plt+0x2f10>
   12550:	movw	r2, #33594	; 0x833a
   12554:	mov	r3, r0
   12558:	mov	r0, #1
   1255c:	mov	r1, r5
   12560:	b	1258c <ftello64@plt+0x10b4>
   12564:	bl	113ac <__errno_location@plt>
   12568:	ldr	r4, [r0]
   1256c:	mov	r0, #0
   12570:	mov	r1, #3
   12574:	mov	r2, r7
   12578:	bl	143e8 <ftello64@plt+0x2f10>
   1257c:	movw	r2, #33594	; 0x833a
   12580:	mov	r3, r0
   12584:	mov	r0, #1
   12588:	mov	r1, r4
   1258c:	movt	r2, #1
   12590:	bl	11310 <error@plt>
   12594:	movw	r1, #33774	; 0x83ee
   12598:	movt	r1, #1
   1259c:	b	12490 <ftello64@plt+0xfb8>
   125a0:	movw	r1, #34325	; 0x8615
   125a4:	mov	r0, #0
   125a8:	mov	r2, #5
   125ac:	movt	r1, #1
   125b0:	bl	11274 <dcgettext@plt>
   125b4:	mov	r2, r0
   125b8:	mov	r0, #1
   125bc:	mov	r1, #75	; 0x4b
   125c0:	bl	11310 <error@plt>
   125c4:	bl	113ac <__errno_location@plt>
   125c8:	ldr	r4, [r0]
   125cc:	ldr	r0, [sp, #32]
   125d0:	mov	r1, #3
   125d4:	ldr	r2, [r0]
   125d8:	mov	r0, #0
   125dc:	b	12578 <ftello64@plt+0x10a0>
   125e0:	movw	r1, #37272	; 0x9198
   125e4:	movt	r1, #2
   125e8:	str	r0, [r1]
   125ec:	bx	lr
   125f0:	movw	r1, #37276	; 0x919c
   125f4:	movt	r1, #2
   125f8:	strb	r0, [r1]
   125fc:	bx	lr
   12600:	push	{r4, r5, r6, sl, fp, lr}
   12604:	add	fp, sp, #16
   12608:	sub	sp, sp, #8
   1260c:	movw	r0, #37260	; 0x918c
   12610:	movt	r0, #2
   12614:	ldr	r0, [r0]
   12618:	bl	16978 <ftello64@plt+0x54a0>
   1261c:	cmp	r0, #0
   12620:	beq	12648 <ftello64@plt+0x1170>
   12624:	movw	r0, #37276	; 0x919c
   12628:	movt	r0, #2
   1262c:	ldrb	r0, [r0]
   12630:	cmp	r0, #0
   12634:	beq	12668 <ftello64@plt+0x1190>
   12638:	bl	113ac <__errno_location@plt>
   1263c:	ldr	r0, [r0]
   12640:	cmp	r0, #32
   12644:	bne	12668 <ftello64@plt+0x1190>
   12648:	movw	r0, #37248	; 0x9180
   1264c:	movt	r0, #2
   12650:	ldr	r0, [r0]
   12654:	bl	16978 <ftello64@plt+0x54a0>
   12658:	cmp	r0, #0
   1265c:	subeq	sp, fp, #16
   12660:	popeq	{r4, r5, r6, sl, fp, pc}
   12664:	b	126d8 <ftello64@plt+0x1200>
   12668:	movw	r1, #33793	; 0x8401
   1266c:	mov	r0, #0
   12670:	mov	r2, #5
   12674:	movt	r1, #1
   12678:	bl	11274 <dcgettext@plt>
   1267c:	mov	r4, r0
   12680:	movw	r0, #37272	; 0x9198
   12684:	movt	r0, #2
   12688:	ldr	r6, [r0]
   1268c:	bl	113ac <__errno_location@plt>
   12690:	ldr	r5, [r0]
   12694:	cmp	r6, #0
   12698:	bne	126b4 <ftello64@plt+0x11dc>
   1269c:	movw	r2, #33594	; 0x833a
   126a0:	mov	r0, #0
   126a4:	mov	r1, r5
   126a8:	mov	r3, r4
   126ac:	movt	r2, #1
   126b0:	b	126d4 <ftello64@plt+0x11fc>
   126b4:	mov	r0, r6
   126b8:	bl	1433c <ftello64@plt+0x2e64>
   126bc:	movw	r2, #33590	; 0x8336
   126c0:	mov	r3, r0
   126c4:	str	r4, [sp]
   126c8:	mov	r0, #0
   126cc:	mov	r1, r5
   126d0:	movt	r2, #1
   126d4:	bl	11310 <error@plt>
   126d8:	movw	r0, #37164	; 0x912c
   126dc:	movt	r0, #2
   126e0:	ldr	r0, [r0]
   126e4:	bl	1122c <_exit@plt>
   126e8:	b	111fc <posix_fadvise64@plt>
   126ec:	cmp	r0, #0
   126f0:	bxeq	lr
   126f4:	push	{r4, sl, fp, lr}
   126f8:	add	fp, sp, #8
   126fc:	sub	sp, sp, #16
   12700:	mov	r4, r1
   12704:	bl	113e8 <fileno@plt>
   12708:	mov	r1, #0
   1270c:	mov	r2, #0
   12710:	mov	r3, #0
   12714:	str	r1, [sp]
   12718:	stmib	sp, {r1, r4}
   1271c:	bl	111fc <posix_fadvise64@plt>
   12720:	sub	sp, fp, #8
   12724:	pop	{r4, sl, fp, pc}
   12728:	push	{r4, r5, r6, sl, fp, lr}
   1272c:	add	fp, sp, #16
   12730:	sub	sp, sp, #8
   12734:	mov	r4, r0
   12738:	bl	113e8 <fileno@plt>
   1273c:	cmn	r0, #1
   12740:	ble	127b4 <ftello64@plt+0x12dc>
   12744:	mov	r0, r4
   12748:	bl	11340 <__freading@plt>
   1274c:	cmp	r0, #0
   12750:	beq	1277c <ftello64@plt+0x12a4>
   12754:	mov	r0, r4
   12758:	bl	113e8 <fileno@plt>
   1275c:	mov	r1, #1
   12760:	mov	r2, #0
   12764:	mov	r3, #0
   12768:	str	r1, [sp]
   1276c:	bl	112c8 <lseek64@plt>
   12770:	and	r0, r0, r1
   12774:	cmn	r0, #1
   12778:	beq	127b4 <ftello64@plt+0x12dc>
   1277c:	mov	r0, r4
   12780:	bl	127c4 <ftello64@plt+0x12ec>
   12784:	cmp	r0, #0
   12788:	beq	127b4 <ftello64@plt+0x12dc>
   1278c:	bl	113ac <__errno_location@plt>
   12790:	ldr	r6, [r0]
   12794:	mov	r5, r0
   12798:	mov	r0, r4
   1279c:	bl	1140c <fclose@plt>
   127a0:	cmp	r6, #0
   127a4:	strne	r6, [r5]
   127a8:	mvnne	r0, #0
   127ac:	sub	sp, fp, #16
   127b0:	pop	{r4, r5, r6, sl, fp, pc}
   127b4:	mov	r0, r4
   127b8:	sub	sp, fp, #16
   127bc:	pop	{r4, r5, r6, sl, fp, lr}
   127c0:	b	1140c <fclose@plt>
   127c4:	push	{r4, sl, fp, lr}
   127c8:	add	fp, sp, #8
   127cc:	sub	sp, sp, #8
   127d0:	mov	r4, r0
   127d4:	cmp	r0, #0
   127d8:	beq	12810 <ftello64@plt+0x1338>
   127dc:	mov	r0, r4
   127e0:	bl	11340 <__freading@plt>
   127e4:	cmp	r0, #0
   127e8:	beq	12810 <ftello64@plt+0x1338>
   127ec:	ldrb	r0, [r4, #1]
   127f0:	tst	r0, #1
   127f4:	beq	12810 <ftello64@plt+0x1338>
   127f8:	mov	r0, #1
   127fc:	mov	r2, #0
   12800:	mov	r3, #0
   12804:	str	r0, [sp]
   12808:	mov	r0, r4
   1280c:	bl	129f0 <ftello64@plt+0x1518>
   12810:	mov	r0, r4
   12814:	sub	sp, fp, #8
   12818:	pop	{r4, sl, fp, lr}
   1281c:	b	11208 <fflush@plt>
   12820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12824:	add	fp, sp, #28
   12828:	sub	sp, sp, #4
   1282c:	mov	r5, r0
   12830:	mov	r0, r2
   12834:	mov	r4, r2
   12838:	mov	r8, r1
   1283c:	bl	113e8 <fileno@plt>
   12840:	mov	r6, #0
   12844:	cmp	r0, #0
   12848:	beq	12888 <ftello64@plt+0x13b0>
   1284c:	cmp	r0, #1
   12850:	beq	12894 <ftello64@plt+0x13bc>
   12854:	cmp	r0, #2
   12858:	beq	12870 <ftello64@plt+0x1398>
   1285c:	mov	r0, #2
   12860:	mov	r1, #2
   12864:	bl	11280 <dup2@plt>
   12868:	subs	r6, r0, #2
   1286c:	movwne	r6, #1
   12870:	mov	r0, #1
   12874:	mov	r1, #1
   12878:	bl	11280 <dup2@plt>
   1287c:	subs	r7, r0, #1
   12880:	movwne	r7, #1
   12884:	b	12898 <ftello64@plt+0x13c0>
   12888:	mov	r7, #0
   1288c:	mov	r9, #0
   12890:	b	12940 <ftello64@plt+0x1468>
   12894:	mov	r7, #0
   12898:	mov	r0, #0
   1289c:	mov	r1, #0
   128a0:	mov	sl, #0
   128a4:	bl	11280 <dup2@plt>
   128a8:	cmp	r0, #0
   128ac:	mov	r9, #0
   128b0:	beq	128c8 <ftello64@plt+0x13f0>
   128b4:	mov	r0, #0
   128b8:	bl	129a4 <ftello64@plt+0x14cc>
   128bc:	mov	r9, #1
   128c0:	cmp	r0, #0
   128c4:	beq	12924 <ftello64@plt+0x144c>
   128c8:	cmp	r7, #0
   128cc:	beq	128e4 <ftello64@plt+0x140c>
   128d0:	mov	r0, #1
   128d4:	mov	sl, #1
   128d8:	bl	129a4 <ftello64@plt+0x14cc>
   128dc:	cmp	r0, #0
   128e0:	beq	12924 <ftello64@plt+0x144c>
   128e4:	cmp	r6, #0
   128e8:	beq	12938 <ftello64@plt+0x1460>
   128ec:	mov	r0, #2
   128f0:	bl	129a4 <ftello64@plt+0x14cc>
   128f4:	mov	r6, #1
   128f8:	cmp	r0, #0
   128fc:	bne	1293c <ftello64@plt+0x1464>
   12900:	bl	113ac <__errno_location@plt>
   12904:	ldr	r8, [r0]
   12908:	mov	r4, r0
   1290c:	mov	r0, #2
   12910:	bl	114c0 <close@plt>
   12914:	mov	r5, #0
   12918:	cmp	sl, #0
   1291c:	bne	12978 <ftello64@plt+0x14a0>
   12920:	b	12980 <ftello64@plt+0x14a8>
   12924:	bl	113ac <__errno_location@plt>
   12928:	ldr	r8, [r0]
   1292c:	mov	r4, r0
   12930:	mov	r5, #0
   12934:	b	12960 <ftello64@plt+0x1488>
   12938:	mov	r6, #0
   1293c:	mov	r7, sl
   12940:	mov	r0, r5
   12944:	mov	r1, r8
   12948:	mov	r2, r4
   1294c:	bl	11358 <freopen64@plt>
   12950:	mov	r5, r0
   12954:	bl	113ac <__errno_location@plt>
   12958:	ldr	r8, [r0]
   1295c:	mov	r4, r0
   12960:	cmp	r6, #0
   12964:	beq	12970 <ftello64@plt+0x1498>
   12968:	mov	r0, #2
   1296c:	bl	114c0 <close@plt>
   12970:	cmp	r7, #0
   12974:	beq	12980 <ftello64@plt+0x14a8>
   12978:	mov	r0, #1
   1297c:	bl	114c0 <close@plt>
   12980:	cmp	r9, #0
   12984:	beq	12990 <ftello64@plt+0x14b8>
   12988:	mov	r0, #0
   1298c:	bl	114c0 <close@plt>
   12990:	cmp	r5, #0
   12994:	mov	r0, r5
   12998:	streq	r8, [r4]
   1299c:	sub	sp, fp, #28
   129a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129a4:	push	{r4, sl, fp, lr}
   129a8:	add	fp, sp, #8
   129ac:	mov	r4, r0
   129b0:	movw	r0, #34583	; 0x8717
   129b4:	mov	r1, #0
   129b8:	movt	r0, #1
   129bc:	bl	1131c <open64@plt>
   129c0:	mov	r1, #1
   129c4:	cmp	r0, r4
   129c8:	beq	129e8 <ftello64@plt+0x1510>
   129cc:	cmp	r0, #0
   129d0:	bmi	129e4 <ftello64@plt+0x150c>
   129d4:	bl	114c0 <close@plt>
   129d8:	bl	113ac <__errno_location@plt>
   129dc:	mov	r1, #9
   129e0:	str	r1, [r0]
   129e4:	mov	r1, #0
   129e8:	mov	r0, r1
   129ec:	pop	{r4, sl, fp, pc}
   129f0:	push	{r4, r5, r6, r7, fp, lr}
   129f4:	add	fp, sp, #16
   129f8:	sub	sp, sp, #8
   129fc:	mov	r4, r0
   12a00:	ldr	r0, [r0, #4]
   12a04:	mov	r5, r3
   12a08:	mov	r6, r2
   12a0c:	ldr	r1, [r4, #8]
   12a10:	cmp	r1, r0
   12a14:	bne	12a30 <ftello64@plt+0x1558>
   12a18:	ldrd	r0, [r4, #16]
   12a1c:	cmp	r1, r0
   12a20:	bne	12a30 <ftello64@plt+0x1558>
   12a24:	ldr	r0, [r4, #36]	; 0x24
   12a28:	cmp	r0, #0
   12a2c:	beq	12a48 <ftello64@plt+0x1570>
   12a30:	mov	r0, r4
   12a34:	mov	r2, r6
   12a38:	mov	r3, r5
   12a3c:	sub	sp, fp, #16
   12a40:	pop	{r4, r5, r6, r7, fp, lr}
   12a44:	b	11418 <fseeko64@plt>
   12a48:	ldr	r7, [fp, #8]
   12a4c:	mov	r0, r4
   12a50:	bl	113e8 <fileno@plt>
   12a54:	mov	r2, r6
   12a58:	mov	r3, r5
   12a5c:	str	r7, [sp]
   12a60:	bl	112c8 <lseek64@plt>
   12a64:	and	r2, r0, r1
   12a68:	cmn	r2, #1
   12a6c:	beq	12a88 <ftello64@plt+0x15b0>
   12a70:	strd	r0, [r4, #80]	; 0x50
   12a74:	ldr	r0, [r4]
   12a78:	bic	r0, r0, #16
   12a7c:	str	r0, [r4]
   12a80:	mov	r0, #0
   12a84:	b	12a8c <ftello64@plt+0x15b4>
   12a88:	mvn	r0, #0
   12a8c:	sub	sp, fp, #16
   12a90:	pop	{r4, r5, r6, r7, fp, pc}
   12a94:	mov	r1, #0
   12a98:	str	r1, [r0]
   12a9c:	str	r1, [r0, #4]
   12aa0:	str	r1, [r0, #8]
   12aa4:	bx	lr
   12aa8:	mov	r2, #10
   12aac:	b	12ab0 <ftello64@plt+0x15d8>
   12ab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ab4:	add	fp, sp, #28
   12ab8:	sub	sp, sp, #4
   12abc:	ldr	r5, [r0]
   12ac0:	ldr	r6, [r0, #8]
   12ac4:	mov	r4, r0
   12ac8:	mov	r0, r1
   12acc:	mov	sl, r2
   12ad0:	mov	r8, r1
   12ad4:	bl	114b4 <feof_unlocked@plt>
   12ad8:	cmp	r0, #0
   12adc:	beq	12ae8 <ftello64@plt+0x1610>
   12ae0:	mov	r4, #0
   12ae4:	b	12b7c <ftello64@plt+0x16a4>
   12ae8:	add	r9, r6, r5
   12aec:	mov	r7, r6
   12af0:	mov	r0, r8
   12af4:	bl	11268 <getc_unlocked@plt>
   12af8:	mov	r5, r0
   12afc:	cmn	r0, #1
   12b00:	bne	12b2c <ftello64@plt+0x1654>
   12b04:	cmp	r7, r6
   12b08:	beq	12ae0 <ftello64@plt+0x1608>
   12b0c:	mov	r0, r8
   12b10:	bl	112f8 <ferror_unlocked@plt>
   12b14:	cmp	r0, #0
   12b18:	bne	12ae0 <ftello64@plt+0x1608>
   12b1c:	ldrb	r0, [r7, #-1]
   12b20:	mov	r5, sl
   12b24:	cmp	r0, sl
   12b28:	beq	12b74 <ftello64@plt+0x169c>
   12b2c:	cmp	r7, r9
   12b30:	bne	12b68 <ftello64@plt+0x1690>
   12b34:	ldr	r7, [r4]
   12b38:	mov	r0, #1
   12b3c:	mov	r1, r4
   12b40:	mov	r2, #1
   12b44:	mvn	r3, #0
   12b48:	str	r0, [sp]
   12b4c:	mov	r0, r6
   12b50:	bl	15dd8 <ftello64@plt+0x4900>
   12b54:	str	r0, [r4, #8]
   12b58:	mov	r6, r0
   12b5c:	add	r7, r0, r7
   12b60:	ldr	r0, [r4]
   12b64:	add	r9, r6, r0
   12b68:	strb	r5, [r7], #1
   12b6c:	cmp	r5, sl
   12b70:	bne	12af0 <ftello64@plt+0x1618>
   12b74:	sub	r0, r7, r6
   12b78:	str	r0, [r4, #4]
   12b7c:	mov	r0, r4
   12b80:	sub	sp, fp, #28
   12b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b88:	ldr	r0, [r0, #8]
   12b8c:	b	16aa4 <ftello64@plt+0x55cc>
   12b90:	push	{r4, r5, fp, lr}
   12b94:	add	fp, sp, #8
   12b98:	cmp	r0, #0
   12b9c:	beq	12c30 <ftello64@plt+0x1758>
   12ba0:	mov	r1, #47	; 0x2f
   12ba4:	mov	r4, r0
   12ba8:	bl	11448 <strrchr@plt>
   12bac:	cmp	r0, #0
   12bb0:	mov	r5, r4
   12bb4:	addne	r5, r0, #1
   12bb8:	sub	r0, r5, r4
   12bbc:	cmp	r0, #7
   12bc0:	blt	12c14 <ftello64@plt+0x173c>
   12bc4:	movw	r1, #34649	; 0x8759
   12bc8:	sub	r0, r5, #7
   12bcc:	mov	r2, #7
   12bd0:	movt	r1, #1
   12bd4:	bl	1149c <strncmp@plt>
   12bd8:	cmp	r0, #0
   12bdc:	bne	12c14 <ftello64@plt+0x173c>
   12be0:	movw	r1, #34657	; 0x8761
   12be4:	mov	r0, r5
   12be8:	mov	r2, #3
   12bec:	movt	r1, #1
   12bf0:	bl	1149c <strncmp@plt>
   12bf4:	cmp	r0, #0
   12bf8:	beq	12c04 <ftello64@plt+0x172c>
   12bfc:	mov	r4, r5
   12c00:	b	12c14 <ftello64@plt+0x173c>
   12c04:	movw	r0, #37232	; 0x9170
   12c08:	add	r4, r5, #3
   12c0c:	movt	r0, #2
   12c10:	str	r4, [r0]
   12c14:	movw	r0, #37236	; 0x9174
   12c18:	movt	r0, #2
   12c1c:	str	r4, [r0]
   12c20:	movw	r0, #37280	; 0x91a0
   12c24:	movt	r0, #2
   12c28:	str	r4, [r0]
   12c2c:	pop	{r4, r5, fp, pc}
   12c30:	movw	r0, #37248	; 0x9180
   12c34:	movt	r0, #2
   12c38:	ldr	r1, [r0]
   12c3c:	movw	r0, #34593	; 0x8721
   12c40:	movt	r0, #1
   12c44:	bl	11490 <fputs@plt>
   12c48:	bl	114a8 <abort@plt>
   12c4c:	push	{r4, r5, r6, sl, fp, lr}
   12c50:	add	fp, sp, #16
   12c54:	mov	r4, r0
   12c58:	movw	r0, #37288	; 0x91a8
   12c5c:	movt	r0, #2
   12c60:	cmp	r4, #0
   12c64:	moveq	r4, r0
   12c68:	bl	113ac <__errno_location@plt>
   12c6c:	ldr	r6, [r0]
   12c70:	mov	r5, r0
   12c74:	mov	r0, r4
   12c78:	mov	r1, #48	; 0x30
   12c7c:	bl	15fc8 <ftello64@plt+0x4af0>
   12c80:	str	r6, [r5]
   12c84:	pop	{r4, r5, r6, sl, fp, pc}
   12c88:	movw	r1, #37288	; 0x91a8
   12c8c:	cmp	r0, #0
   12c90:	movt	r1, #2
   12c94:	movne	r1, r0
   12c98:	ldr	r0, [r1]
   12c9c:	bx	lr
   12ca0:	movw	r2, #37288	; 0x91a8
   12ca4:	cmp	r0, #0
   12ca8:	movt	r2, #2
   12cac:	movne	r2, r0
   12cb0:	str	r1, [r2]
   12cb4:	bx	lr
   12cb8:	movw	r3, #37288	; 0x91a8
   12cbc:	cmp	r0, #0
   12cc0:	and	r2, r2, #1
   12cc4:	movt	r3, #2
   12cc8:	movne	r3, r0
   12ccc:	ubfx	r0, r1, #5, #3
   12cd0:	and	r1, r1, #31
   12cd4:	add	ip, r3, r0, lsl #2
   12cd8:	mov	r0, #1
   12cdc:	ldr	r3, [ip, #8]
   12ce0:	and	r0, r0, r3, lsr r1
   12ce4:	eor	r2, r0, r2
   12ce8:	eor	r1, r3, r2, lsl r1
   12cec:	str	r1, [ip, #8]
   12cf0:	bx	lr
   12cf4:	movw	r2, #37288	; 0x91a8
   12cf8:	cmp	r0, #0
   12cfc:	movt	r2, #2
   12d00:	movne	r2, r0
   12d04:	ldr	r0, [r2, #4]
   12d08:	str	r1, [r2, #4]
   12d0c:	bx	lr
   12d10:	push	{fp, lr}
   12d14:	mov	fp, sp
   12d18:	movw	r3, #37288	; 0x91a8
   12d1c:	cmp	r0, #0
   12d20:	movt	r3, #2
   12d24:	movne	r3, r0
   12d28:	cmp	r1, #0
   12d2c:	mov	r0, #10
   12d30:	cmpne	r2, #0
   12d34:	str	r0, [r3]
   12d38:	bne	12d40 <ftello64@plt+0x1868>
   12d3c:	bl	114a8 <abort@plt>
   12d40:	str	r1, [r3, #40]	; 0x28
   12d44:	str	r2, [r3, #44]	; 0x2c
   12d48:	pop	{fp, pc}
   12d4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d50:	add	fp, sp, #28
   12d54:	sub	sp, sp, #20
   12d58:	mov	r7, r0
   12d5c:	ldr	r0, [fp, #8]
   12d60:	movw	r5, #37288	; 0x91a8
   12d64:	mov	r8, r3
   12d68:	mov	r9, r2
   12d6c:	mov	sl, r1
   12d70:	movt	r5, #2
   12d74:	cmp	r0, #0
   12d78:	movne	r5, r0
   12d7c:	bl	113ac <__errno_location@plt>
   12d80:	ldr	r2, [r5, #40]	; 0x28
   12d84:	ldr	r3, [r5, #44]	; 0x2c
   12d88:	mov	r4, r0
   12d8c:	ldm	r5, {r0, r1}
   12d90:	add	r5, r5, #8
   12d94:	ldr	r6, [r4]
   12d98:	stm	sp, {r0, r1, r5}
   12d9c:	mov	r0, r7
   12da0:	mov	r1, sl
   12da4:	str	r2, [sp, #12]
   12da8:	str	r3, [sp, #16]
   12dac:	mov	r2, r9
   12db0:	mov	r3, r8
   12db4:	bl	12dc4 <ftello64@plt+0x18ec>
   12db8:	str	r6, [r4]
   12dbc:	sub	sp, fp, #28
   12dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12dc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12dc8:	add	fp, sp, #28
   12dcc:	sub	sp, sp, #156	; 0x9c
   12dd0:	mov	r5, r0
   12dd4:	add	r0, r2, #1
   12dd8:	mov	r6, r1
   12ddc:	mov	sl, r3
   12de0:	str	r2, [fp, #-80]	; 0xffffffb0
   12de4:	str	r0, [sp, #72]	; 0x48
   12de8:	ldr	r0, [fp, #12]
   12dec:	and	r1, r0, #1
   12df0:	str	r1, [sp, #32]
   12df4:	and	r1, r0, #4
   12df8:	str	r1, [sp, #28]
   12dfc:	ubfx	r9, r0, #1, #1
   12e00:	bl	112d4 <__ctype_get_mb_cur_max@plt>
   12e04:	str	r0, [sp, #40]	; 0x28
   12e08:	ldr	r0, [fp, #24]
   12e0c:	ldr	r7, [fp, #8]
   12e10:	mov	r1, #0
   12e14:	mov	lr, #0
   12e18:	str	r5, [fp, #-84]	; 0xffffffac
   12e1c:	str	r1, [sp, #60]	; 0x3c
   12e20:	mov	r1, #1
   12e24:	str	r1, [fp, #-48]	; 0xffffffd0
   12e28:	str	r0, [sp, #80]	; 0x50
   12e2c:	ldr	r0, [fp, #20]
   12e30:	str	r0, [sp, #76]	; 0x4c
   12e34:	mov	r0, #0
   12e38:	str	r0, [sp, #56]	; 0x38
   12e3c:	mov	r0, #0
   12e40:	str	r0, [fp, #-88]	; 0xffffffa8
   12e44:	mov	r0, #0
   12e48:	str	r0, [fp, #-72]	; 0xffffffb8
   12e4c:	mov	r0, #0
   12e50:	cmp	r7, #10
   12e54:	bhi	13e30 <ftello64@plt+0x2958>
   12e58:	add	r1, pc, #24
   12e5c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   12e60:	mov	ip, r6
   12e64:	mov	r8, #0
   12e68:	mov	r2, #1
   12e6c:	mov	r6, #0
   12e70:	mov	r3, sl
   12e74:	ldr	pc, [r1, r7, lsl #2]
   12e78:	andeq	r2, r1, r4, ror #30
   12e7c:			; <UNDEFINED> instruction: 0x00012fb8
   12e80:	andeq	r2, r1, r8, ror pc
   12e84:	andeq	r2, r1, ip, asr pc
   12e88:	andeq	r2, r1, ip, lsr #31
   12e8c:	andeq	r2, r1, r0, ror #31
   12e90:	andeq	r2, r1, r8, lsl #31
   12e94:	andeq	r3, r1, r4, rrx
   12e98:	andeq	r2, r1, r4, lsr #29
   12e9c:	andeq	r2, r1, r4, lsr #29
   12ea0:	andeq	r2, r1, r4, ror #29
   12ea4:	movw	r0, #34739	; 0x87b3
   12ea8:	mov	r1, r7
   12eac:	mov	r6, r5
   12eb0:	mov	r4, ip
   12eb4:	mov	r5, lr
   12eb8:	movt	r0, #1
   12ebc:	bl	14594 <ftello64@plt+0x30bc>
   12ec0:	str	r0, [sp, #76]	; 0x4c
   12ec4:	movw	r0, #34741	; 0x87b5
   12ec8:	mov	r1, r7
   12ecc:	movt	r0, #1
   12ed0:	bl	14594 <ftello64@plt+0x30bc>
   12ed4:	mov	lr, r5
   12ed8:	mov	r5, r6
   12edc:	mov	ip, r4
   12ee0:	str	r0, [sp, #80]	; 0x50
   12ee4:	mov	r8, #0
   12ee8:	tst	r9, #1
   12eec:	str	lr, [sp, #44]	; 0x2c
   12ef0:	bne	12f28 <ftello64@plt+0x1a50>
   12ef4:	ldr	r0, [sp, #76]	; 0x4c
   12ef8:	ldrb	r0, [r0]
   12efc:	cmp	r0, #0
   12f00:	beq	12f28 <ftello64@plt+0x1a50>
   12f04:	ldr	r1, [sp, #76]	; 0x4c
   12f08:	mov	r8, #0
   12f0c:	add	r1, r1, #1
   12f10:	cmp	r8, ip
   12f14:	strbcc	r0, [r5, r8]
   12f18:	ldrb	r0, [r1, r8]
   12f1c:	add	r8, r8, #1
   12f20:	cmp	r0, #0
   12f24:	bne	12f10 <ftello64@plt+0x1a38>
   12f28:	ldr	r6, [sp, #80]	; 0x50
   12f2c:	mov	r4, ip
   12f30:	mov	r0, r6
   12f34:	bl	11394 <strlen@plt>
   12f38:	mov	ip, r4
   12f3c:	ldr	r4, [fp, #-80]	; 0xffffffb0
   12f40:	ldr	lr, [sp, #44]	; 0x2c
   12f44:	str	r6, [fp, #-88]	; 0xffffffa8
   12f48:	str	r0, [fp, #-72]	; 0xffffffb8
   12f4c:	mov	r2, #1
   12f50:	mov	r6, r9
   12f54:	mov	r3, sl
   12f58:	b	13064 <ftello64@plt+0x1b8c>
   12f5c:	mov	r0, #1
   12f60:	b	12fb8 <ftello64@plt+0x1ae0>
   12f64:	mov	r7, #0
   12f68:	mov	r8, #0
   12f6c:	mov	r2, r0
   12f70:	mov	r6, #0
   12f74:	b	13064 <ftello64@plt+0x1b8c>
   12f78:	tst	r9, #1
   12f7c:	bne	12fb8 <ftello64@plt+0x1ae0>
   12f80:	mov	r2, r0
   12f84:	b	13010 <ftello64@plt+0x1b38>
   12f88:	mov	r0, #1
   12f8c:	mov	r8, #0
   12f90:	mov	r7, #5
   12f94:	mov	r2, #1
   12f98:	str	r0, [fp, #-72]	; 0xffffffb8
   12f9c:	movw	r0, #34737	; 0x87b1
   12fa0:	movt	r0, #1
   12fa4:	str	r0, [fp, #-88]	; 0xffffffa8
   12fa8:	b	12fd8 <ftello64@plt+0x1b00>
   12fac:	mov	r2, #1
   12fb0:	tst	r9, #1
   12fb4:	beq	13010 <ftello64@plt+0x1b38>
   12fb8:	mov	r1, #1
   12fbc:	mov	r8, #0
   12fc0:	mov	r7, #2
   12fc4:	mov	r2, r0
   12fc8:	str	r1, [fp, #-72]	; 0xffffffb8
   12fcc:	movw	r1, #34741	; 0x87b5
   12fd0:	movt	r1, #1
   12fd4:	str	r1, [fp, #-88]	; 0xffffffa8
   12fd8:	mov	r6, #1
   12fdc:	b	13064 <ftello64@plt+0x1b8c>
   12fe0:	tst	r9, #1
   12fe4:	beq	13034 <ftello64@plt+0x1b5c>
   12fe8:	mov	r0, #1
   12fec:	mov	r8, #0
   12ff0:	mov	r2, #1
   12ff4:	mov	r6, #1
   12ff8:	mov	r7, #5
   12ffc:	str	r0, [fp, #-72]	; 0xffffffb8
   13000:	movw	r0, #34737	; 0x87b1
   13004:	movt	r0, #1
   13008:	str	r0, [fp, #-88]	; 0xffffffa8
   1300c:	b	13064 <ftello64@plt+0x1b8c>
   13010:	cmp	ip, #0
   13014:	mov	r8, #1
   13018:	mov	r6, #0
   1301c:	mov	r7, #2
   13020:	movne	r0, #39	; 0x27
   13024:	strbne	r0, [r5]
   13028:	movw	r0, #34741	; 0x87b5
   1302c:	movt	r0, #1
   13030:	b	13058 <ftello64@plt+0x1b80>
   13034:	cmp	ip, #0
   13038:	mov	r8, #1
   1303c:	mov	r2, #1
   13040:	mov	r7, #5
   13044:	mov	r6, #0
   13048:	movne	r0, #34	; 0x22
   1304c:	strbne	r0, [r5]
   13050:	movw	r0, #34737	; 0x87b1
   13054:	movt	r0, #1
   13058:	str	r0, [fp, #-88]	; 0xffffffa8
   1305c:	mov	r0, #1
   13060:	str	r0, [fp, #-72]	; 0xffffffb8
   13064:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13068:	str	r7, [fp, #-68]	; 0xffffffbc
   1306c:	str	r6, [fp, #-76]	; 0xffffffb4
   13070:	str	r2, [sp, #84]	; 0x54
   13074:	cmp	r0, #0
   13078:	movwne	r0, #1
   1307c:	and	r1, r0, r6
   13080:	and	r1, r2, r1
   13084:	str	r1, [sp, #48]	; 0x30
   13088:	sub	r1, r7, #2
   1308c:	clz	r1, r1
   13090:	lsr	r1, r1, #5
   13094:	and	r1, r1, r6
   13098:	str	r1, [sp, #64]	; 0x40
   1309c:	subs	r1, r7, #2
   130a0:	eor	r7, r6, #1
   130a4:	movwne	r1, #1
   130a8:	str	r7, [sp, #92]	; 0x5c
   130ac:	orr	r7, r1, r7
   130b0:	and	r1, r1, r2
   130b4:	and	r0, r0, r1
   130b8:	str	r7, [sp, #68]	; 0x44
   130bc:	mov	r7, #0
   130c0:	str	r0, [fp, #-60]	; 0xffffffc4
   130c4:	orr	r0, r1, r6
   130c8:	ldr	r1, [fp, #16]
   130cc:	eor	r0, r0, #1
   130d0:	clz	r1, r1
   130d4:	lsr	r1, r1, #5
   130d8:	orr	r0, r1, r0
   130dc:	str	r0, [fp, #-64]	; 0xffffffc0
   130e0:	eor	r0, r2, #1
   130e4:	str	r0, [sp, #52]	; 0x34
   130e8:	cmn	r3, #1
   130ec:	beq	130fc <ftello64@plt+0x1c24>
   130f0:	cmp	r7, r3
   130f4:	bne	13108 <ftello64@plt+0x1c30>
   130f8:	b	13c64 <ftello64@plt+0x278c>
   130fc:	ldrb	r0, [r4, r7]
   13100:	cmp	r0, #0
   13104:	beq	13c6c <ftello64@plt+0x2794>
   13108:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1310c:	cmp	r0, #0
   13110:	beq	13158 <ftello64@plt+0x1c80>
   13114:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13118:	add	r5, r7, r0
   1311c:	cmp	r0, #2
   13120:	bcc	1316c <ftello64@plt+0x1c94>
   13124:	mov	r0, #0
   13128:	cmn	r3, #1
   1312c:	str	r0, [fp, #-56]	; 0xffffffc8
   13130:	bne	13174 <ftello64@plt+0x1c9c>
   13134:	mov	r0, r4
   13138:	mov	r4, ip
   1313c:	mov	r6, lr
   13140:	bl	11394 <strlen@plt>
   13144:	mov	ip, r4
   13148:	ldr	r4, [fp, #-80]	; 0xffffffb0
   1314c:	mov	lr, r6
   13150:	mov	r3, r0
   13154:	b	13174 <ftello64@plt+0x1c9c>
   13158:	mov	r0, #0
   1315c:	mov	sl, r3
   13160:	str	r0, [fp, #-56]	; 0xffffffc8
   13164:	mov	r0, #0
   13168:	b	131e0 <ftello64@plt+0x1d08>
   1316c:	mov	r0, #0
   13170:	str	r0, [fp, #-56]	; 0xffffffc8
   13174:	cmp	r5, r3
   13178:	bls	1318c <ftello64@plt+0x1cb4>
   1317c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13180:	mov	r0, #0
   13184:	mov	sl, r3
   13188:	b	131e0 <ftello64@plt+0x1d08>
   1318c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13190:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13194:	add	r0, r4, r7
   13198:	mov	r5, lr
   1319c:	mov	r6, ip
   131a0:	mov	sl, r3
   131a4:	bl	11388 <bcmp@plt>
   131a8:	ldr	r2, [sp, #92]	; 0x5c
   131ac:	cmp	r0, #0
   131b0:	ldr	r3, [fp, #-84]	; 0xffffffac
   131b4:	mov	r1, r0
   131b8:	movwne	r1, #1
   131bc:	orr	r1, r1, r2
   131c0:	tst	r1, #1
   131c4:	beq	13cf0 <ftello64@plt+0x2818>
   131c8:	ldr	r4, [fp, #-80]	; 0xffffffb0
   131cc:	clz	r0, r0
   131d0:	mov	lr, r5
   131d4:	mov	ip, r6
   131d8:	mov	r5, r3
   131dc:	lsr	r0, r0, #5
   131e0:	str	r0, [fp, #-52]	; 0xffffffcc
   131e4:	ldrb	r6, [r4, r7]
   131e8:	cmp	r6, #126	; 0x7e
   131ec:	bhi	13714 <ftello64@plt+0x223c>
   131f0:	add	r3, pc, #16
   131f4:	mov	r9, #1
   131f8:	mov	r2, #110	; 0x6e
   131fc:	mov	r0, #97	; 0x61
   13200:	mov	r1, #0
   13204:	ldr	pc, [r3, r6, lsl #2]
   13208:	andeq	r3, r1, r8, ror r5
   1320c:	andeq	r3, r1, r4, lsl r7
   13210:	andeq	r3, r1, r4, lsl r7
   13214:	andeq	r3, r1, r4, lsl r7
   13218:	andeq	r3, r1, r4, lsl r7
   1321c:	andeq	r3, r1, r4, lsl r7
   13220:	andeq	r3, r1, r4, lsl r7
   13224:	muleq	r1, r4, r7
   13228:	andeq	r3, r1, r8, asr r5
   1322c:	andeq	r3, r1, r0, asr r5
   13230:	andeq	r3, r1, r4, ror #10
   13234:	andeq	r3, r1, ip, ror r6
   13238:	andeq	r3, r1, r8, asr #10
   1323c:	andeq	r3, r1, r0, ror #10
   13240:	andeq	r3, r1, r4, lsl r7
   13244:	andeq	r3, r1, r4, lsl r7
   13248:	andeq	r3, r1, r4, lsl r7
   1324c:	andeq	r3, r1, r4, lsl r7
   13250:	andeq	r3, r1, r4, lsl r7
   13254:	andeq	r3, r1, r4, lsl r7
   13258:	andeq	r3, r1, r4, lsl r7
   1325c:	andeq	r3, r1, r4, lsl r7
   13260:	andeq	r3, r1, r4, lsl r7
   13264:	andeq	r3, r1, r4, lsl r7
   13268:	andeq	r3, r1, r4, lsl r7
   1326c:	andeq	r3, r1, r4, lsl r7
   13270:	andeq	r3, r1, r4, lsl r7
   13274:	andeq	r3, r1, r4, lsl r7
   13278:	andeq	r3, r1, r4, lsl r7
   1327c:	andeq	r3, r1, r4, lsl r7
   13280:	andeq	r3, r1, r4, lsl r7
   13284:	andeq	r3, r1, r4, lsl r7
   13288:	strdeq	r3, [r1], -r8
   1328c:	strdeq	r3, [r1], -ip
   13290:	strdeq	r3, [r1], -ip
   13294:	andeq	r3, r1, r0, ror #9
   13298:	strdeq	r3, [r1], -ip
   1329c:	andeq	r3, r1, r4, lsl #8
   132a0:	strdeq	r3, [r1], -ip
   132a4:	andeq	r3, r1, r4, lsl #13
   132a8:	strdeq	r3, [r1], -ip
   132ac:	strdeq	r3, [r1], -ip
   132b0:	strdeq	r3, [r1], -ip
   132b4:	andeq	r3, r1, r4, lsl #8
   132b8:	andeq	r3, r1, r4, lsl #8
   132bc:	andeq	r3, r1, r4, lsl #8
   132c0:	andeq	r3, r1, r4, lsl #8
   132c4:	andeq	r3, r1, r4, lsl #8
   132c8:	andeq	r3, r1, r4, lsl #8
   132cc:	andeq	r3, r1, r4, lsl #8
   132d0:	andeq	r3, r1, r4, lsl #8
   132d4:	andeq	r3, r1, r4, lsl #8
   132d8:	andeq	r3, r1, r4, lsl #8
   132dc:	andeq	r3, r1, r4, lsl #8
   132e0:	andeq	r3, r1, r4, lsl #8
   132e4:	andeq	r3, r1, r4, lsl #8
   132e8:	andeq	r3, r1, r4, lsl #8
   132ec:	andeq	r3, r1, r4, lsl #8
   132f0:	andeq	r3, r1, r4, lsl #8
   132f4:	strdeq	r3, [r1], -ip
   132f8:	strdeq	r3, [r1], -ip
   132fc:	strdeq	r3, [r1], -ip
   13300:	strdeq	r3, [r1], -ip
   13304:	andeq	r3, r1, r0, asr r6
   13308:	andeq	r3, r1, r4, lsl r7
   1330c:	andeq	r3, r1, r4, lsl #8
   13310:	andeq	r3, r1, r4, lsl #8
   13314:	andeq	r3, r1, r4, lsl #8
   13318:	andeq	r3, r1, r4, lsl #8
   1331c:	andeq	r3, r1, r4, lsl #8
   13320:	andeq	r3, r1, r4, lsl #8
   13324:	andeq	r3, r1, r4, lsl #8
   13328:	andeq	r3, r1, r4, lsl #8
   1332c:	andeq	r3, r1, r4, lsl #8
   13330:	andeq	r3, r1, r4, lsl #8
   13334:	andeq	r3, r1, r4, lsl #8
   13338:	andeq	r3, r1, r4, lsl #8
   1333c:	andeq	r3, r1, r4, lsl #8
   13340:	andeq	r3, r1, r4, lsl #8
   13344:	andeq	r3, r1, r4, lsl #8
   13348:	andeq	r3, r1, r4, lsl #8
   1334c:	andeq	r3, r1, r4, lsl #8
   13350:	andeq	r3, r1, r4, lsl #8
   13354:	andeq	r3, r1, r4, lsl #8
   13358:	andeq	r3, r1, r4, lsl #8
   1335c:	andeq	r3, r1, r4, lsl #8
   13360:	andeq	r3, r1, r4, lsl #8
   13364:	andeq	r3, r1, r4, lsl #8
   13368:	andeq	r3, r1, r4, lsl #8
   1336c:	andeq	r3, r1, r4, lsl #8
   13370:	andeq	r3, r1, r4, lsl #8
   13374:	strdeq	r3, [r1], -ip
   13378:	andeq	r3, r1, r4, lsr #10
   1337c:	andeq	r3, r1, r4, lsl #8
   13380:	strdeq	r3, [r1], -ip
   13384:	andeq	r3, r1, r4, lsl #8
   13388:	strdeq	r3, [r1], -ip
   1338c:	andeq	r3, r1, r4, lsl #8
   13390:	andeq	r3, r1, r4, lsl #8
   13394:	andeq	r3, r1, r4, lsl #8
   13398:	andeq	r3, r1, r4, lsl #8
   1339c:	andeq	r3, r1, r4, lsl #8
   133a0:	andeq	r3, r1, r4, lsl #8
   133a4:	andeq	r3, r1, r4, lsl #8
   133a8:	andeq	r3, r1, r4, lsl #8
   133ac:	andeq	r3, r1, r4, lsl #8
   133b0:	andeq	r3, r1, r4, lsl #8
   133b4:	andeq	r3, r1, r4, lsl #8
   133b8:	andeq	r3, r1, r4, lsl #8
   133bc:	andeq	r3, r1, r4, lsl #8
   133c0:	andeq	r3, r1, r4, lsl #8
   133c4:	andeq	r3, r1, r4, lsl #8
   133c8:	andeq	r3, r1, r4, lsl #8
   133cc:	andeq	r3, r1, r4, lsl #8
   133d0:	andeq	r3, r1, r4, lsl #8
   133d4:	andeq	r3, r1, r4, lsl #8
   133d8:	andeq	r3, r1, r4, lsl #8
   133dc:	andeq	r3, r1, r4, lsl #8
   133e0:	andeq	r3, r1, r4, lsl #8
   133e4:	andeq	r3, r1, r4, lsl #8
   133e8:	andeq	r3, r1, r4, lsl #8
   133ec:	andeq	r3, r1, r4, lsl #8
   133f0:	andeq	r3, r1, r4, lsl #8
   133f4:			; <UNDEFINED> instruction: 0x000134b8
   133f8:	strdeq	r3, [r1], -ip
   133fc:			; <UNDEFINED> instruction: 0x000134b8
   13400:	andeq	r3, r1, r0, ror #9
   13404:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13408:	tst	r0, #1
   1340c:	bne	13438 <ftello64@plt+0x1f60>
   13410:	ldr	r1, [fp, #16]
   13414:	ubfx	r0, r6, #5, #3
   13418:	mov	r2, #1
   1341c:	ldr	r0, [r1, r0, lsl #2]
   13420:	and	r1, r6, #31
   13424:	tst	r0, r2, lsl r1
   13428:	beq	13438 <ftello64@plt+0x1f60>
   1342c:	mov	r0, r6
   13430:	mov	r1, r9
   13434:	b	1344c <ftello64@plt+0x1f74>
   13438:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1343c:	mov	r1, r9
   13440:	cmp	r0, #0
   13444:	mov	r0, r6
   13448:	beq	13b98 <ftello64@plt+0x26c0>
   1344c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13450:	tst	r2, #1
   13454:	bne	13d34 <ftello64@plt+0x285c>
   13458:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1345c:	subs	r2, r2, #2
   13460:	movwne	r2, #1
   13464:	orr	r2, r2, lr
   13468:	tst	r2, #1
   1346c:	bne	134a4 <ftello64@plt+0x1fcc>
   13470:	cmp	r8, ip
   13474:	mov	lr, #1
   13478:	movcc	r2, #39	; 0x27
   1347c:	strbcc	r2, [r5, r8]
   13480:	add	r2, r8, #1
   13484:	cmp	r2, ip
   13488:	movcc	r3, #36	; 0x24
   1348c:	strbcc	r3, [r5, r2]
   13490:	add	r2, r8, #2
   13494:	add	r8, r8, #3
   13498:	cmp	r2, ip
   1349c:	movcc	r3, #39	; 0x27
   134a0:	strbcc	r3, [r5, r2]
   134a4:	cmp	r8, ip
   134a8:	movcc	r2, #92	; 0x5c
   134ac:	strbcc	r2, [r5, r8]
   134b0:	add	r8, r8, #1
   134b4:	b	13bd8 <ftello64@plt+0x2700>
   134b8:	cmp	sl, #1
   134bc:	beq	134e0 <ftello64@plt+0x2008>
   134c0:	mov	r9, #0
   134c4:	cmn	sl, #1
   134c8:	bne	134ec <ftello64@plt+0x2014>
   134cc:	ldrb	r0, [r4, #1]
   134d0:	cmp	r0, #0
   134d4:	beq	134e0 <ftello64@plt+0x2008>
   134d8:	mvn	sl, #0
   134dc:	b	134ec <ftello64@plt+0x2014>
   134e0:	mov	r9, #0
   134e4:	cmp	r7, #0
   134e8:	beq	134f8 <ftello64@plt+0x2020>
   134ec:	mov	r0, #0
   134f0:	str	r0, [fp, #-56]	; 0xffffffc8
   134f4:	b	13404 <ftello64@plt+0x1f2c>
   134f8:	mov	r1, #1
   134fc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13500:	cmp	r0, #2
   13504:	bne	1351c <ftello64@plt+0x2044>
   13508:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1350c:	mov	r9, r1
   13510:	tst	r0, #1
   13514:	beq	13404 <ftello64@plt+0x1f2c>
   13518:	b	13d34 <ftello64@plt+0x285c>
   1351c:	mov	r9, r1
   13520:	b	13404 <ftello64@plt+0x1f2c>
   13524:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13528:	cmp	r0, #2
   1352c:	bne	13770 <ftello64@plt+0x2298>
   13530:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13534:	tst	r0, #1
   13538:	bne	13d34 <ftello64@plt+0x285c>
   1353c:	mov	r0, #0
   13540:	str	r0, [fp, #-56]	; 0xffffffc8
   13544:	b	13788 <ftello64@plt+0x22b0>
   13548:	mov	r0, #102	; 0x66
   1354c:	b	13794 <ftello64@plt+0x22bc>
   13550:	mov	r2, #116	; 0x74
   13554:	b	13564 <ftello64@plt+0x208c>
   13558:	mov	r0, #98	; 0x62
   1355c:	b	13794 <ftello64@plt+0x22bc>
   13560:	mov	r2, #114	; 0x72
   13564:	ldr	r0, [sp, #68]	; 0x44
   13568:	tst	r0, #1
   1356c:	mov	r0, r2
   13570:	bne	13794 <ftello64@plt+0x22bc>
   13574:	b	13d34 <ftello64@plt+0x285c>
   13578:	ldr	r0, [sp, #84]	; 0x54
   1357c:	tst	r0, #1
   13580:	beq	137b4 <ftello64@plt+0x22dc>
   13584:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13588:	tst	r0, #1
   1358c:	bne	13e20 <ftello64@plt+0x2948>
   13590:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13594:	mov	r2, sl
   13598:	subs	r0, r0, #2
   1359c:	movwne	r0, #1
   135a0:	orr	r0, r0, lr
   135a4:	tst	r0, #1
   135a8:	bne	135e0 <ftello64@plt+0x2108>
   135ac:	cmp	r8, ip
   135b0:	mov	lr, #1
   135b4:	movcc	r0, #39	; 0x27
   135b8:	strbcc	r0, [r5, r8]
   135bc:	add	r0, r8, #1
   135c0:	cmp	r0, ip
   135c4:	movcc	r1, #36	; 0x24
   135c8:	strbcc	r1, [r5, r0]
   135cc:	add	r0, r8, #2
   135d0:	add	r8, r8, #3
   135d4:	cmp	r0, ip
   135d8:	movcc	r1, #39	; 0x27
   135dc:	strbcc	r1, [r5, r0]
   135e0:	mov	r1, #1
   135e4:	cmp	r8, ip
   135e8:	mov	r9, #0
   135ec:	mov	r6, #48	; 0x30
   135f0:	str	r1, [fp, #-56]	; 0xffffffc8
   135f4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   135f8:	movcc	r0, #92	; 0x5c
   135fc:	strbcc	r0, [r5, r8]
   13600:	add	r0, r8, #1
   13604:	cmp	r1, #2
   13608:	beq	13910 <ftello64@plt+0x2438>
   1360c:	add	r1, r7, #1
   13610:	cmp	r1, r2
   13614:	bcs	13910 <ftello64@plt+0x2438>
   13618:	ldrb	r1, [r4, r1]
   1361c:	sub	r1, r1, #48	; 0x30
   13620:	uxtb	r1, r1
   13624:	cmp	r1, #9
   13628:	bhi	13910 <ftello64@plt+0x2438>
   1362c:	cmp	r0, ip
   13630:	movcc	r1, #48	; 0x30
   13634:	strbcc	r1, [r5, r0]
   13638:	add	r0, r8, #2
   1363c:	add	r8, r8, #3
   13640:	cmp	r0, ip
   13644:	movcc	r1, #48	; 0x30
   13648:	strbcc	r1, [r5, r0]
   1364c:	b	13404 <ftello64@plt+0x1f2c>
   13650:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13654:	mov	r6, #63	; 0x3f
   13658:	cmp	r0, #5
   1365c:	beq	13918 <ftello64@plt+0x2440>
   13660:	mov	r1, #0
   13664:	cmp	r0, #2
   13668:	str	r1, [fp, #-56]	; 0xffffffc8
   1366c:	bne	139cc <ftello64@plt+0x24f4>
   13670:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13674:	mov	r9, #0
   13678:	b	13510 <ftello64@plt+0x2038>
   1367c:	mov	r0, #118	; 0x76
   13680:	b	13794 <ftello64@plt+0x22bc>
   13684:	mov	r0, #1
   13688:	mov	r6, #39	; 0x27
   1368c:	str	r0, [sp, #60]	; 0x3c
   13690:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13694:	cmp	r0, #2
   13698:	bne	1370c <ftello64@plt+0x2234>
   1369c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   136a0:	tst	r0, #1
   136a4:	bne	13d34 <ftello64@plt+0x285c>
   136a8:	ldr	r2, [sp, #56]	; 0x38
   136ac:	clz	r1, ip
   136b0:	mov	lr, #0
   136b4:	lsr	r1, r1, #5
   136b8:	cmp	r2, #0
   136bc:	mov	r0, r2
   136c0:	movwne	r0, #1
   136c4:	orrs	r0, r0, r1
   136c8:	moveq	r2, ip
   136cc:	moveq	ip, r0
   136d0:	cmp	r8, ip
   136d4:	str	r2, [sp, #56]	; 0x38
   136d8:	movcc	r0, #39	; 0x27
   136dc:	strbcc	r0, [r5, r8]
   136e0:	add	r0, r8, #1
   136e4:	cmp	r0, ip
   136e8:	movcc	r1, #92	; 0x5c
   136ec:	strbcc	r1, [r5, r0]
   136f0:	add	r0, r8, #2
   136f4:	add	r8, r8, #3
   136f8:	cmp	r0, ip
   136fc:	movcc	r1, #39	; 0x27
   13700:	strbcc	r1, [r5, r0]
   13704:	mov	r0, #0
   13708:	str	r0, [fp, #-56]	; 0xffffffc8
   1370c:	mov	r9, #1
   13710:	b	13404 <ftello64@plt+0x1f2c>
   13714:	ldr	r0, [sp, #40]	; 0x28
   13718:	str	lr, [sp, #44]	; 0x2c
   1371c:	str	ip, [sp, #88]	; 0x58
   13720:	cmp	r0, #1
   13724:	bne	137d4 <ftello64@plt+0x22fc>
   13728:	str	sl, [sp, #36]	; 0x24
   1372c:	bl	11370 <__ctype_b_loc@plt>
   13730:	ldr	r0, [r0]
   13734:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13738:	mov	r1, #1
   1373c:	add	r0, r0, r6, lsl #1
   13740:	ldrb	r0, [r0, #1]
   13744:	ubfx	r9, r0, #6, #1
   13748:	ldr	r0, [sp, #52]	; 0x34
   1374c:	ldr	lr, [sp, #44]	; 0x2c
   13750:	cmp	r1, #1
   13754:	orr	r3, r9, r0
   13758:	bhi	139d4 <ftello64@plt+0x24fc>
   1375c:	tst	r3, #1
   13760:	beq	139d4 <ftello64@plt+0x24fc>
   13764:	ldr	sl, [sp, #36]	; 0x24
   13768:	ldr	ip, [sp, #88]	; 0x58
   1376c:	b	13404 <ftello64@plt+0x1f2c>
   13770:	ldr	r1, [sp, #48]	; 0x30
   13774:	mov	r0, #0
   13778:	str	r0, [fp, #-56]	; 0xffffffc8
   1377c:	mov	r0, #92	; 0x5c
   13780:	cmp	r1, #0
   13784:	beq	13794 <ftello64@plt+0x22bc>
   13788:	mov	r6, #92	; 0x5c
   1378c:	mov	r9, #0
   13790:	b	13b98 <ftello64@plt+0x26c0>
   13794:	mov	r1, #0
   13798:	mov	r9, #0
   1379c:	str	r1, [fp, #-56]	; 0xffffffc8
   137a0:	ldr	r1, [sp, #84]	; 0x54
   137a4:	tst	r1, #1
   137a8:	mov	r1, #0
   137ac:	beq	13404 <ftello64@plt+0x1f2c>
   137b0:	b	1344c <ftello64@plt+0x1f74>
   137b4:	ldr	r0, [sp, #32]
   137b8:	mov	r6, #0
   137bc:	mov	r9, #0
   137c0:	cmp	r0, #0
   137c4:	mov	r0, #0
   137c8:	str	r0, [fp, #-56]	; 0xffffffc8
   137cc:	beq	13404 <ftello64@plt+0x1f2c>
   137d0:	b	13bf0 <ftello64@plt+0x2718>
   137d4:	mov	r0, #0
   137d8:	cmn	sl, #1
   137dc:	sub	r3, fp, #40	; 0x28
   137e0:	str	r0, [fp, #-36]	; 0xffffffdc
   137e4:	str	r0, [fp, #-40]	; 0xffffffd8
   137e8:	bne	13800 <ftello64@plt+0x2328>
   137ec:	mov	r0, r4
   137f0:	bl	11394 <strlen@plt>
   137f4:	ldr	r4, [fp, #-80]	; 0xffffffb0
   137f8:	sub	r3, fp, #40	; 0x28
   137fc:	mov	sl, r0
   13800:	ldr	r0, [sp, #72]	; 0x48
   13804:	mov	r9, #1
   13808:	mov	r1, #0
   1380c:	str	sl, [sp, #36]	; 0x24
   13810:	add	r0, r0, r7
   13814:	str	r0, [sp, #20]
   13818:	add	r0, r1, r7
   1381c:	str	r1, [sp, #24]
   13820:	add	r1, r4, r0
   13824:	mov	r4, r0
   13828:	sub	r2, sl, r0
   1382c:	sub	r0, fp, #44	; 0x2c
   13830:	bl	17a64 <ftello64@plt+0x658c>
   13834:	cmp	r0, #0
   13838:	beq	13c44 <ftello64@plt+0x276c>
   1383c:	cmn	r0, #1
   13840:	beq	13bfc <ftello64@plt+0x2724>
   13844:	ldr	r2, [sp, #36]	; 0x24
   13848:	cmn	r0, #2
   1384c:	beq	13c04 <ftello64@plt+0x272c>
   13850:	ldr	r2, [sp, #64]	; 0x40
   13854:	ldr	ip, [sp, #88]	; 0x58
   13858:	ldr	r4, [sp, #84]	; 0x54
   1385c:	ldr	lr, [fp, #-48]	; 0xffffffd0
   13860:	cmp	r0, #2
   13864:	mov	r1, #0
   13868:	movwcc	r1, #1
   1386c:	eor	r2, r2, #1
   13870:	orrs	r1, r2, r1
   13874:	bne	138c4 <ftello64@plt+0x23ec>
   13878:	ldr	r1, [sp, #24]
   1387c:	ldr	r2, [sp, #20]
   13880:	add	r1, r2, r1
   13884:	sub	r2, r0, #1
   13888:	ldrb	r3, [r1]
   1388c:	sub	r5, r3, #94	; 0x5e
   13890:	cmp	r5, #30
   13894:	bhi	138ac <ftello64@plt+0x23d4>
   13898:	mov	r4, #1
   1389c:	mov	sl, #1073741829	; 0x40000005
   138a0:	tst	sl, r4, lsl r5
   138a4:	ldr	r4, [sp, #84]	; 0x54
   138a8:	bne	13d0c <ftello64@plt+0x2834>
   138ac:	sub	r3, r3, #91	; 0x5b
   138b0:	cmp	r3, #2
   138b4:	bcc	13d0c <ftello64@plt+0x2834>
   138b8:	add	r1, r1, #1
   138bc:	subs	r2, r2, #1
   138c0:	bne	13888 <ftello64@plt+0x23b0>
   138c4:	ldr	r5, [sp, #24]
   138c8:	str	lr, [fp, #-48]	; 0xffffffd0
   138cc:	add	r5, r0, r5
   138d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   138d4:	bl	112b0 <iswprint@plt>
   138d8:	cmp	r0, #0
   138dc:	sub	r4, fp, #40	; 0x28
   138e0:	movwne	r0, #1
   138e4:	and	r9, r9, r0
   138e8:	mov	r0, r4
   138ec:	bl	11244 <mbsinit@plt>
   138f0:	mov	r1, r5
   138f4:	mov	r3, r4
   138f8:	ldr	sl, [sp, #36]	; 0x24
   138fc:	ldr	r5, [fp, #-84]	; 0xffffffac
   13900:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13904:	cmp	r0, #0
   13908:	beq	13818 <ftello64@plt+0x2340>
   1390c:	b	13748 <ftello64@plt+0x2270>
   13910:	mov	r8, r0
   13914:	b	13404 <ftello64@plt+0x1f2c>
   13918:	mov	r0, #0
   1391c:	str	r0, [fp, #-56]	; 0xffffffc8
   13920:	ldr	r0, [sp, #28]
   13924:	cmp	r0, #0
   13928:	beq	139cc <ftello64@plt+0x24f4>
   1392c:	add	r0, r7, #2
   13930:	mov	r1, sl
   13934:	cmp	r0, sl
   13938:	bcs	139cc <ftello64@plt+0x24f4>
   1393c:	add	r1, r7, r4
   13940:	ldrb	r1, [r1, #1]
   13944:	cmp	r1, #63	; 0x3f
   13948:	bne	139cc <ftello64@plt+0x24f4>
   1394c:	ldrb	r9, [r4, r0]
   13950:	sub	r2, r9, #33	; 0x21
   13954:	cmp	r2, #29
   13958:	bhi	139cc <ftello64@plt+0x24f4>
   1395c:	mov	r1, r4
   13960:	movw	r4, #20929	; 0x51c1
   13964:	mov	r3, #1
   13968:	movt	r4, #14336	; 0x3800
   1396c:	tst	r4, r3, lsl r2
   13970:	beq	13c58 <ftello64@plt+0x2780>
   13974:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13978:	tst	r2, #1
   1397c:	bne	13e28 <ftello64@plt+0x2950>
   13980:	cmp	r8, ip
   13984:	mov	r4, r1
   13988:	mov	r7, r0
   1398c:	mov	r6, r9
   13990:	movcc	r2, #63	; 0x3f
   13994:	strbcc	r2, [r5, r8]
   13998:	add	r2, r8, #1
   1399c:	cmp	r2, ip
   139a0:	movcc	r3, #34	; 0x22
   139a4:	strbcc	r3, [r5, r2]
   139a8:	add	r2, r8, #2
   139ac:	cmp	r2, ip
   139b0:	movcc	r3, #34	; 0x22
   139b4:	strbcc	r3, [r5, r2]
   139b8:	add	r2, r8, #3
   139bc:	add	r8, r8, #4
   139c0:	cmp	r2, ip
   139c4:	movcc	r3, #63	; 0x3f
   139c8:	strbcc	r3, [r5, r2]
   139cc:	mov	r9, #0
   139d0:	b	13404 <ftello64@plt+0x1f2c>
   139d4:	ldr	sl, [sp, #36]	; 0x24
   139d8:	add	r0, r1, r7
   139dc:	mov	r2, #0
   139e0:	str	r3, [sp, #24]
   139e4:	str	r0, [fp, #-56]	; 0xffffffc8
   139e8:	tst	r3, #1
   139ec:	beq	13a18 <ftello64@plt+0x2540>
   139f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   139f4:	tst	r0, #1
   139f8:	beq	13ae0 <ftello64@plt+0x2608>
   139fc:	ldr	r1, [sp, #88]	; 0x58
   13a00:	mov	r0, r3
   13a04:	cmp	r8, r1
   13a08:	movcc	r1, #92	; 0x5c
   13a0c:	strbcc	r1, [r5, r8]
   13a10:	add	r8, r8, #1
   13a14:	b	13ae4 <ftello64@plt+0x260c>
   13a18:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13a1c:	tst	r1, #1
   13a20:	bne	13d30 <ftello64@plt+0x2858>
   13a24:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13a28:	subs	r2, r1, #2
   13a2c:	movwne	r2, #1
   13a30:	orr	r2, r2, lr
   13a34:	tst	r2, #1
   13a38:	bne	13a7c <ftello64@plt+0x25a4>
   13a3c:	ldr	r1, [sp, #88]	; 0x58
   13a40:	add	r2, r8, #1
   13a44:	mov	lr, #1
   13a48:	cmp	r8, r1
   13a4c:	movcc	r1, #39	; 0x27
   13a50:	strbcc	r1, [r5, r8]
   13a54:	ldr	r1, [sp, #88]	; 0x58
   13a58:	cmp	r2, r1
   13a5c:	movcc	r1, #36	; 0x24
   13a60:	strbcc	r1, [r5, r2]
   13a64:	ldr	r1, [sp, #88]	; 0x58
   13a68:	add	r2, r8, #2
   13a6c:	add	r8, r8, #3
   13a70:	cmp	r2, r1
   13a74:	movcc	r1, #39	; 0x27
   13a78:	strbcc	r1, [r5, r2]
   13a7c:	ldr	r1, [sp, #88]	; 0x58
   13a80:	add	r2, r8, #1
   13a84:	mov	r0, r3
   13a88:	cmp	r8, r1
   13a8c:	movcc	r1, #92	; 0x5c
   13a90:	strbcc	r1, [r5, r8]
   13a94:	ldr	r1, [sp, #88]	; 0x58
   13a98:	cmp	r2, r1
   13a9c:	bcs	13ab0 <ftello64@plt+0x25d8>
   13aa0:	uxtb	r3, r6
   13aa4:	mov	r1, #48	; 0x30
   13aa8:	orr	r3, r1, r3, lsr #6
   13aac:	strb	r3, [r5, r2]
   13ab0:	ldr	r1, [sp, #88]	; 0x58
   13ab4:	add	r2, r8, #2
   13ab8:	add	r8, r8, #3
   13abc:	cmp	r2, r1
   13ac0:	lsrcc	r3, r6, #3
   13ac4:	movcc	r1, #6
   13ac8:	bficc	r3, r1, #3, #29
   13acc:	mov	r1, #6
   13ad0:	bfi	r6, r1, #3, #29
   13ad4:	strbcc	r3, [r5, r2]
   13ad8:	mov	r2, #1
   13adc:	b	13aec <ftello64@plt+0x2614>
   13ae0:	mov	r0, r3
   13ae4:	mov	r1, #0
   13ae8:	str	r1, [fp, #-52]	; 0xffffffcc
   13aec:	mov	ip, r2
   13af0:	and	r1, r2, #1
   13af4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13af8:	add	r3, r7, #1
   13afc:	cmp	r2, r3
   13b00:	bls	13b88 <ftello64@plt+0x26b0>
   13b04:	cmp	r1, #0
   13b08:	mvn	r5, lr
   13b0c:	movwne	r1, #1
   13b10:	orr	r5, r5, r1
   13b14:	tst	r5, #1
   13b18:	bne	13b5c <ftello64@plt+0x2684>
   13b1c:	ldr	r1, [sp, #88]	; 0x58
   13b20:	ldr	r5, [fp, #-84]	; 0xffffffac
   13b24:	mov	r2, r4
   13b28:	ldr	r4, [sp, #88]	; 0x58
   13b2c:	ldr	r0, [sp, #24]
   13b30:	mov	lr, #0
   13b34:	cmp	r8, r1
   13b38:	movcc	r1, #39	; 0x27
   13b3c:	strbcc	r1, [r5, r8]
   13b40:	add	r1, r8, #1
   13b44:	add	r8, r8, #2
   13b48:	cmp	r1, r4
   13b4c:	movcc	r4, #39	; 0x27
   13b50:	strbcc	r4, [r5, r1]
   13b54:	mov	r4, r2
   13b58:	b	13b60 <ftello64@plt+0x2688>
   13b5c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13b60:	ldr	r1, [sp, #88]	; 0x58
   13b64:	mov	r2, ip
   13b68:	cmp	r8, r1
   13b6c:	ldr	r1, [sp, #72]	; 0x48
   13b70:	strbcc	r6, [r5, r8]
   13b74:	add	r8, r8, #1
   13b78:	ldrb	r6, [r1, r7]
   13b7c:	mov	r7, r3
   13b80:	mov	r3, r0
   13b84:	b	139e8 <ftello64@plt+0x2510>
   13b88:	ldr	ip, [sp, #88]	; 0x58
   13b8c:	cmp	r1, #0
   13b90:	movwne	r1, #1
   13b94:	str	r1, [fp, #-56]	; 0xffffffc8
   13b98:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13b9c:	cmp	r0, #0
   13ba0:	bne	13bd0 <ftello64@plt+0x26f8>
   13ba4:	tst	lr, #1
   13ba8:	beq	13bd0 <ftello64@plt+0x26f8>
   13bac:	cmp	r8, ip
   13bb0:	mov	lr, #0
   13bb4:	movcc	r0, #39	; 0x27
   13bb8:	strbcc	r0, [r5, r8]
   13bbc:	add	r0, r8, #1
   13bc0:	add	r8, r8, #2
   13bc4:	cmp	r0, ip
   13bc8:	movcc	r1, #39	; 0x27
   13bcc:	strbcc	r1, [r5, r0]
   13bd0:	mov	r1, r9
   13bd4:	mov	r0, r6
   13bd8:	cmp	r8, ip
   13bdc:	strbcc	r0, [r5, r8]
   13be0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13be4:	add	r8, r8, #1
   13be8:	and	r0, r0, r1
   13bec:	str	r0, [fp, #-48]	; 0xffffffd0
   13bf0:	mov	r3, sl
   13bf4:	add	r7, r7, #1
   13bf8:	b	130e8 <ftello64@plt+0x1c10>
   13bfc:	mov	r9, #0
   13c00:	b	13c44 <ftello64@plt+0x276c>
   13c04:	mov	r9, #0
   13c08:	cmp	r2, r4
   13c0c:	bls	13c44 <ftello64@plt+0x276c>
   13c10:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13c14:	ldr	r1, [sp, #24]
   13c18:	add	r0, r4, r7
   13c1c:	mov	r3, r1
   13c20:	ldrb	r1, [r0, r1]
   13c24:	cmp	r1, #0
   13c28:	beq	13c50 <ftello64@plt+0x2778>
   13c2c:	add	r3, r3, #1
   13c30:	add	r1, r7, r3
   13c34:	cmp	r1, r2
   13c38:	mov	r1, r3
   13c3c:	bcc	13c1c <ftello64@plt+0x2744>
   13c40:	b	13748 <ftello64@plt+0x2270>
   13c44:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13c48:	ldr	r1, [sp, #24]
   13c4c:	b	13748 <ftello64@plt+0x2270>
   13c50:	mov	r1, r3
   13c54:	b	13748 <ftello64@plt+0x2270>
   13c58:	mov	r9, #0
   13c5c:	mov	r4, r1
   13c60:	b	13404 <ftello64@plt+0x1f2c>
   13c64:	mov	sl, r7
   13c68:	b	13c70 <ftello64@plt+0x2798>
   13c6c:	mvn	sl, #0
   13c70:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13c74:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13c78:	eor	r0, r1, #2
   13c7c:	orr	r0, r0, r8
   13c80:	clz	r0, r0
   13c84:	lsr	r0, r0, #5
   13c88:	tst	r2, r0
   13c8c:	bne	13d34 <ftello64@plt+0x285c>
   13c90:	subs	r0, r1, #2
   13c94:	movwne	r0, #1
   13c98:	orr	r0, r2, r0
   13c9c:	tst	r0, #1
   13ca0:	ldreq	r0, [sp, #60]	; 0x3c
   13ca4:	ldreq	r1, [fp, #-48]	; 0xffffffd0
   13ca8:	eoreq	r0, r0, #1
   13cac:	tsteq	r0, #1
   13cb0:	bne	13dc8 <ftello64@plt+0x28f0>
   13cb4:	tst	r1, #1
   13cb8:	bne	13d94 <ftello64@plt+0x28bc>
   13cbc:	ldr	r6, [sp, #56]	; 0x38
   13cc0:	mov	r9, #0
   13cc4:	cmp	r6, #0
   13cc8:	beq	13dc0 <ftello64@plt+0x28e8>
   13ccc:	ldr	r0, [sp, #84]	; 0x54
   13cd0:	mov	r1, #0
   13cd4:	mov	r7, #2
   13cd8:	cmp	ip, #0
   13cdc:	str	r1, [fp, #-48]	; 0xffffffd0
   13ce0:	mov	r1, #0
   13ce4:	str	r1, [fp, #-76]	; 0xffffffb4
   13ce8:	beq	12e50 <ftello64@plt+0x1978>
   13cec:	b	13dc8 <ftello64@plt+0x28f0>
   13cf0:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13cf4:	ldr	r1, [fp, #12]
   13cf8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13cfc:	mov	r5, r3
   13d00:	mov	ip, r6
   13d04:	mov	r3, sl
   13d08:	b	13d58 <ftello64@plt+0x2880>
   13d0c:	tst	r4, #1
   13d10:	ldr	r5, [fp, #-84]	; 0xffffffac
   13d14:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13d18:	ldr	r1, [fp, #12]
   13d1c:	ldr	r3, [sp, #36]	; 0x24
   13d20:	mov	r0, #2
   13d24:	movwne	r0, #4
   13d28:	mov	r2, r0
   13d2c:	b	13d58 <ftello64@plt+0x2880>
   13d30:	ldr	ip, [sp, #88]	; 0x58
   13d34:	ldr	r1, [sp, #84]	; 0x54
   13d38:	mov	r0, #2
   13d3c:	tst	r1, #1
   13d40:	movwne	r0, #4
   13d44:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13d48:	ldr	r1, [fp, #12]
   13d4c:	mov	r3, sl
   13d50:	cmp	r2, #2
   13d54:	moveq	r2, r0
   13d58:	mov	r0, #0
   13d5c:	bic	r1, r1, #2
   13d60:	str	r2, [sp]
   13d64:	mov	r2, r4
   13d68:	str	r0, [sp, #8]
   13d6c:	ldr	r0, [sp, #76]	; 0x4c
   13d70:	str	r1, [sp, #4]
   13d74:	mov	r1, ip
   13d78:	str	r0, [sp, #12]
   13d7c:	ldr	r0, [sp, #80]	; 0x50
   13d80:	str	r0, [sp, #16]
   13d84:	mov	r0, r5
   13d88:	bl	12dc4 <ftello64@plt+0x18ec>
   13d8c:	mov	r8, r0
   13d90:	b	13e14 <ftello64@plt+0x293c>
   13d94:	mov	r0, #5
   13d98:	ldr	r1, [sp, #56]	; 0x38
   13d9c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13da0:	mov	r3, sl
   13da4:	str	r0, [sp]
   13da8:	ldr	r0, [fp, #12]
   13dac:	str	r0, [sp, #4]
   13db0:	ldr	r0, [fp, #16]
   13db4:	str	r0, [sp, #8]
   13db8:	ldr	r0, [sp, #76]	; 0x4c
   13dbc:	b	13d78 <ftello64@plt+0x28a0>
   13dc0:	mov	r0, #0
   13dc4:	str	r0, [fp, #-76]	; 0xffffffb4
   13dc8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   13dcc:	cmp	r1, #0
   13dd0:	beq	13e08 <ftello64@plt+0x2930>
   13dd4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13dd8:	tst	r0, #1
   13ddc:	bne	13e08 <ftello64@plt+0x2930>
   13de0:	ldrb	r0, [r1]
   13de4:	cmp	r0, #0
   13de8:	beq	13e08 <ftello64@plt+0x2930>
   13dec:	add	r1, r1, #1
   13df0:	cmp	r8, ip
   13df4:	strbcc	r0, [r5, r8]
   13df8:	add	r8, r8, #1
   13dfc:	ldrb	r0, [r1], #1
   13e00:	cmp	r0, #0
   13e04:	bne	13df0 <ftello64@plt+0x2918>
   13e08:	cmp	r8, ip
   13e0c:	movcc	r0, #0
   13e10:	strbcc	r0, [r5, r8]
   13e14:	mov	r0, r8
   13e18:	sub	sp, fp, #28
   13e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e20:	mov	r0, #4
   13e24:	b	13d44 <ftello64@plt+0x286c>
   13e28:	mov	r4, r1
   13e2c:	b	13d34 <ftello64@plt+0x285c>
   13e30:	bl	114a8 <abort@plt>
   13e34:	mov	r3, r2
   13e38:	mov	r2, #0
   13e3c:	b	13e40 <ftello64@plt+0x2968>
   13e40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e44:	add	fp, sp, #28
   13e48:	sub	sp, sp, #36	; 0x24
   13e4c:	movw	r8, #37288	; 0x91a8
   13e50:	cmp	r3, #0
   13e54:	mov	r4, r2
   13e58:	str	r2, [sp, #24]
   13e5c:	mov	r5, r1
   13e60:	mov	r6, r0
   13e64:	str	r0, [sp, #20]
   13e68:	movt	r8, #2
   13e6c:	movne	r8, r3
   13e70:	bl	113ac <__errno_location@plt>
   13e74:	str	r0, [sp, #28]
   13e78:	ldr	r1, [r8, #40]	; 0x28
   13e7c:	ldr	r2, [r8, #44]	; 0x2c
   13e80:	ldr	r7, [r0]
   13e84:	cmp	r4, #0
   13e88:	add	sl, r8, #8
   13e8c:	mov	r0, #0
   13e90:	ldm	r8, {r3, r9}
   13e94:	orreq	r9, r9, #1
   13e98:	stm	sp, {r3, r9, sl}
   13e9c:	str	r1, [sp, #12]
   13ea0:	str	r2, [sp, #16]
   13ea4:	mov	r1, #0
   13ea8:	mov	r2, r6
   13eac:	mov	r3, r5
   13eb0:	str	r7, [sp, #32]
   13eb4:	mov	r7, r5
   13eb8:	bl	12dc4 <ftello64@plt+0x18ec>
   13ebc:	add	r4, r0, #1
   13ec0:	mov	r5, r0
   13ec4:	mov	r0, r4
   13ec8:	bl	15ca8 <ftello64@plt+0x47d0>
   13ecc:	mov	r6, r0
   13ed0:	ldr	r0, [r8]
   13ed4:	ldr	r2, [r8, #44]	; 0x2c
   13ed8:	ldr	r1, [r8, #40]	; 0x28
   13edc:	mov	r3, r7
   13ee0:	stm	sp, {r0, r9, sl}
   13ee4:	str	r2, [sp, #16]
   13ee8:	ldr	r2, [sp, #20]
   13eec:	str	r1, [sp, #12]
   13ef0:	mov	r0, r6
   13ef4:	mov	r1, r4
   13ef8:	bl	12dc4 <ftello64@plt+0x18ec>
   13efc:	ldr	r0, [sp, #24]
   13f00:	ldr	r1, [sp, #32]
   13f04:	ldr	r2, [sp, #28]
   13f08:	cmp	r0, #0
   13f0c:	str	r1, [r2]
   13f10:	strne	r5, [r0]
   13f14:	mov	r0, r6
   13f18:	sub	sp, fp, #28
   13f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f20:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13f24:	add	fp, sp, #24
   13f28:	movw	r5, #37172	; 0x9134
   13f2c:	movw	r8, #37168	; 0x9130
   13f30:	movt	r5, #2
   13f34:	movt	r8, #2
   13f38:	ldr	r0, [r5]
   13f3c:	ldr	r4, [r8]
   13f40:	cmp	r0, #2
   13f44:	blt	13f70 <ftello64@plt+0x2a98>
   13f48:	add	r7, r4, #12
   13f4c:	mov	r6, #0
   13f50:	ldr	r0, [r7, r6, lsl #3]
   13f54:	bl	16aa4 <ftello64@plt+0x55cc>
   13f58:	ldr	r1, [r5]
   13f5c:	add	r2, r6, #2
   13f60:	add	r0, r6, #1
   13f64:	mov	r6, r0
   13f68:	cmp	r2, r1
   13f6c:	blt	13f50 <ftello64@plt+0x2a78>
   13f70:	ldr	r0, [r4, #4]
   13f74:	movw	r9, #37336	; 0x91d8
   13f78:	movw	r7, #37176	; 0x9138
   13f7c:	movt	r9, #2
   13f80:	movt	r7, #2
   13f84:	cmp	r0, r9
   13f88:	beq	13f98 <ftello64@plt+0x2ac0>
   13f8c:	bl	16aa4 <ftello64@plt+0x55cc>
   13f90:	mov	r0, #256	; 0x100
   13f94:	stm	r7, {r0, r9}
   13f98:	cmp	r4, r7
   13f9c:	beq	13fac <ftello64@plt+0x2ad4>
   13fa0:	mov	r0, r4
   13fa4:	bl	16aa4 <ftello64@plt+0x55cc>
   13fa8:	str	r7, [r8]
   13fac:	mov	r0, #1
   13fb0:	str	r0, [r5]
   13fb4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13fb8:	movw	r3, #37288	; 0x91a8
   13fbc:	mvn	r2, #0
   13fc0:	movt	r3, #2
   13fc4:	b	13fc8 <ftello64@plt+0x2af0>
   13fc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13fcc:	add	fp, sp, #28
   13fd0:	sub	sp, sp, #44	; 0x2c
   13fd4:	mov	r7, r3
   13fd8:	str	r2, [sp, #36]	; 0x24
   13fdc:	str	r1, [sp, #32]
   13fe0:	mov	r5, r0
   13fe4:	bl	113ac <__errno_location@plt>
   13fe8:	cmp	r5, #0
   13fec:	bmi	1415c <ftello64@plt+0x2c84>
   13ff0:	cmn	r5, #-2147483647	; 0x80000001
   13ff4:	beq	1415c <ftello64@plt+0x2c84>
   13ff8:	movw	r8, #37172	; 0x9134
   13ffc:	movw	r4, #37168	; 0x9130
   14000:	str	r0, [sp, #28]
   14004:	ldr	r0, [r0]
   14008:	movt	r8, #2
   1400c:	movt	r4, #2
   14010:	ldr	r1, [r8]
   14014:	ldr	r6, [r4]
   14018:	str	r0, [sp, #24]
   1401c:	cmp	r1, r5
   14020:	ble	1402c <ftello64@plt+0x2b54>
   14024:	mov	sl, r6
   14028:	b	14098 <ftello64@plt+0x2bc0>
   1402c:	movw	r9, #37176	; 0x9138
   14030:	mov	r0, #8
   14034:	str	r1, [fp, #-32]	; 0xffffffe0
   14038:	sub	r1, r5, r1
   1403c:	mvn	r3, #-2147483648	; 0x80000000
   14040:	movt	r9, #2
   14044:	str	r0, [sp]
   14048:	add	r2, r1, #1
   1404c:	sub	r1, fp, #32
   14050:	subs	r0, r6, r9
   14054:	movne	r0, r6
   14058:	bl	15dd8 <ftello64@plt+0x4900>
   1405c:	mov	sl, r0
   14060:	cmp	r6, r9
   14064:	str	r0, [r4]
   14068:	bne	14074 <ftello64@plt+0x2b9c>
   1406c:	ldrd	r0, [r9]
   14070:	stm	sl, {r0, r1}
   14074:	ldr	r1, [r8]
   14078:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1407c:	add	r0, sl, r1, lsl #3
   14080:	sub	r1, r2, r1
   14084:	lsl	r2, r1, #3
   14088:	mov	r1, #0
   1408c:	bl	113d0 <memset@plt>
   14090:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14094:	str	r0, [r8]
   14098:	mov	r9, sl
   1409c:	ldm	r7, {r0, r1}
   140a0:	orr	r8, r1, #1
   140a4:	add	r1, r7, #8
   140a8:	ldr	r2, [r7, #40]	; 0x28
   140ac:	ldr	r3, [r7, #44]	; 0x2c
   140b0:	ldr	r6, [r9, r5, lsl #3]!
   140b4:	str	r1, [sp, #20]
   140b8:	ldr	r4, [r9, #4]!
   140bc:	stm	sp, {r0, r8}
   140c0:	add	r0, sp, #8
   140c4:	stm	r0, {r1, r2, r3}
   140c8:	ldr	r2, [sp, #32]
   140cc:	ldr	r3, [sp, #36]	; 0x24
   140d0:	mov	r1, r6
   140d4:	mov	r0, r4
   140d8:	bl	12dc4 <ftello64@plt+0x18ec>
   140dc:	cmp	r6, r0
   140e0:	bhi	14144 <ftello64@plt+0x2c6c>
   140e4:	add	r6, r0, #1
   140e8:	movw	r0, #37336	; 0x91d8
   140ec:	movt	r0, #2
   140f0:	str	r6, [sl, r5, lsl #3]
   140f4:	cmp	r4, r0
   140f8:	beq	14104 <ftello64@plt+0x2c2c>
   140fc:	mov	r0, r4
   14100:	bl	16aa4 <ftello64@plt+0x55cc>
   14104:	mov	r0, r6
   14108:	bl	15ca8 <ftello64@plt+0x47d0>
   1410c:	str	r0, [r9]
   14110:	mov	r4, r0
   14114:	add	r3, sp, #8
   14118:	ldr	r0, [r7]
   1411c:	ldr	r1, [r7, #40]	; 0x28
   14120:	ldr	r2, [r7, #44]	; 0x2c
   14124:	stm	sp, {r0, r8}
   14128:	ldr	r0, [sp, #20]
   1412c:	stm	r3, {r0, r1, r2}
   14130:	ldr	r2, [sp, #32]
   14134:	ldr	r3, [sp, #36]	; 0x24
   14138:	mov	r0, r4
   1413c:	mov	r1, r6
   14140:	bl	12dc4 <ftello64@plt+0x18ec>
   14144:	ldr	r0, [sp, #28]
   14148:	ldr	r1, [sp, #24]
   1414c:	str	r1, [r0]
   14150:	mov	r0, r4
   14154:	sub	sp, fp, #28
   14158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1415c:	bl	114a8 <abort@plt>
   14160:	movw	r3, #37288	; 0x91a8
   14164:	movt	r3, #2
   14168:	b	13fc8 <ftello64@plt+0x2af0>
   1416c:	movw	r3, #37288	; 0x91a8
   14170:	mov	r1, r0
   14174:	mov	r0, #0
   14178:	mvn	r2, #0
   1417c:	movt	r3, #2
   14180:	b	13fc8 <ftello64@plt+0x2af0>
   14184:	movw	r3, #37288	; 0x91a8
   14188:	mov	r2, r1
   1418c:	mov	r1, r0
   14190:	mov	r0, #0
   14194:	movt	r3, #2
   14198:	b	13fc8 <ftello64@plt+0x2af0>
   1419c:	push	{fp, lr}
   141a0:	mov	fp, sp
   141a4:	sub	sp, sp, #48	; 0x30
   141a8:	vmov.i32	q8, #0	; 0x00000000
   141ac:	mov	ip, #32
   141b0:	mov	r3, sp
   141b4:	mov	lr, r2
   141b8:	cmp	r1, #10
   141bc:	add	r2, r3, #16
   141c0:	vst1.64	{d16-d17}, [r3], ip
   141c4:	vst1.64	{d16-d17}, [r2]
   141c8:	vst1.64	{d16-d17}, [r3]
   141cc:	beq	141ec <ftello64@plt+0x2d14>
   141d0:	str	r1, [sp]
   141d4:	mov	r3, sp
   141d8:	mov	r1, lr
   141dc:	mvn	r2, #0
   141e0:	bl	13fc8 <ftello64@plt+0x2af0>
   141e4:	mov	sp, fp
   141e8:	pop	{fp, pc}
   141ec:	bl	114a8 <abort@plt>
   141f0:	push	{r4, sl, fp, lr}
   141f4:	add	fp, sp, #8
   141f8:	sub	sp, sp, #48	; 0x30
   141fc:	vmov.i32	q8, #0	; 0x00000000
   14200:	mov	ip, r3
   14204:	mov	r3, sp
   14208:	mov	lr, #32
   1420c:	cmp	r1, #10
   14210:	add	r4, r3, #16
   14214:	vst1.64	{d16-d17}, [r3], lr
   14218:	vst1.64	{d16-d17}, [r4]
   1421c:	vst1.64	{d16-d17}, [r3]
   14220:	beq	14240 <ftello64@plt+0x2d68>
   14224:	str	r1, [sp]
   14228:	mov	r1, r2
   1422c:	mov	r3, sp
   14230:	mov	r2, ip
   14234:	bl	13fc8 <ftello64@plt+0x2af0>
   14238:	sub	sp, fp, #8
   1423c:	pop	{r4, sl, fp, pc}
   14240:	bl	114a8 <abort@plt>
   14244:	mov	r2, r1
   14248:	mov	r1, r0
   1424c:	mov	r0, #0
   14250:	b	1419c <ftello64@plt+0x2cc4>
   14254:	mov	r3, r2
   14258:	mov	r2, r1
   1425c:	mov	r1, r0
   14260:	mov	r0, #0
   14264:	b	141f0 <ftello64@plt+0x2d18>
   14268:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1426c:	add	fp, sp, #24
   14270:	sub	sp, sp, #48	; 0x30
   14274:	movw	r8, #37288	; 0x91a8
   14278:	mov	lr, r0
   1427c:	mov	r3, sp
   14280:	mov	ip, r1
   14284:	movt	r8, #2
   14288:	mov	r1, r3
   1428c:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   14290:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   14294:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   14298:	stm	r1, {r0, r4, r5, r6, r7, r9}
   1429c:	ubfx	r0, r2, #5, #3
   142a0:	and	r2, r2, #31
   142a4:	mov	r4, #1
   142a8:	add	r0, r3, r0, lsl #2
   142ac:	ldr	r1, [r0, #8]
   142b0:	bic	r4, r4, r1, lsr r2
   142b4:	eor	r1, r1, r4, lsl r2
   142b8:	mov	r2, ip
   142bc:	str	r1, [r0, #8]
   142c0:	mov	r0, #0
   142c4:	mov	r1, lr
   142c8:	bl	13fc8 <ftello64@plt+0x2af0>
   142cc:	sub	sp, fp, #24
   142d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   142d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   142d8:	add	fp, sp, #24
   142dc:	sub	sp, sp, #48	; 0x30
   142e0:	movw	lr, #37288	; 0x91a8
   142e4:	mov	ip, r0
   142e8:	mov	r3, sp
   142ec:	movt	lr, #2
   142f0:	mov	r2, r3
   142f4:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   142f8:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   142fc:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   14300:	stm	r2, {r0, r4, r5, r6, r7, r8}
   14304:	ubfx	r0, r1, #5, #3
   14308:	and	r1, r1, #31
   1430c:	mov	r7, #1
   14310:	add	r0, r3, r0, lsl #2
   14314:	ldr	r2, [r0, #8]
   14318:	bic	r7, r7, r2, lsr r1
   1431c:	eor	r1, r2, r7, lsl r1
   14320:	mvn	r2, #0
   14324:	str	r1, [r0, #8]
   14328:	mov	r0, #0
   1432c:	mov	r1, ip
   14330:	bl	13fc8 <ftello64@plt+0x2af0>
   14334:	sub	sp, fp, #24
   14338:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1433c:	push	{r4, r5, r6, r7, fp, lr}
   14340:	add	fp, sp, #16
   14344:	sub	sp, sp, #48	; 0x30
   14348:	movw	lr, #37288	; 0x91a8
   1434c:	mov	ip, r0
   14350:	mov	r3, sp
   14354:	movt	lr, #2
   14358:	mov	r2, r3
   1435c:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   14360:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   14364:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   14368:	stm	r2, {r0, r1, r4, r5, r6, r7}
   1436c:	mov	r1, ip
   14370:	mvn	r2, #0
   14374:	ldr	r0, [sp, #12]
   14378:	orr	r0, r0, #67108864	; 0x4000000
   1437c:	str	r0, [sp, #12]
   14380:	mov	r0, #0
   14384:	bl	13fc8 <ftello64@plt+0x2af0>
   14388:	sub	sp, fp, #16
   1438c:	pop	{r4, r5, r6, r7, fp, pc}
   14390:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14394:	add	fp, sp, #24
   14398:	sub	sp, sp, #48	; 0x30
   1439c:	movw	r8, #37288	; 0x91a8
   143a0:	mov	ip, r1
   143a4:	mov	lr, r0
   143a8:	mov	r3, sp
   143ac:	movt	r8, #2
   143b0:	mov	r2, r3
   143b4:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   143b8:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   143bc:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   143c0:	stm	r2, {r0, r1, r4, r5, r6, r7}
   143c4:	mov	r1, lr
   143c8:	mov	r2, ip
   143cc:	ldr	r0, [sp, #12]
   143d0:	orr	r0, r0, #67108864	; 0x4000000
   143d4:	str	r0, [sp, #12]
   143d8:	mov	r0, #0
   143dc:	bl	13fc8 <ftello64@plt+0x2af0>
   143e0:	sub	sp, fp, #24
   143e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   143e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   143ec:	add	fp, sp, #24
   143f0:	sub	sp, sp, #96	; 0x60
   143f4:	vmov.i32	q8, #0	; 0x00000000
   143f8:	mov	lr, sp
   143fc:	mov	ip, r2
   14400:	cmp	r1, #10
   14404:	add	r3, lr, #16
   14408:	mov	r2, lr
   1440c:	vst1.64	{d16-d17}, [r3]
   14410:	mov	r3, #28
   14414:	vst1.64	{d16-d17}, [r2], r3
   14418:	vst1.32	{d16-d17}, [r2]
   1441c:	beq	1445c <ftello64@plt+0x2f84>
   14420:	str	r1, [sp, #48]	; 0x30
   14424:	add	r3, sp, #48	; 0x30
   14428:	ldm	lr!, {r2, r4, r5, r6, r7}
   1442c:	add	r1, r3, #4
   14430:	stmia	r1!, {r2, r4, r5, r6, r7}
   14434:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   14438:	stm	r1, {r2, r4, r5, r6, r7, r8}
   1443c:	mvn	r2, #0
   14440:	ldr	r1, [sp, #60]	; 0x3c
   14444:	orr	r1, r1, #67108864	; 0x4000000
   14448:	str	r1, [sp, #60]	; 0x3c
   1444c:	mov	r1, ip
   14450:	bl	13fc8 <ftello64@plt+0x2af0>
   14454:	sub	sp, fp, #24
   14458:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1445c:	bl	114a8 <abort@plt>
   14460:	push	{fp, lr}
   14464:	mov	fp, sp
   14468:	sub	sp, sp, #8
   1446c:	mvn	ip, #0
   14470:	str	ip, [sp]
   14474:	bl	14480 <ftello64@plt+0x2fa8>
   14478:	mov	sp, fp
   1447c:	pop	{fp, pc}
   14480:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14484:	add	fp, sp, #24
   14488:	sub	sp, sp, #48	; 0x30
   1448c:	movw	ip, #37288	; 0x91a8
   14490:	mov	lr, r3
   14494:	mov	r3, sp
   14498:	cmp	r1, #0
   1449c:	movt	ip, #2
   144a0:	cmpne	r2, #0
   144a4:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   144a8:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   144ac:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   144b0:	stm	r3, {r4, r5, r6, r7, r8, r9}
   144b4:	mov	r3, #10
   144b8:	str	r3, [sp]
   144bc:	bne	144c4 <ftello64@plt+0x2fec>
   144c0:	bl	114a8 <abort@plt>
   144c4:	ldr	ip, [fp, #8]
   144c8:	str	r2, [sp, #44]	; 0x2c
   144cc:	str	r1, [sp, #40]	; 0x28
   144d0:	mov	r3, sp
   144d4:	mov	r1, lr
   144d8:	mov	r2, ip
   144dc:	bl	13fc8 <ftello64@plt+0x2af0>
   144e0:	sub	sp, fp, #24
   144e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   144e8:	push	{fp, lr}
   144ec:	mov	fp, sp
   144f0:	sub	sp, sp, #8
   144f4:	mov	r3, r2
   144f8:	mov	r2, r1
   144fc:	mov	r1, r0
   14500:	mvn	r0, #0
   14504:	str	r0, [sp]
   14508:	mov	r0, #0
   1450c:	bl	14480 <ftello64@plt+0x2fa8>
   14510:	mov	sp, fp
   14514:	pop	{fp, pc}
   14518:	push	{fp, lr}
   1451c:	mov	fp, sp
   14520:	sub	sp, sp, #8
   14524:	mov	ip, r2
   14528:	mov	r2, r1
   1452c:	mov	r1, r0
   14530:	str	r3, [sp]
   14534:	mov	r0, #0
   14538:	mov	r3, ip
   1453c:	bl	14480 <ftello64@plt+0x2fa8>
   14540:	mov	sp, fp
   14544:	pop	{fp, pc}
   14548:	movw	r3, #37184	; 0x9140
   1454c:	movt	r3, #2
   14550:	b	13fc8 <ftello64@plt+0x2af0>
   14554:	movw	r3, #37184	; 0x9140
   14558:	mov	r2, r1
   1455c:	mov	r1, r0
   14560:	mov	r0, #0
   14564:	movt	r3, #2
   14568:	b	13fc8 <ftello64@plt+0x2af0>
   1456c:	movw	r3, #37184	; 0x9140
   14570:	mvn	r2, #0
   14574:	movt	r3, #2
   14578:	b	13fc8 <ftello64@plt+0x2af0>
   1457c:	movw	r3, #37184	; 0x9140
   14580:	mov	r1, r0
   14584:	mov	r0, #0
   14588:	mvn	r2, #0
   1458c:	movt	r3, #2
   14590:	b	13fc8 <ftello64@plt+0x2af0>
   14594:	push	{r4, r5, fp, lr}
   14598:	add	fp, sp, #8
   1459c:	mov	r5, r0
   145a0:	mov	r4, r1
   145a4:	mov	r0, #0
   145a8:	mov	r2, #5
   145ac:	mov	r1, r5
   145b0:	bl	11274 <dcgettext@plt>
   145b4:	cmp	r0, r5
   145b8:	popne	{r4, r5, fp, pc}
   145bc:	bl	17a2c <ftello64@plt+0x6554>
   145c0:	ldrb	r1, [r0]
   145c4:	and	r1, r1, #223	; 0xdf
   145c8:	cmp	r1, #71	; 0x47
   145cc:	beq	14634 <ftello64@plt+0x315c>
   145d0:	cmp	r1, #85	; 0x55
   145d4:	bne	1468c <ftello64@plt+0x31b4>
   145d8:	ldrb	r1, [r0, #1]
   145dc:	and	r1, r1, #223	; 0xdf
   145e0:	cmp	r1, #84	; 0x54
   145e4:	bne	1468c <ftello64@plt+0x31b4>
   145e8:	ldrb	r1, [r0, #2]
   145ec:	and	r1, r1, #223	; 0xdf
   145f0:	cmp	r1, #70	; 0x46
   145f4:	bne	1468c <ftello64@plt+0x31b4>
   145f8:	ldrb	r1, [r0, #3]
   145fc:	cmp	r1, #45	; 0x2d
   14600:	bne	1468c <ftello64@plt+0x31b4>
   14604:	ldrb	r1, [r0, #4]
   14608:	cmp	r1, #56	; 0x38
   1460c:	bne	1468c <ftello64@plt+0x31b4>
   14610:	ldrb	r0, [r0, #5]
   14614:	cmp	r0, #0
   14618:	bne	1468c <ftello64@plt+0x31b4>
   1461c:	ldrb	r1, [r5]
   14620:	movw	r2, #34743	; 0x87b7
   14624:	movw	r0, #34747	; 0x87bb
   14628:	movt	r2, #1
   1462c:	movt	r0, #1
   14630:	b	146bc <ftello64@plt+0x31e4>
   14634:	ldrb	r1, [r0, #1]
   14638:	and	r1, r1, #223	; 0xdf
   1463c:	cmp	r1, #66	; 0x42
   14640:	bne	1468c <ftello64@plt+0x31b4>
   14644:	ldrb	r1, [r0, #2]
   14648:	cmp	r1, #49	; 0x31
   1464c:	bne	1468c <ftello64@plt+0x31b4>
   14650:	ldrb	r1, [r0, #3]
   14654:	cmp	r1, #56	; 0x38
   14658:	bne	1468c <ftello64@plt+0x31b4>
   1465c:	ldrb	r1, [r0, #4]
   14660:	cmp	r1, #48	; 0x30
   14664:	bne	1468c <ftello64@plt+0x31b4>
   14668:	ldrb	r1, [r0, #5]
   1466c:	cmp	r1, #51	; 0x33
   14670:	bne	1468c <ftello64@plt+0x31b4>
   14674:	ldrb	r1, [r0, #6]
   14678:	cmp	r1, #48	; 0x30
   1467c:	bne	1468c <ftello64@plt+0x31b4>
   14680:	ldrb	r0, [r0, #7]
   14684:	cmp	r0, #0
   14688:	beq	146a8 <ftello64@plt+0x31d0>
   1468c:	movw	r1, #34737	; 0x87b1
   14690:	movw	r0, #34741	; 0x87b5
   14694:	cmp	r4, #9
   14698:	movt	r1, #1
   1469c:	movt	r0, #1
   146a0:	moveq	r0, r1
   146a4:	pop	{r4, r5, fp, pc}
   146a8:	ldrb	r1, [r5]
   146ac:	movw	r2, #34751	; 0x87bf
   146b0:	movw	r0, #34755	; 0x87c3
   146b4:	movt	r2, #1
   146b8:	movt	r0, #1
   146bc:	cmp	r1, #96	; 0x60
   146c0:	moveq	r0, r2
   146c4:	pop	{r4, r5, fp, pc}
   146c8:	push	{r4, sl, fp, lr}
   146cc:	add	fp, sp, #8
   146d0:	mov	r4, r0
   146d4:	mov	r0, #24
   146d8:	bl	15c78 <ftello64@plt+0x47a0>
   146dc:	vmov.i32	q8, #0	; 0x00000000
   146e0:	mov	r1, r0
   146e4:	str	r4, [r1], #8
   146e8:	vst1.64	{d16-d17}, [r1]
   146ec:	pop	{r4, sl, fp, pc}
   146f0:	push	{r4, sl, fp, lr}
   146f4:	add	fp, sp, #8
   146f8:	bl	14c38 <ftello64@plt+0x3760>
   146fc:	cmp	r0, #0
   14700:	beq	14724 <ftello64@plt+0x324c>
   14704:	mov	r4, r0
   14708:	mov	r0, #24
   1470c:	bl	15c78 <ftello64@plt+0x47a0>
   14710:	vmov.i32	q8, #0	; 0x00000000
   14714:	mov	r1, r0
   14718:	str	r4, [r1], #8
   1471c:	vst1.64	{d16-d17}, [r1]
   14720:	pop	{r4, sl, fp, pc}
   14724:	mov	r0, #0
   14728:	pop	{r4, sl, fp, pc}
   1472c:	ldr	r0, [r0]
   14730:	bx	lr
   14734:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14738:	add	fp, sp, #28
   1473c:	sub	sp, sp, #60	; 0x3c
   14740:	ldr	r1, [r0]
   14744:	ldr	r9, [r0, #12]
   14748:	ldr	r7, [r0, #20]
   1474c:	mov	r5, r3
   14750:	mov	r6, r2
   14754:	mov	sl, #255	; 0xff
   14758:	str	r1, [sp, #8]
   1475c:	mov	r1, r0
   14760:	ldr	r8, [r0, #8]!
   14764:	ldr	r4, [r1, #16]!
   14768:	str	r0, [sp, #4]
   1476c:	adds	r0, r2, #1
   14770:	str	r0, [sp, #24]
   14774:	adc	r0, r3, #0
   14778:	str	r1, [sp]
   1477c:	str	r0, [sp, #20]
   14780:	subs	r0, r4, r6
   14784:	sbcs	r0, r7, r5
   14788:	bcs	147ec <ftello64@plt+0x3314>
   1478c:	mov	r2, #0
   14790:	mov	r0, r4
   14794:	mov	r1, r7
   14798:	lsl	r1, r1, #8
   1479c:	add	r2, r2, #1
   147a0:	orr	r1, r1, r0, lsr #24
   147a4:	orr	r0, sl, r0, lsl #8
   147a8:	subs	r3, r0, r6
   147ac:	sbcs	r3, r1, r5
   147b0:	bcc	14798 <ftello64@plt+0x32c0>
   147b4:	ldr	r0, [sp, #8]
   147b8:	sub	r1, fp, #36	; 0x24
   147bc:	bl	14db8 <ftello64@plt+0x38e0>
   147c0:	sub	r0, fp, #36	; 0x24
   147c4:	lsl	r1, r9, #8
   147c8:	orr	r9, r1, r8, lsr #24
   147cc:	ldrb	r1, [r0], #1
   147d0:	orr	r8, r1, r8, lsl #8
   147d4:	lsl	r1, r7, #8
   147d8:	orr	r7, r1, r4, lsr #24
   147dc:	orr	r4, sl, r4, lsl #8
   147e0:	subs	r1, r4, r6
   147e4:	sbcs	r1, r7, r5
   147e8:	bcc	147c4 <ftello64@plt+0x32ec>
   147ec:	eor	r0, r4, r6
   147f0:	eor	r1, r7, r5
   147f4:	orrs	r0, r0, r1
   147f8:	beq	148d4 <ftello64@plt+0x33fc>
   147fc:	str	r4, [fp, #-40]	; 0xffffffd8
   14800:	ldr	r4, [sp, #24]
   14804:	str	r7, [sp, #44]	; 0x2c
   14808:	ldr	r7, [sp, #20]
   1480c:	mov	r0, r8
   14810:	mov	r1, r9
   14814:	mov	r2, r4
   14818:	mov	r3, r7
   1481c:	bl	17de8 <ftello64@plt+0x6910>
   14820:	umull	r2, r3, r0, r4
   14824:	str	r0, [sp, #16]
   14828:	str	r1, [sp, #12]
   1482c:	str	r8, [sp, #40]	; 0x28
   14830:	str	r9, [sp, #36]	; 0x24
   14834:	mla	r0, r0, r7, r3
   14838:	mov	r3, r7
   1483c:	mla	r1, r1, r4, r0
   14840:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14844:	subs	r8, r8, r2
   14848:	sbc	r9, r9, r1
   1484c:	subs	r2, r0, r6
   14850:	ldr	r0, [sp, #44]	; 0x2c
   14854:	str	r2, [sp, #32]
   14858:	sbc	r1, r0, r5
   1485c:	mov	r0, r2
   14860:	mov	r2, r4
   14864:	str	r1, [sp, #28]
   14868:	bl	17de8 <ftello64@plt+0x6910>
   1486c:	umull	r2, r3, r0, r4
   14870:	mov	ip, r1
   14874:	mla	r3, r0, r7, r3
   14878:	mla	r3, r1, r4, r3
   1487c:	ldr	r1, [sp, #32]
   14880:	subs	r2, r1, r2
   14884:	ldr	r1, [sp, #28]
   14888:	sbc	r3, r1, r3
   1488c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14890:	subs	r4, r2, #1
   14894:	sbc	r7, r3, #0
   14898:	subs	r2, r1, r2
   1489c:	ldr	r1, [sp, #44]	; 0x2c
   148a0:	sbc	r3, r1, r3
   148a4:	ldr	r1, [sp, #40]	; 0x28
   148a8:	subs	r2, r2, r1
   148ac:	ldr	r1, [sp, #36]	; 0x24
   148b0:	sbcs	r2, r3, r1
   148b4:	bcc	14780 <ftello64@plt+0x32a8>
   148b8:	ldr	r2, [sp, #4]
   148bc:	ldr	r3, [sp, #16]
   148c0:	ldr	r7, [sp, #12]
   148c4:	stm	r2, {r3, r7}
   148c8:	ldr	r2, [sp]
   148cc:	stm	r2, {r0, ip}
   148d0:	b	148e0 <ftello64@plt+0x3408>
   148d4:	ldr	r0, [sp, #4]
   148d8:	vmov.i32	q8, #0	; 0x00000000
   148dc:	vst1.64	{d16-d17}, [r0]
   148e0:	mov	r0, r8
   148e4:	mov	r1, r9
   148e8:	sub	sp, fp, #28
   148ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148f0:	push	{r4, sl, fp, lr}
   148f4:	add	fp, sp, #8
   148f8:	mov	r1, #24
   148fc:	mvn	r2, #0
   14900:	mov	r4, r0
   14904:	bl	1143c <__explicit_bzero_chk@plt>
   14908:	mov	r0, r4
   1490c:	pop	{r4, sl, fp, lr}
   14910:	b	16aa4 <ftello64@plt+0x55cc>
   14914:	push	{r4, r5, r6, r7, fp, lr}
   14918:	add	fp, sp, #16
   1491c:	mov	r4, r0
   14920:	ldr	r0, [r0]
   14924:	bl	14f0c <ftello64@plt+0x3a34>
   14928:	mov	r5, r0
   1492c:	bl	113ac <__errno_location@plt>
   14930:	ldr	r7, [r0]
   14934:	mov	r6, r0
   14938:	mov	r0, r4
   1493c:	mov	r1, #24
   14940:	mvn	r2, #0
   14944:	bl	1143c <__explicit_bzero_chk@plt>
   14948:	mov	r0, r4
   1494c:	bl	16aa4 <ftello64@plt+0x55cc>
   14950:	mov	r0, r5
   14954:	str	r7, [r6]
   14958:	pop	{r4, r5, r6, r7, fp, pc}
   1495c:	clz	r2, r1
   14960:	cmp	r1, #0
   14964:	mov	r3, #7
   14968:	rsbne	r1, r2, #32
   1496c:	asr	r2, r1, #31
   14970:	mul	r2, r2, r0
   14974:	umlal	r3, r2, r1, r0
   14978:	lsr	r0, r3, #3
   1497c:	orr	r0, r0, r2, lsl #29
   14980:	bx	lr
   14984:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14988:	add	fp, sp, #28
   1498c:	sub	sp, sp, #36	; 0x24
   14990:	cmp	r1, #0
   14994:	beq	149d8 <ftello64@plt+0x3500>
   14998:	mov	r6, r2
   1499c:	mov	r9, r1
   149a0:	mov	r5, r0
   149a4:	cmp	r1, #1
   149a8:	bne	149e0 <ftello64@plt+0x3508>
   149ac:	mov	r0, #4
   149b0:	bl	15c78 <ftello64@plt+0x47a0>
   149b4:	mov	r4, r0
   149b8:	mov	r0, #0
   149bc:	subs	r2, r6, #1
   149c0:	sbc	r3, r0, #0
   149c4:	mov	r0, r5
   149c8:	bl	14734 <ftello64@plt+0x325c>
   149cc:	str	r0, [r4]
   149d0:	mov	r0, r4
   149d4:	b	14c04 <ftello64@plt+0x372c>
   149d8:	mov	r7, #0
   149dc:	b	14c00 <ftello64@plt+0x3728>
   149e0:	cmp	r6, #131072	; 0x20000
   149e4:	bcc	14a40 <ftello64@plt+0x3568>
   149e8:	udiv	r0, r6, r9
   149ec:	cmp	r0, #31
   149f0:	bls	14a68 <ftello64@plt+0x3590>
   149f4:	movw	r0, #27300	; 0x6aa4
   149f8:	movw	r2, #19472	; 0x4c10
   149fc:	movw	r3, #19488	; 0x4c20
   14a00:	mov	r1, #0
   14a04:	movt	r0, #1
   14a08:	movt	r2, #1
   14a0c:	movt	r3, #1
   14a10:	str	r0, [sp]
   14a14:	lsl	r0, r9, #1
   14a18:	bl	16f5c <ftello64@plt+0x5a84>
   14a1c:	cmp	r0, #0
   14a20:	beq	14c0c <ftello64@plt+0x3734>
   14a24:	mov	r4, r0
   14a28:	mov	r0, r9
   14a2c:	mov	r1, #4
   14a30:	bl	15d48 <ftello64@plt+0x4870>
   14a34:	mov	r7, r0
   14a38:	mov	r0, #1
   14a3c:	b	14a60 <ftello64@plt+0x3588>
   14a40:	mov	r0, r6
   14a44:	mov	r1, #4
   14a48:	bl	15d48 <ftello64@plt+0x4870>
   14a4c:	mov	r7, r0
   14a50:	cmp	r6, #0
   14a54:	bne	14a78 <ftello64@plt+0x35a0>
   14a58:	mov	r4, #0
   14a5c:	mov	r0, #0
   14a60:	str	r0, [sp, #16]
   14a64:	b	14aa0 <ftello64@plt+0x35c8>
   14a68:	mov	r0, r6
   14a6c:	mov	r1, #4
   14a70:	bl	15d48 <ftello64@plt+0x4870>
   14a74:	mov	r7, r0
   14a78:	mov	r0, #0
   14a7c:	str	r0, [r7, r0, lsl #2]
   14a80:	add	r0, r0, #1
   14a84:	cmp	r6, r0
   14a88:	bne	14a7c <ftello64@plt+0x35a4>
   14a8c:	mov	r0, #0
   14a90:	mov	r4, #0
   14a94:	cmp	r9, #0
   14a98:	str	r0, [sp, #16]
   14a9c:	beq	14bec <ftello64@plt+0x3714>
   14aa0:	mov	r3, #0
   14aa4:	mov	r8, #0
   14aa8:	str	r9, [sp, #12]
   14aac:	str	r5, [sp, #8]
   14ab0:	str	r7, [sp, #4]
   14ab4:	subs	r2, r6, #1
   14ab8:	mov	r0, r5
   14abc:	sbc	r3, r3, #0
   14ac0:	bl	14734 <ftello64@plt+0x325c>
   14ac4:	mov	r2, r5
   14ac8:	add	r5, r8, r0
   14acc:	ldr	r0, [sp, #16]
   14ad0:	mov	sl, #0
   14ad4:	cmp	r0, #0
   14ad8:	beq	14b3c <ftello64@plt+0x3664>
   14adc:	mov	r0, r4
   14ae0:	add	r1, sp, #28
   14ae4:	str	sl, [sp, #32]
   14ae8:	str	r8, [sp, #28]
   14aec:	bl	17918 <ftello64@plt+0x6440>
   14af0:	mov	r9, r0
   14af4:	mov	r0, r4
   14af8:	add	r1, sp, #20
   14afc:	str	sl, [sp, #24]
   14b00:	str	r5, [sp, #20]
   14b04:	mov	r7, r4
   14b08:	bl	17918 <ftello64@plt+0x6440>
   14b0c:	mov	sl, r0
   14b10:	cmp	r9, #0
   14b14:	bne	14b2c <ftello64@plt+0x3654>
   14b18:	mov	r0, #8
   14b1c:	bl	15c78 <ftello64@plt+0x47a0>
   14b20:	mov	r9, r0
   14b24:	str	r8, [r0]
   14b28:	str	r8, [r0, #4]
   14b2c:	cmp	sl, #0
   14b30:	beq	14b58 <ftello64@plt+0x3680>
   14b34:	ldr	r5, [sl, #4]
   14b38:	b	14b6c <ftello64@plt+0x3694>
   14b3c:	ldr	r0, [r7, r8, lsl #2]
   14b40:	ldr	r1, [r7, r5, lsl #2]
   14b44:	mov	r3, #0
   14b48:	str	r1, [r7, r8, lsl #2]
   14b4c:	str	r0, [r7, r5, lsl #2]
   14b50:	mov	r5, r2
   14b54:	b	14bc4 <ftello64@plt+0x36ec>
   14b58:	mov	r0, #8
   14b5c:	bl	15c78 <ftello64@plt+0x47a0>
   14b60:	mov	sl, r0
   14b64:	str	r5, [r0]
   14b68:	str	r5, [r0, #4]
   14b6c:	ldr	r0, [r9, #4]
   14b70:	str	r5, [r9, #4]
   14b74:	mov	r1, r9
   14b78:	mov	r4, r7
   14b7c:	str	r0, [sl, #4]
   14b80:	mov	r0, r7
   14b84:	bl	178d8 <ftello64@plt+0x6400>
   14b88:	cmp	r0, #0
   14b8c:	beq	14c0c <ftello64@plt+0x3734>
   14b90:	mov	r0, r4
   14b94:	mov	r1, sl
   14b98:	bl	178d8 <ftello64@plt+0x6400>
   14b9c:	cmp	r0, #0
   14ba0:	mov	r3, #0
   14ba4:	beq	14c0c <ftello64@plt+0x3734>
   14ba8:	ldr	r0, [r9, #4]
   14bac:	ldr	r1, [sp, #4]
   14bb0:	ldr	r5, [sp, #8]
   14bb4:	ldr	r9, [sp, #12]
   14bb8:	mov	r4, r7
   14bbc:	str	r0, [r1, r8, lsl #2]
   14bc0:	mov	r7, r1
   14bc4:	add	r8, r8, #1
   14bc8:	sub	r6, r6, #1
   14bcc:	cmp	r9, r8
   14bd0:	bne	14ab4 <ftello64@plt+0x35dc>
   14bd4:	ldr	r0, [sp, #16]
   14bd8:	cmp	r0, #0
   14bdc:	beq	14bec <ftello64@plt+0x3714>
   14be0:	mov	r0, r4
   14be4:	bl	17288 <ftello64@plt+0x5db0>
   14be8:	b	14c00 <ftello64@plt+0x3728>
   14bec:	mov	r0, r7
   14bf0:	mov	r1, r9
   14bf4:	mov	r2, #4
   14bf8:	bl	15c3c <ftello64@plt+0x4764>
   14bfc:	mov	r7, r0
   14c00:	mov	r0, r7
   14c04:	sub	sp, fp, #28
   14c08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c0c:	bl	160a4 <ftello64@plt+0x4bcc>
   14c10:	ldr	r0, [r0]
   14c14:	udiv	r2, r0, r1
   14c18:	mls	r0, r2, r1, r0
   14c1c:	bx	lr
   14c20:	ldr	r1, [r1]
   14c24:	ldr	r0, [r0]
   14c28:	sub	r0, r0, r1
   14c2c:	clz	r0, r0
   14c30:	lsr	r0, r0, #5
   14c34:	bx	lr
   14c38:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14c3c:	add	fp, sp, #24
   14c40:	cmp	r1, #0
   14c44:	beq	14c7c <ftello64@plt+0x37a4>
   14c48:	mov	r5, r1
   14c4c:	mov	r6, r0
   14c50:	cmp	r0, #0
   14c54:	beq	14ca0 <ftello64@plt+0x37c8>
   14c58:	movw	r1, #34844	; 0x881c
   14c5c:	mov	r0, r6
   14c60:	movt	r1, #1
   14c64:	bl	169f8 <ftello64@plt+0x5520>
   14c68:	mov	r7, r0
   14c6c:	cmp	r0, #0
   14c70:	bne	14ca4 <ftello64@plt+0x37cc>
   14c74:	mov	r9, #0
   14c78:	b	14d4c <ftello64@plt+0x3874>
   14c7c:	movw	r0, #2076	; 0x81c
   14c80:	bl	15c78 <ftello64@plt+0x47a0>
   14c84:	movw	r1, #20240	; 0x4f10
   14c88:	mov	r9, r0
   14c8c:	mov	r0, #0
   14c90:	movt	r1, #1
   14c94:	stm	r9, {r0, r1}
   14c98:	str	r0, [r9, #8]
   14c9c:	b	14d4c <ftello64@plt+0x3874>
   14ca0:	mov	r7, #0
   14ca4:	movw	r0, #2076	; 0x81c
   14ca8:	bl	15c78 <ftello64@plt+0x47a0>
   14cac:	mov	r9, r0
   14cb0:	movw	r0, #20240	; 0x4f10
   14cb4:	cmp	r7, #0
   14cb8:	movt	r0, #1
   14cbc:	str	r7, [r9]
   14cc0:	stmib	r9, {r0, r6}
   14cc4:	beq	14ce8 <ftello64@plt+0x3810>
   14cc8:	cmp	r5, #2048	; 0x800
   14ccc:	add	r1, r9, #12
   14cd0:	mov	r0, r7
   14cd4:	mov	r2, #0
   14cd8:	movcs	r5, #2048	; 0x800
   14cdc:	mov	r3, r5
   14ce0:	bl	113c4 <setvbuf@plt>
   14ce4:	b	14d4c <ftello64@plt+0x3874>
   14ce8:	cmp	r5, #1024	; 0x400
   14cec:	mov	r0, #0
   14cf0:	add	r8, r9, #16
   14cf4:	movcs	r5, #1024	; 0x400
   14cf8:	str	r0, [r9, #12]
   14cfc:	cmp	r5, #1
   14d00:	blt	14d44 <ftello64@plt+0x386c>
   14d04:	add	r6, r8, r5
   14d08:	mov	r5, r8
   14d0c:	sub	r1, r6, r5
   14d10:	mov	r0, r5
   14d14:	mov	r2, #0
   14d18:	bl	11484 <getrandom@plt>
   14d1c:	cmp	r0, #0
   14d20:	bmi	14d2c <ftello64@plt+0x3854>
   14d24:	add	r5, r5, r0
   14d28:	b	14d3c <ftello64@plt+0x3864>
   14d2c:	bl	113ac <__errno_location@plt>
   14d30:	ldr	r4, [r0]
   14d34:	cmp	r4, #4
   14d38:	bne	14d54 <ftello64@plt+0x387c>
   14d3c:	cmp	r5, r6
   14d40:	bcc	14d0c <ftello64@plt+0x3834>
   14d44:	mov	r0, r8
   14d48:	bl	151c4 <ftello64@plt+0x3cec>
   14d4c:	mov	r0, r9
   14d50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14d54:	mov	r7, r0
   14d58:	mov	r0, r9
   14d5c:	bl	14d68 <ftello64@plt+0x3890>
   14d60:	str	r4, [r7]
   14d64:	b	14c74 <ftello64@plt+0x379c>
   14d68:	push	{r4, r5, fp, lr}
   14d6c:	add	fp, sp, #8
   14d70:	ldr	r4, [r0]
   14d74:	movw	r1, #2076	; 0x81c
   14d78:	mvn	r2, #0
   14d7c:	mov	r5, r0
   14d80:	bl	1143c <__explicit_bzero_chk@plt>
   14d84:	mov	r0, r5
   14d88:	bl	16aa4 <ftello64@plt+0x55cc>
   14d8c:	cmp	r4, #0
   14d90:	beq	14da0 <ftello64@plt+0x38c8>
   14d94:	mov	r0, r4
   14d98:	pop	{r4, r5, fp, lr}
   14d9c:	b	12728 <ftello64@plt+0x1250>
   14da0:	mov	r0, #0
   14da4:	pop	{r4, r5, fp, pc}
   14da8:	str	r1, [r0, #4]
   14dac:	bx	lr
   14db0:	str	r1, [r0, #8]
   14db4:	bx	lr
   14db8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14dbc:	add	fp, sp, #28
   14dc0:	sub	sp, sp, #4
   14dc4:	ldr	r3, [r0]
   14dc8:	mov	r6, r2
   14dcc:	mov	r5, r1
   14dd0:	mov	sl, r0
   14dd4:	cmp	r3, #0
   14dd8:	beq	14e50 <ftello64@plt+0x3978>
   14ddc:	mov	r0, r5
   14de0:	mov	r1, #1
   14de4:	mov	r2, r6
   14de8:	bl	11478 <fread_unlocked@plt>
   14dec:	mov	r4, r0
   14df0:	sub	r6, r6, r0
   14df4:	bl	113ac <__errno_location@plt>
   14df8:	cmp	r6, #0
   14dfc:	beq	14efc <ftello64@plt+0x3a24>
   14e00:	mov	r8, r0
   14e04:	ldr	r0, [sl]
   14e08:	ldr	r7, [r8]
   14e0c:	bl	112f8 <ferror_unlocked@plt>
   14e10:	cmp	r0, #0
   14e14:	moveq	r7, r0
   14e18:	str	r7, [r8]
   14e1c:	ldr	r1, [sl, #4]
   14e20:	ldr	r0, [sl, #8]
   14e24:	blx	r1
   14e28:	ldr	r3, [sl]
   14e2c:	add	r5, r5, r4
   14e30:	mov	r1, #1
   14e34:	mov	r2, r6
   14e38:	mov	r0, r5
   14e3c:	bl	11478 <fread_unlocked@plt>
   14e40:	mov	r4, r0
   14e44:	subs	r6, r6, r0
   14e48:	bne	14e04 <ftello64@plt+0x392c>
   14e4c:	b	14efc <ftello64@plt+0x3a24>
   14e50:	ldr	r7, [sl, #12]
   14e54:	movw	r0, #1052	; 0x41c
   14e58:	add	r9, sl, r0
   14e5c:	sub	r0, r9, r7
   14e60:	cmp	r7, r6
   14e64:	add	r1, r0, #1024	; 0x400
   14e68:	bcs	14ee0 <ftello64@plt+0x3a08>
   14e6c:	add	r8, sl, #16
   14e70:	mov	r0, r5
   14e74:	mov	r2, r7
   14e78:	bl	11238 <memcpy@plt>
   14e7c:	add	r5, r5, r7
   14e80:	sub	r6, r6, r7
   14e84:	tst	r5, #3
   14e88:	beq	14ec4 <ftello64@plt+0x39ec>
   14e8c:	mov	r0, r8
   14e90:	mov	r1, r9
   14e94:	bl	14f80 <ftello64@plt+0x3aa8>
   14e98:	mov	r7, #1024	; 0x400
   14e9c:	cmp	r6, #1024	; 0x400
   14ea0:	mov	r1, r9
   14ea4:	bhi	14e70 <ftello64@plt+0x3998>
   14ea8:	b	14ee4 <ftello64@plt+0x3a0c>
   14eac:	mov	r0, r8
   14eb0:	mov	r1, r5
   14eb4:	bl	14f80 <ftello64@plt+0x3aa8>
   14eb8:	subs	r6, r6, #1024	; 0x400
   14ebc:	add	r5, r5, #1024	; 0x400
   14ec0:	beq	14f04 <ftello64@plt+0x3a2c>
   14ec4:	cmp	r6, #1024	; 0x400
   14ec8:	bcs	14eac <ftello64@plt+0x39d4>
   14ecc:	mov	r0, r8
   14ed0:	mov	r1, r9
   14ed4:	bl	14f80 <ftello64@plt+0x3aa8>
   14ed8:	mov	r7, #1024	; 0x400
   14edc:	b	14ee4 <ftello64@plt+0x3a0c>
   14ee0:	mov	r9, r1
   14ee4:	mov	r0, r5
   14ee8:	mov	r1, r9
   14eec:	mov	r2, r6
   14ef0:	bl	11238 <memcpy@plt>
   14ef4:	sub	r0, r7, r6
   14ef8:	str	r0, [sl, #12]
   14efc:	sub	sp, fp, #28
   14f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f04:	mov	r0, #0
   14f08:	b	14ef8 <ftello64@plt+0x3a20>
   14f0c:	b	14d68 <ftello64@plt+0x3890>
   14f10:	push	{fp, lr}
   14f14:	mov	fp, sp
   14f18:	cmp	r0, #0
   14f1c:	beq	14f7c <ftello64@plt+0x3aa4>
   14f20:	mov	r4, r0
   14f24:	movw	r0, #37164	; 0x912c
   14f28:	movt	r0, #2
   14f2c:	ldr	r5, [r0]
   14f30:	bl	113ac <__errno_location@plt>
   14f34:	ldr	r6, [r0]
   14f38:	movw	r0, #34847	; 0x881f
   14f3c:	movw	r1, #34863	; 0x882f
   14f40:	mov	r2, #5
   14f44:	movt	r0, #1
   14f48:	movt	r1, #1
   14f4c:	cmp	r6, #0
   14f50:	moveq	r1, r0
   14f54:	mov	r0, #0
   14f58:	bl	11274 <dcgettext@plt>
   14f5c:	mov	r7, r0
   14f60:	mov	r0, r4
   14f64:	bl	1457c <ftello64@plt+0x30a4>
   14f68:	mov	r3, r0
   14f6c:	mov	r0, r5
   14f70:	mov	r1, r6
   14f74:	mov	r2, r7
   14f78:	bl	11310 <error@plt>
   14f7c:	bl	114a8 <abort@plt>
   14f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f84:	add	fp, sp, #28
   14f88:	sub	sp, sp, #8
   14f8c:	ldr	r7, [r0, #1032]	; 0x408
   14f90:	ldr	r2, [r0, #1028]	; 0x404
   14f94:	ldr	r3, [r0, #1024]	; 0x400
   14f98:	add	ip, r0, #512	; 0x200
   14f9c:	mov	r8, #0
   14fa0:	add	r7, r7, #1
   14fa4:	add	r6, r7, r2
   14fa8:	str	r7, [r0, #1032]	; 0x408
   14fac:	mov	r7, r0
   14fb0:	eor	r3, r3, r3, lsl #13
   14fb4:	ldr	r4, [r7, r8]!
   14fb8:	ldr	r2, [r7, #512]	; 0x200
   14fbc:	and	r5, r4, #1020	; 0x3fc
   14fc0:	ldr	r5, [r0, r5]
   14fc4:	add	r2, r3, r2
   14fc8:	add	r3, r2, r6
   14fcc:	eor	r2, r2, r2, lsr #6
   14fd0:	add	r3, r3, r5
   14fd4:	str	r3, [r7]
   14fd8:	ubfx	r3, r3, #10, #8
   14fdc:	ldr	r3, [r0, r3, lsl #2]
   14fe0:	add	r3, r3, r4
   14fe4:	mov	r4, r1
   14fe8:	str	r3, [r4, r8]!
   14fec:	add	r8, r8, #16
   14ff0:	ldr	r5, [r7, #516]	; 0x204
   14ff4:	ldr	r6, [r7, #4]
   14ff8:	add	lr, r0, r8
   14ffc:	cmp	lr, ip
   15000:	add	r2, r5, r2
   15004:	and	r5, r6, #1020	; 0x3fc
   15008:	ldr	r5, [r0, r5]
   1500c:	add	r3, r2, r3
   15010:	eor	r2, r2, r2, lsl #2
   15014:	add	r3, r3, r5
   15018:	str	r3, [r7, #4]
   1501c:	ubfx	r3, r3, #10, #8
   15020:	ldr	r3, [r0, r3, lsl #2]
   15024:	add	r3, r3, r6
   15028:	str	r3, [r4, #4]
   1502c:	ldr	r5, [r7, #520]	; 0x208
   15030:	ldr	r6, [r7, #8]
   15034:	add	r2, r5, r2
   15038:	and	r5, r6, #1020	; 0x3fc
   1503c:	ldr	r5, [r0, r5]
   15040:	add	r3, r2, r3
   15044:	eor	r2, r2, r2, lsr #16
   15048:	add	r3, r3, r5
   1504c:	str	r3, [r7, #8]
   15050:	ubfx	r3, r3, #10, #8
   15054:	ldr	r3, [r0, r3, lsl #2]
   15058:	add	r6, r3, r6
   1505c:	str	r6, [r4, #8]
   15060:	ldr	r3, [r7, #524]	; 0x20c
   15064:	ldr	r5, [r7, #12]
   15068:	add	r3, r3, r2
   1506c:	add	r2, r3, r6
   15070:	and	r6, r5, #1020	; 0x3fc
   15074:	ldr	r6, [r0, r6]
   15078:	add	r2, r2, r6
   1507c:	str	r2, [r7, #12]
   15080:	ubfx	r2, r2, #10, #8
   15084:	ldr	r2, [r0, r2, lsl #2]
   15088:	add	r6, r2, r5
   1508c:	str	r6, [r4, #12]
   15090:	bcc	14fac <ftello64@plt+0x3ad4>
   15094:	add	r2, r1, r8
   15098:	mov	r5, #0
   1509c:	str	r2, [sp, #4]
   150a0:	add	r2, r0, #1024	; 0x400
   150a4:	str	r2, [sp]
   150a8:	ldr	r2, [lr, r5]
   150ac:	eor	r3, r3, r3, lsl #13
   150b0:	and	r7, r2, #1020	; 0x3fc
   150b4:	ldr	sl, [r0, r7]
   150b8:	add	r7, lr, r5
   150bc:	ldr	r4, [r7, #-512]	; 0xfffffe00
   150c0:	add	r3, r3, r4
   150c4:	add	r4, r3, r6
   150c8:	eor	r3, r3, r3, lsr #6
   150cc:	add	r4, r4, sl
   150d0:	str	r4, [lr, r5]
   150d4:	ubfx	r4, r4, #10, #8
   150d8:	ldr	r6, [sp, #4]
   150dc:	ldr	r4, [r0, r4, lsl #2]
   150e0:	add	r2, r4, r2
   150e4:	str	r2, [r6, r5]
   150e8:	ldr	r4, [r7, #-508]	; 0xfffffe04
   150ec:	add	r3, r4, r3
   150f0:	add	r4, r0, r5
   150f4:	add	r6, r4, r8
   150f8:	add	sl, r3, r2
   150fc:	ldr	r4, [r6, #4]
   15100:	and	r2, r4, #1020	; 0x3fc
   15104:	ldr	r2, [r0, r2]
   15108:	add	r2, sl, r2
   1510c:	eor	sl, r3, r3, lsl #2
   15110:	str	r2, [r6, #4]
   15114:	ubfx	r2, r2, #10, #8
   15118:	ldr	r2, [r0, r2, lsl #2]
   1511c:	add	r2, r2, r4
   15120:	add	r4, r1, r5
   15124:	add	ip, r4, r8
   15128:	str	r2, [ip, #4]
   1512c:	ldr	r3, [r7, #-504]	; 0xfffffe08
   15130:	add	r3, r3, sl
   15134:	add	sl, r3, r2
   15138:	ldr	r2, [r7, #8]
   1513c:	eor	r3, r3, r3, lsr #16
   15140:	and	r9, r2, #1020	; 0x3fc
   15144:	ldr	r4, [r0, r9]
   15148:	add	r4, sl, r4
   1514c:	str	r4, [r7, #8]
   15150:	ubfx	r4, r4, #10, #8
   15154:	ldr	r4, [r0, r4, lsl #2]
   15158:	add	r2, r4, r2
   1515c:	str	r2, [ip, #8]
   15160:	mov	ip, r1
   15164:	ldr	r4, [r7, #-500]	; 0xfffffe0c
   15168:	add	r3, r4, r3
   1516c:	ldr	r4, [r6, #12]
   15170:	add	r2, r3, r2
   15174:	and	r1, r4, #1020	; 0x3fc
   15178:	ldr	r1, [r0, r1]
   1517c:	add	r1, r2, r1
   15180:	str	r1, [r6, #12]
   15184:	ubfx	r1, r1, #10, #8
   15188:	ldr	r2, [sp]
   1518c:	ldr	r1, [r0, r1, lsl #2]
   15190:	add	r6, r1, r4
   15194:	ldr	r1, [sp, #4]
   15198:	add	r1, r1, r5
   1519c:	add	r5, r5, #16
   151a0:	str	r6, [r1, #12]
   151a4:	add	r1, r7, #16
   151a8:	cmp	r1, r2
   151ac:	mov	r1, ip
   151b0:	bcc	150a8 <ftello64@plt+0x3bd0>
   151b4:	str	r3, [r0, #1024]	; 0x400
   151b8:	str	r6, [r0, #1028]	; 0x404
   151bc:	sub	sp, fp, #28
   151c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151c8:	add	fp, sp, #28
   151cc:	sub	sp, sp, #28
   151d0:	str	r0, [sp, #20]
   151d4:	add	r7, r0, #28
   151d8:	movw	r0, #19064	; 0x4a78
   151dc:	movw	r6, #57178	; 0xdf5a
   151e0:	movw	r5, #89	; 0x59
   151e4:	movw	r1, #15947	; 0x3e4b
   151e8:	movw	sl, #6872	; 0x1ad8
   151ec:	movw	r8, #15433	; 0x3c49
   151f0:	movw	lr, #37145	; 0x9119
   151f4:	mov	r9, #0
   151f8:	movt	r0, #55594	; 0xd92a
   151fc:	movt	r6, #4967	; 0x1367
   15200:	movt	r5, #38361	; 0x95d9
   15204:	movt	r1, #49942	; 0xc316
   15208:	movt	sl, #3906	; 0xf42
   1520c:	movt	r8, #42266	; 0xa51a
   15210:	movt	lr, #12384	; 0x3060
   15214:	str	r0, [sp, #16]
   15218:	movw	r0, #59931	; 0xea1b
   1521c:	movt	r0, #50415	; 0xc4ef
   15220:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15224:	str	r0, [sp, #24]
   15228:	ldr	r0, [r7]
   1522c:	str	lr, [sp, #4]
   15230:	add	r6, r3, r6
   15234:	ldr	r3, [sp, #20]
   15238:	str	r0, [sp, #12]
   1523c:	add	r3, r3, r9, lsl #2
   15240:	add	r9, r9, #8
   15244:	cmp	r9, #256	; 0x100
   15248:	ldmib	r3, {r2, lr}
   1524c:	ldr	r0, [r3, #12]
   15250:	add	r4, lr, r1
   15254:	ldr	ip, [r3, #16]
   15258:	add	r5, r2, r5
   1525c:	eor	r6, r6, r5, lsl #11
   15260:	add	r2, r0, sl
   15264:	add	r5, r4, r5
   15268:	add	r2, r2, r6
   1526c:	str	r6, [sp, #8]
   15270:	add	r6, r2, r4
   15274:	eor	r4, r5, r4, lsr #2
   15278:	eor	r0, r6, r2, lsl #8
   1527c:	ldr	r6, [r3, #20]
   15280:	str	r4, [sp]
   15284:	add	r1, r6, r8
   15288:	ldr	r6, [sp, #16]
   1528c:	add	r1, r1, r0
   15290:	add	r5, ip, r6
   15294:	add	r5, r5, r4
   15298:	ldr	r4, [sp, #4]
   1529c:	add	r2, r5, r2
   152a0:	add	r6, r1, r5
   152a4:	eor	sl, r2, r5, lsr #16
   152a8:	ldr	r5, [r3, #24]
   152ac:	ldr	r2, [sp, #24]
   152b0:	eor	ip, r6, r1, lsl #10
   152b4:	ldr	r6, [sp, #12]
   152b8:	str	ip, [sp, #16]
   152bc:	add	r5, r5, r2
   152c0:	add	r6, r6, r4
   152c4:	ldr	r2, [sp]
   152c8:	add	r5, r5, sl
   152cc:	add	r6, r6, ip
   152d0:	add	r1, r5, r1
   152d4:	eor	r8, r1, r5, lsr #4
   152d8:	ldr	r1, [sp, #8]
   152dc:	add	r5, r6, r5
   152e0:	add	r4, r8, r1
   152e4:	add	r1, r4, r6
   152e8:	eor	lr, r1, r4, lsr #9
   152ec:	add	r1, lr, r0
   152f0:	eor	r0, r5, r6, lsl #8
   152f4:	add	r5, r0, r2
   152f8:	add	r6, r5, r4
   152fc:	str	r6, [r7, #-28]	; 0xffffffe4
   15300:	str	r5, [r3, #4]
   15304:	str	r1, [r3, #8]
   15308:	str	sl, [r3, #12]
   1530c:	str	ip, [r3, #16]
   15310:	str	r8, [r3, #20]
   15314:	str	r0, [r3, #24]
   15318:	str	lr, [r7]
   1531c:	add	r7, r7, #32
   15320:	bcc	15220 <ftello64@plt+0x3d48>
   15324:	ldr	r3, [sp, #20]
   15328:	ldr	r9, [sp, #16]
   1532c:	mov	r4, #0
   15330:	add	r7, r3, #28
   15334:	str	r0, [sp, #24]
   15338:	ldr	r0, [r7]
   1533c:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15340:	str	r0, [sp, #16]
   15344:	add	r0, r3, r6
   15348:	str	r0, [sp, #12]
   1534c:	ldr	r0, [sp, #20]
   15350:	add	r3, r0, r4, lsl #2
   15354:	add	r4, r4, #8
   15358:	cmp	r4, #256	; 0x100
   1535c:	ldr	r2, [r3, #16]
   15360:	ldmib	r3, {r6, ip}
   15364:	ldr	r0, [r3, #12]
   15368:	add	r1, ip, r1
   1536c:	add	r5, r6, r5
   15370:	str	r2, [sp, #8]
   15374:	ldr	r2, [sp, #12]
   15378:	add	r0, r0, sl
   1537c:	eor	r2, r2, r5, lsl #11
   15380:	add	r0, r0, r2
   15384:	str	r2, [sp, #12]
   15388:	add	r2, r0, r1
   1538c:	eor	ip, r2, r0, lsl #8
   15390:	ldr	r2, [r3, #20]
   15394:	add	r2, r2, r8
   15398:	add	r6, r2, ip
   1539c:	add	r2, r1, r5
   153a0:	eor	r5, r2, r1, lsr #2
   153a4:	ldr	r1, [sp, #8]
   153a8:	add	r1, r1, r9
   153ac:	add	r1, r1, r5
   153b0:	add	r0, r1, r0
   153b4:	add	r2, r6, r1
   153b8:	eor	sl, r0, r1, lsr #16
   153bc:	ldr	r0, [r3, #24]
   153c0:	ldr	r1, [sp, #24]
   153c4:	eor	r9, r2, r6, lsl #10
   153c8:	ldr	r2, [sp, #16]
   153cc:	add	r0, r0, r1
   153d0:	add	r2, r2, lr
   153d4:	add	r0, r0, sl
   153d8:	add	lr, r2, r9
   153dc:	add	r1, r0, r6
   153e0:	eor	r8, r1, r0, lsr #4
   153e4:	ldr	r1, [sp, #12]
   153e8:	add	r0, lr, r0
   153ec:	eor	r0, r0, lr, lsl #8
   153f0:	add	r5, r0, r5
   153f4:	add	r6, r8, r1
   153f8:	add	r1, r6, lr
   153fc:	eor	r1, r1, r6, lsr #9
   15400:	add	r6, r5, r6
   15404:	str	r6, [r7, #-28]	; 0xffffffe4
   15408:	str	r5, [r3, #4]
   1540c:	add	r2, r1, ip
   15410:	mov	lr, r1
   15414:	str	r2, [r3, #8]
   15418:	str	sl, [r3, #12]
   1541c:	str	r9, [r3, #16]
   15420:	str	r8, [r3, #20]
   15424:	str	r0, [r3, #24]
   15428:	str	lr, [r7]
   1542c:	mov	r1, r2
   15430:	add	r7, r7, #32
   15434:	bcc	15334 <ftello64@plt+0x3e5c>
   15438:	ldr	r0, [sp, #20]
   1543c:	mov	r1, #0
   15440:	str	r1, [r0, #1024]	; 0x400
   15444:	str	r1, [r0, #1028]	; 0x404
   15448:	str	r1, [r0, #1032]	; 0x408
   1544c:	sub	sp, fp, #28
   15450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15458:	add	fp, sp, #28
   1545c:	sub	sp, sp, #116	; 0x74
   15460:	mov	r8, r2
   15464:	mov	r9, r1
   15468:	mov	r4, r0
   1546c:	bl	113e8 <fileno@plt>
   15470:	add	r1, sp, #8
   15474:	bl	17fd8 <ftello64@plt+0x6b00>
   15478:	mov	r6, #8192	; 0x2000
   1547c:	cmp	r0, #0
   15480:	bmi	154e8 <ftello64@plt+0x4010>
   15484:	ldr	r0, [sp, #24]
   15488:	and	r0, r0, #61440	; 0xf000
   1548c:	cmp	r0, #32768	; 0x8000
   15490:	bne	154e8 <ftello64@plt+0x4010>
   15494:	mov	r0, r4
   15498:	bl	114d8 <ftello64@plt>
   1549c:	cmp	r1, #0
   154a0:	bmi	154e8 <ftello64@plt+0x4010>
   154a4:	ldr	r2, [sp, #56]	; 0x38
   154a8:	ldr	r3, [sp, #60]	; 0x3c
   154ac:	subs	r7, r0, r2
   154b0:	sbcs	r7, r1, r3
   154b4:	bge	154e8 <ftello64@plt+0x4010>
   154b8:	subs	r0, r2, r0
   154bc:	mvn	r2, #-2147483647	; 0x80000001
   154c0:	sbc	r1, r3, r1
   154c4:	subs	r2, r2, r0
   154c8:	rscs	r1, r1, #0
   154cc:	bge	154e4 <ftello64@plt+0x400c>
   154d0:	bl	113ac <__errno_location@plt>
   154d4:	mov	r1, #12
   154d8:	mov	r7, #0
   154dc:	str	r1, [r0]
   154e0:	b	156f8 <ftello64@plt+0x4220>
   154e4:	add	r6, r0, #1
   154e8:	mov	r0, r6
   154ec:	bl	168f8 <ftello64@plt+0x5420>
   154f0:	mov	r7, #0
   154f4:	cmp	r0, #0
   154f8:	beq	156f8 <ftello64@plt+0x4220>
   154fc:	mov	r1, #1
   15500:	mov	r2, r6
   15504:	mov	r3, r4
   15508:	mov	r5, r0
   1550c:	str	r8, [sp]
   15510:	bl	112e0 <fread@plt>
   15514:	cmp	r0, r6
   15518:	str	r9, [sp, #4]
   1551c:	bne	155d0 <ftello64@plt+0x40f8>
   15520:	and	r8, r9, #2
   15524:	mov	r7, r6
   15528:	cmn	r7, #-2147483647	; 0x80000001
   1552c:	beq	15634 <ftello64@plt+0x415c>
   15530:	mvn	r0, #-2147483648	; 0x80000000
   15534:	mvn	r9, #-2147483648	; 0x80000000
   15538:	eor	r0, r0, r7, lsr #1
   1553c:	cmp	r7, r0
   15540:	addcc	r9, r7, r7, lsr #1
   15544:	cmp	r8, #0
   15548:	bne	15568 <ftello64@plt+0x4090>
   1554c:	mov	r0, r5
   15550:	mov	r1, r9
   15554:	bl	16928 <ftello64@plt+0x5450>
   15558:	mov	sl, r0
   1555c:	cmp	r0, #0
   15560:	bne	155a0 <ftello64@plt+0x40c8>
   15564:	b	15670 <ftello64@plt+0x4198>
   15568:	mov	r0, r9
   1556c:	bl	168f8 <ftello64@plt+0x5420>
   15570:	cmp	r0, #0
   15574:	beq	15684 <ftello64@plt+0x41ac>
   15578:	mov	r1, r5
   1557c:	mov	r2, r7
   15580:	mov	sl, r0
   15584:	bl	11238 <memcpy@plt>
   15588:	mov	r0, r5
   1558c:	mov	r1, r7
   15590:	mvn	r2, #0
   15594:	bl	1143c <__explicit_bzero_chk@plt>
   15598:	mov	r0, r5
   1559c:	bl	16aa4 <ftello64@plt+0x55cc>
   155a0:	sub	r5, r9, r6
   155a4:	add	r0, sl, r6
   155a8:	mov	r1, #1
   155ac:	mov	r3, r4
   155b0:	mov	r2, r5
   155b4:	bl	112e0 <fread@plt>
   155b8:	cmp	r0, r5
   155bc:	add	r6, r0, r6
   155c0:	mov	r5, sl
   155c4:	mov	r7, r9
   155c8:	beq	15528 <ftello64@plt+0x4050>
   155cc:	b	155dc <ftello64@plt+0x4104>
   155d0:	mov	r9, r6
   155d4:	mov	sl, r5
   155d8:	mov	r6, r0
   155dc:	mov	r0, r4
   155e0:	bl	11220 <ferror@plt>
   155e4:	cmp	r0, #0
   155e8:	beq	15600 <ftello64@plt+0x4128>
   155ec:	ldr	r0, [sp, #4]
   155f0:	and	r8, r0, #2
   155f4:	bl	113ac <__errno_location@plt>
   155f8:	ldr	r4, [r0]
   155fc:	b	15640 <ftello64@plt+0x4168>
   15600:	sub	r0, r9, #1
   15604:	cmp	r6, r0
   15608:	bcs	156e4 <ftello64@plt+0x420c>
   1560c:	ldr	r0, [sp, #4]
   15610:	add	r1, r6, #1
   15614:	tst	r0, #2
   15618:	bne	15698 <ftello64@plt+0x41c0>
   1561c:	mov	r0, sl
   15620:	bl	16928 <ftello64@plt+0x5450>
   15624:	cmp	r0, #0
   15628:	mov	r7, r0
   1562c:	moveq	r7, sl
   15630:	b	156e8 <ftello64@plt+0x4210>
   15634:	mov	r4, #12
   15638:	mov	sl, r5
   1563c:	mvn	r9, #-2147483648	; 0x80000000
   15640:	cmp	r8, #0
   15644:	mov	r7, #0
   15648:	beq	1565c <ftello64@plt+0x4184>
   1564c:	mov	r0, sl
   15650:	mov	r1, r9
   15654:	mvn	r2, #0
   15658:	bl	1143c <__explicit_bzero_chk@plt>
   1565c:	mov	r0, sl
   15660:	bl	16aa4 <ftello64@plt+0x55cc>
   15664:	bl	113ac <__errno_location@plt>
   15668:	str	r4, [r0]
   1566c:	b	156f8 <ftello64@plt+0x4220>
   15670:	bl	113ac <__errno_location@plt>
   15674:	ldr	r4, [r0]
   15678:	mov	sl, r5
   1567c:	mov	r7, #0
   15680:	b	1565c <ftello64@plt+0x4184>
   15684:	bl	113ac <__errno_location@plt>
   15688:	ldr	r4, [r0]
   1568c:	mov	sl, r5
   15690:	mov	r7, #0
   15694:	b	1564c <ftello64@plt+0x4174>
   15698:	mov	r0, r1
   1569c:	bl	168f8 <ftello64@plt+0x5420>
   156a0:	cmp	r0, #0
   156a4:	beq	156d4 <ftello64@plt+0x41fc>
   156a8:	mov	r1, sl
   156ac:	mov	r2, r6
   156b0:	mov	r7, r0
   156b4:	bl	11238 <memcpy@plt>
   156b8:	mov	r0, sl
   156bc:	mov	r1, r9
   156c0:	mvn	r2, #0
   156c4:	bl	1143c <__explicit_bzero_chk@plt>
   156c8:	mov	r0, sl
   156cc:	bl	16aa4 <ftello64@plt+0x55cc>
   156d0:	b	156e8 <ftello64@plt+0x4210>
   156d4:	add	r0, sl, r6
   156d8:	sub	r1, r9, r6
   156dc:	mvn	r2, #0
   156e0:	bl	1143c <__explicit_bzero_chk@plt>
   156e4:	mov	r7, sl
   156e8:	ldr	r1, [sp]
   156ec:	mov	r0, #0
   156f0:	strb	r0, [r7, r6]
   156f4:	str	r6, [r1]
   156f8:	mov	r0, r7
   156fc:	sub	sp, fp, #28
   15700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15704:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15708:	add	fp, sp, #24
   1570c:	mov	r5, r2
   15710:	movw	r2, #34882	; 0x8842
   15714:	mov	r6, r1
   15718:	movw	r1, #34878	; 0x883e
   1571c:	movt	r2, #1
   15720:	tst	r6, #1
   15724:	movt	r1, #1
   15728:	moveq	r1, r2
   1572c:	bl	11460 <fopen64@plt>
   15730:	mov	r4, #0
   15734:	cmp	r0, #0
   15738:	beq	157b0 <ftello64@plt+0x42d8>
   1573c:	mov	r7, r0
   15740:	ands	r8, r6, #2
   15744:	beq	1575c <ftello64@plt+0x4284>
   15748:	mov	r0, r7
   1574c:	mov	r1, #0
   15750:	mov	r2, #2
   15754:	mov	r3, #0
   15758:	bl	113c4 <setvbuf@plt>
   1575c:	mov	r0, r7
   15760:	mov	r1, r6
   15764:	mov	r2, r5
   15768:	bl	15454 <ftello64@plt+0x3f7c>
   1576c:	mov	r6, r0
   15770:	mov	r0, r7
   15774:	bl	12728 <ftello64@plt+0x1250>
   15778:	cmp	r0, #0
   1577c:	beq	157ac <ftello64@plt+0x42d4>
   15780:	cmp	r6, #0
   15784:	beq	157b0 <ftello64@plt+0x42d8>
   15788:	cmp	r8, #0
   1578c:	beq	157a0 <ftello64@plt+0x42c8>
   15790:	ldr	r1, [r5]
   15794:	mov	r0, r6
   15798:	mvn	r2, #0
   1579c:	bl	1143c <__explicit_bzero_chk@plt>
   157a0:	mov	r0, r6
   157a4:	bl	16aa4 <ftello64@plt+0x55cc>
   157a8:	b	157b0 <ftello64@plt+0x42d8>
   157ac:	mov	r4, r6
   157b0:	mov	r0, r4
   157b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   157b8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   157bc:	add	fp, sp, #24
   157c0:	sub	sp, sp, #32
   157c4:	ldr	r6, [fp, #12]
   157c8:	ldr	r7, [fp, #8]
   157cc:	mov	r4, r2
   157d0:	mov	r8, r0
   157d4:	cmp	r1, #0
   157d8:	beq	15800 <ftello64@plt+0x4328>
   157dc:	movw	r2, #34885	; 0x8845
   157e0:	mov	r5, r1
   157e4:	str	r3, [sp, #4]
   157e8:	str	r4, [sp]
   157ec:	mov	r0, r8
   157f0:	mov	r1, #1
   157f4:	movt	r2, #1
   157f8:	mov	r3, r5
   157fc:	b	15818 <ftello64@plt+0x4340>
   15800:	movw	r2, #34897	; 0x8851
   15804:	str	r3, [sp]
   15808:	mov	r0, r8
   1580c:	mov	r1, #1
   15810:	mov	r3, r4
   15814:	movt	r2, #1
   15818:	bl	11400 <__fprintf_chk@plt>
   1581c:	movw	r1, #34904	; 0x8858
   15820:	mov	r0, #0
   15824:	mov	r2, #5
   15828:	movt	r1, #1
   1582c:	bl	11274 <dcgettext@plt>
   15830:	movw	r2, #35622	; 0x8b26
   15834:	mov	r3, r0
   15838:	movw	r0, #2022	; 0x7e6
   1583c:	mov	r1, #1
   15840:	movt	r2, #1
   15844:	str	r0, [sp]
   15848:	mov	r0, r8
   1584c:	bl	11400 <__fprintf_chk@plt>
   15850:	movw	r4, #34245	; 0x85c5
   15854:	mov	r1, r8
   15858:	movt	r4, #1
   1585c:	mov	r0, r4
   15860:	bl	111d8 <fputs_unlocked@plt>
   15864:	movw	r1, #34908	; 0x885c
   15868:	mov	r0, #0
   1586c:	mov	r2, #5
   15870:	movt	r1, #1
   15874:	bl	11274 <dcgettext@plt>
   15878:	movw	r3, #35079	; 0x8907
   1587c:	mov	r2, r0
   15880:	mov	r0, r8
   15884:	mov	r1, #1
   15888:	movt	r3, #1
   1588c:	bl	11400 <__fprintf_chk@plt>
   15890:	mov	r0, r4
   15894:	mov	r1, r8
   15898:	bl	111d8 <fputs_unlocked@plt>
   1589c:	cmp	r6, #9
   158a0:	bhi	15904 <ftello64@plt+0x442c>
   158a4:	add	r0, pc, #0
   158a8:	ldr	pc, [r0, r6, lsl #2]
   158ac:	ldrdeq	r5, [r1], -ip
   158b0:	ldrdeq	r5, [r1], -r4
   158b4:	andeq	r5, r1, r0, lsl r9
   158b8:	andeq	r5, r1, r8, lsr r9
   158bc:	andeq	r5, r1, r0, ror #18
   158c0:	andeq	r5, r1, r8, lsl #19
   158c4:			; <UNDEFINED> instruction: 0x000159b0
   158c8:	andeq	r5, r1, r8, ror #19
   158cc:	andeq	r5, r1, r8, lsl #21
   158d0:	andeq	r5, r1, r0, lsr sl
   158d4:	movw	r1, #35113	; 0x8929
   158d8:	mov	r0, #0
   158dc:	mov	r2, #5
   158e0:	movt	r1, #1
   158e4:	bl	11274 <dcgettext@plt>
   158e8:	ldr	r3, [r7]
   158ec:	mov	r2, r0
   158f0:	mov	r0, r8
   158f4:	mov	r1, #1
   158f8:	sub	sp, fp, #24
   158fc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15900:	b	11400 <__fprintf_chk@plt>
   15904:	movw	r1, #35432	; 0x8a68
   15908:	movt	r1, #1
   1590c:	b	15a38 <ftello64@plt+0x4560>
   15910:	movw	r1, #35129	; 0x8939
   15914:	mov	r0, #0
   15918:	mov	r2, #5
   1591c:	movt	r1, #1
   15920:	bl	11274 <dcgettext@plt>
   15924:	mov	r2, r0
   15928:	ldr	r3, [r7]
   1592c:	ldr	r0, [r7, #4]
   15930:	str	r0, [sp]
   15934:	b	15a24 <ftello64@plt+0x454c>
   15938:	movw	r1, #35152	; 0x8950
   1593c:	mov	r0, #0
   15940:	mov	r2, #5
   15944:	movt	r1, #1
   15948:	bl	11274 <dcgettext@plt>
   1594c:	mov	r2, r0
   15950:	ldr	r3, [r7]
   15954:	ldmib	r7, {r0, r1}
   15958:	stm	sp, {r0, r1}
   1595c:	b	15a24 <ftello64@plt+0x454c>
   15960:	movw	r1, #35180	; 0x896c
   15964:	mov	r0, #0
   15968:	mov	r2, #5
   1596c:	movt	r1, #1
   15970:	bl	11274 <dcgettext@plt>
   15974:	ldr	r3, [r7]
   15978:	mov	r2, r0
   1597c:	ldmib	r7, {r0, r1, r7}
   15980:	stm	sp, {r0, r1, r7}
   15984:	b	15a24 <ftello64@plt+0x454c>
   15988:	movw	r1, #35212	; 0x898c
   1598c:	mov	r0, #0
   15990:	mov	r2, #5
   15994:	movt	r1, #1
   15998:	bl	11274 <dcgettext@plt>
   1599c:	ldr	r3, [r7]
   159a0:	mov	r2, r0
   159a4:	ldmib	r7, {r0, r1, r6, r7}
   159a8:	stm	sp, {r0, r1, r6, r7}
   159ac:	b	15a24 <ftello64@plt+0x454c>
   159b0:	movw	r1, #35248	; 0x89b0
   159b4:	mov	r0, #0
   159b8:	mov	r2, #5
   159bc:	movt	r1, #1
   159c0:	bl	11274 <dcgettext@plt>
   159c4:	mov	r2, r0
   159c8:	ldr	r3, [r7]
   159cc:	ldmib	r7, {r0, r1, r6}
   159d0:	ldr	r5, [r7, #16]
   159d4:	ldr	r7, [r7, #20]
   159d8:	stm	sp, {r0, r1, r6}
   159dc:	str	r5, [sp, #12]
   159e0:	str	r7, [sp, #16]
   159e4:	b	15a24 <ftello64@plt+0x454c>
   159e8:	movw	r1, #35288	; 0x89d8
   159ec:	mov	r0, #0
   159f0:	mov	r2, #5
   159f4:	movt	r1, #1
   159f8:	bl	11274 <dcgettext@plt>
   159fc:	mov	r2, r0
   15a00:	ldr	r3, [r7]
   15a04:	ldmib	r7, {r0, r1, r6}
   15a08:	ldr	r5, [r7, #16]
   15a0c:	ldr	r4, [r7, #20]
   15a10:	ldr	r7, [r7, #24]
   15a14:	stm	sp, {r0, r1, r6}
   15a18:	str	r5, [sp, #12]
   15a1c:	str	r4, [sp, #16]
   15a20:	str	r7, [sp, #20]
   15a24:	mov	r0, r8
   15a28:	mov	r1, #1
   15a2c:	b	15ad8 <ftello64@plt+0x4600>
   15a30:	movw	r1, #35380	; 0x8a34
   15a34:	movt	r1, #1
   15a38:	mov	r0, #0
   15a3c:	mov	r2, #5
   15a40:	bl	11274 <dcgettext@plt>
   15a44:	mov	ip, r0
   15a48:	ldr	r3, [r7]
   15a4c:	ldr	r0, [r7, #4]
   15a50:	ldr	r1, [r7, #8]
   15a54:	ldr	r6, [r7, #12]
   15a58:	ldr	r5, [r7, #16]
   15a5c:	ldr	r4, [r7, #20]
   15a60:	ldr	r2, [r7, #24]
   15a64:	ldr	lr, [r7, #28]
   15a68:	ldr	r7, [r7, #32]
   15a6c:	stm	sp, {r0, r1, r6}
   15a70:	str	r5, [sp, #12]
   15a74:	str	r4, [sp, #16]
   15a78:	str	r2, [sp, #20]
   15a7c:	str	lr, [sp, #24]
   15a80:	str	r7, [sp, #28]
   15a84:	b	15acc <ftello64@plt+0x45f4>
   15a88:	movw	r1, #35332	; 0x8a04
   15a8c:	mov	r0, #0
   15a90:	mov	r2, #5
   15a94:	movt	r1, #1
   15a98:	bl	11274 <dcgettext@plt>
   15a9c:	mov	ip, r0
   15aa0:	ldr	r3, [r7]
   15aa4:	ldmib	r7, {r0, r1, r6}
   15aa8:	ldr	r5, [r7, #16]
   15aac:	ldr	r4, [r7, #20]
   15ab0:	ldr	r2, [r7, #24]
   15ab4:	ldr	r7, [r7, #28]
   15ab8:	stm	sp, {r0, r1, r6}
   15abc:	str	r5, [sp, #12]
   15ac0:	str	r4, [sp, #16]
   15ac4:	str	r2, [sp, #20]
   15ac8:	str	r7, [sp, #24]
   15acc:	mov	r0, r8
   15ad0:	mov	r1, #1
   15ad4:	mov	r2, ip
   15ad8:	bl	11400 <__fprintf_chk@plt>
   15adc:	sub	sp, fp, #24
   15ae0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15ae4:	push	{r4, sl, fp, lr}
   15ae8:	add	fp, sp, #8
   15aec:	sub	sp, sp, #8
   15af0:	ldr	ip, [fp, #8]
   15af4:	mov	lr, #0
   15af8:	ldr	r4, [ip, lr, lsl #2]
   15afc:	add	lr, lr, #1
   15b00:	cmp	r4, #0
   15b04:	bne	15af8 <ftello64@plt+0x4620>
   15b08:	sub	r4, lr, #1
   15b0c:	str	ip, [sp]
   15b10:	str	r4, [sp, #4]
   15b14:	bl	157b8 <ftello64@plt+0x42e0>
   15b18:	sub	sp, fp, #8
   15b1c:	pop	{r4, sl, fp, pc}
   15b20:	push	{r4, r5, fp, lr}
   15b24:	add	fp, sp, #8
   15b28:	sub	sp, sp, #48	; 0x30
   15b2c:	ldr	r4, [fp, #8]
   15b30:	mov	ip, #0
   15b34:	add	lr, sp, #8
   15b38:	ldr	r5, [r4]
   15b3c:	cmp	r5, #0
   15b40:	str	r5, [lr, ip, lsl #2]
   15b44:	beq	15b5c <ftello64@plt+0x4684>
   15b48:	add	ip, ip, #1
   15b4c:	add	r4, r4, #4
   15b50:	cmp	ip, #10
   15b54:	bne	15b38 <ftello64@plt+0x4660>
   15b58:	mov	ip, #10
   15b5c:	str	lr, [sp]
   15b60:	str	ip, [sp, #4]
   15b64:	bl	157b8 <ftello64@plt+0x42e0>
   15b68:	sub	sp, fp, #8
   15b6c:	pop	{r4, r5, fp, pc}
   15b70:	push	{fp, lr}
   15b74:	mov	fp, sp
   15b78:	sub	sp, sp, #8
   15b7c:	add	ip, fp, #8
   15b80:	str	ip, [sp, #4]
   15b84:	str	ip, [sp]
   15b88:	bl	15b20 <ftello64@plt+0x4648>
   15b8c:	mov	sp, fp
   15b90:	pop	{fp, pc}
   15b94:	push	{fp, lr}
   15b98:	mov	fp, sp
   15b9c:	movw	r0, #37260	; 0x918c
   15ba0:	movt	r0, #2
   15ba4:	ldr	r1, [r0]
   15ba8:	movw	r0, #34245	; 0x85c5
   15bac:	movt	r0, #1
   15bb0:	bl	111d8 <fputs_unlocked@plt>
   15bb4:	movw	r1, #35492	; 0x8aa4
   15bb8:	mov	r0, #0
   15bbc:	mov	r2, #5
   15bc0:	movt	r1, #1
   15bc4:	bl	11274 <dcgettext@plt>
   15bc8:	movw	r2, #35512	; 0x8ab8
   15bcc:	mov	r1, r0
   15bd0:	mov	r0, #1
   15bd4:	movt	r2, #1
   15bd8:	bl	113dc <__printf_chk@plt>
   15bdc:	movw	r1, #35534	; 0x8ace
   15be0:	mov	r0, #0
   15be4:	mov	r2, #5
   15be8:	movt	r1, #1
   15bec:	bl	11274 <dcgettext@plt>
   15bf0:	movw	r2, #33686	; 0x8396
   15bf4:	movw	r3, #34054	; 0x8506
   15bf8:	mov	r1, r0
   15bfc:	mov	r0, #1
   15c00:	movt	r2, #1
   15c04:	movt	r3, #1
   15c08:	bl	113dc <__printf_chk@plt>
   15c0c:	movw	r1, #35554	; 0x8ae2
   15c10:	mov	r0, #0
   15c14:	mov	r2, #5
   15c18:	movt	r1, #1
   15c1c:	bl	11274 <dcgettext@plt>
   15c20:	movw	r2, #35593	; 0x8b09
   15c24:	mov	r1, r0
   15c28:	mov	r0, #1
   15c2c:	movt	r2, #1
   15c30:	pop	{fp, lr}
   15c34:	b	113dc <__printf_chk@plt>
   15c38:	b	15c3c <ftello64@plt+0x4764>
   15c3c:	push	{r4, r5, r6, sl, fp, lr}
   15c40:	add	fp, sp, #16
   15c44:	mov	r4, r2
   15c48:	mov	r5, r1
   15c4c:	mov	r6, r0
   15c50:	bl	17ac8 <ftello64@plt+0x65f0>
   15c54:	cmp	r0, #0
   15c58:	popne	{r4, r5, r6, sl, fp, pc}
   15c5c:	cmp	r6, #0
   15c60:	beq	15c74 <ftello64@plt+0x479c>
   15c64:	cmp	r5, #0
   15c68:	cmpne	r4, #0
   15c6c:	bne	15c74 <ftello64@plt+0x479c>
   15c70:	pop	{r4, r5, r6, sl, fp, pc}
   15c74:	bl	160a4 <ftello64@plt+0x4bcc>
   15c78:	push	{fp, lr}
   15c7c:	mov	fp, sp
   15c80:	bl	168f8 <ftello64@plt+0x5420>
   15c84:	cmp	r0, #0
   15c88:	popne	{fp, pc}
   15c8c:	bl	160a4 <ftello64@plt+0x4bcc>
   15c90:	push	{fp, lr}
   15c94:	mov	fp, sp
   15c98:	bl	168f8 <ftello64@plt+0x5420>
   15c9c:	cmp	r0, #0
   15ca0:	popne	{fp, pc}
   15ca4:	bl	160a4 <ftello64@plt+0x4bcc>
   15ca8:	push	{fp, lr}
   15cac:	mov	fp, sp
   15cb0:	bl	168f8 <ftello64@plt+0x5420>
   15cb4:	cmp	r0, #0
   15cb8:	popne	{fp, pc}
   15cbc:	bl	160a4 <ftello64@plt+0x4bcc>
   15cc0:	push	{r4, r5, fp, lr}
   15cc4:	add	fp, sp, #8
   15cc8:	mov	r4, r1
   15ccc:	mov	r5, r0
   15cd0:	bl	16928 <ftello64@plt+0x5450>
   15cd4:	cmp	r0, #0
   15cd8:	popne	{r4, r5, fp, pc}
   15cdc:	cmp	r5, #0
   15ce0:	beq	15cf0 <ftello64@plt+0x4818>
   15ce4:	cmp	r4, #0
   15ce8:	bne	15cf0 <ftello64@plt+0x4818>
   15cec:	pop	{r4, r5, fp, pc}
   15cf0:	bl	160a4 <ftello64@plt+0x4bcc>
   15cf4:	push	{fp, lr}
   15cf8:	mov	fp, sp
   15cfc:	cmp	r1, #0
   15d00:	orreq	r1, r1, #1
   15d04:	bl	16928 <ftello64@plt+0x5450>
   15d08:	cmp	r0, #0
   15d0c:	popne	{fp, pc}
   15d10:	bl	160a4 <ftello64@plt+0x4bcc>
   15d14:	push	{fp, lr}
   15d18:	mov	fp, sp
   15d1c:	clz	r3, r2
   15d20:	lsr	ip, r3, #5
   15d24:	clz	r3, r1
   15d28:	lsr	r3, r3, #5
   15d2c:	orrs	r3, r3, ip
   15d30:	movwne	r1, #1
   15d34:	movwne	r2, #1
   15d38:	bl	17ac8 <ftello64@plt+0x65f0>
   15d3c:	cmp	r0, #0
   15d40:	popne	{fp, pc}
   15d44:	bl	160a4 <ftello64@plt+0x4bcc>
   15d48:	push	{fp, lr}
   15d4c:	mov	fp, sp
   15d50:	mov	r2, r1
   15d54:	mov	r1, r0
   15d58:	mov	r0, #0
   15d5c:	bl	17ac8 <ftello64@plt+0x65f0>
   15d60:	cmp	r0, #0
   15d64:	popne	{fp, pc}
   15d68:	bl	160a4 <ftello64@plt+0x4bcc>
   15d6c:	mov	r2, r1
   15d70:	mov	r1, r0
   15d74:	mov	r0, #0
   15d78:	b	15d14 <ftello64@plt+0x483c>
   15d7c:	mov	r2, #1
   15d80:	b	15d84 <ftello64@plt+0x48ac>
   15d84:	push	{r4, r5, fp, lr}
   15d88:	add	fp, sp, #8
   15d8c:	ldr	r5, [r1]
   15d90:	mov	r4, r1
   15d94:	cmp	r0, #0
   15d98:	beq	15db0 <ftello64@plt+0x48d8>
   15d9c:	mov	r1, #1
   15da0:	add	r1, r1, r5, lsr #1
   15da4:	adds	r5, r5, r1
   15da8:	bcc	15dc8 <ftello64@plt+0x48f0>
   15dac:	bl	160a4 <ftello64@plt+0x4bcc>
   15db0:	cmp	r5, #0
   15db4:	bne	15dc8 <ftello64@plt+0x48f0>
   15db8:	mov	r1, #64	; 0x40
   15dbc:	cmp	r2, #64	; 0x40
   15dc0:	udiv	r5, r1, r2
   15dc4:	addhi	r5, r5, #1
   15dc8:	mov	r1, r5
   15dcc:	bl	15c3c <ftello64@plt+0x4764>
   15dd0:	str	r5, [r4]
   15dd4:	pop	{r4, r5, fp, pc}
   15dd8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15ddc:	add	fp, sp, #24
   15de0:	ldr	r6, [r1]
   15de4:	mov	r8, r1
   15de8:	ldr	r4, [fp, #8]
   15dec:	add	r1, r6, r6, asr #1
   15df0:	cmp	r1, r6
   15df4:	mvnvs	r1, #-2147483648	; 0x80000000
   15df8:	cmp	r1, r3
   15dfc:	mov	r5, r1
   15e00:	movgt	r5, r3
   15e04:	cmn	r3, #1
   15e08:	movle	r5, r1
   15e0c:	cmn	r4, #1
   15e10:	ble	15e30 <ftello64@plt+0x4958>
   15e14:	cmp	r4, #0
   15e18:	beq	15e84 <ftello64@plt+0x49ac>
   15e1c:	cmn	r5, #1
   15e20:	ble	15e58 <ftello64@plt+0x4980>
   15e24:	mvn	r7, #-2147483648	; 0x80000000
   15e28:	udiv	r1, r7, r4
   15e2c:	b	15e4c <ftello64@plt+0x4974>
   15e30:	cmn	r5, #1
   15e34:	ble	15e74 <ftello64@plt+0x499c>
   15e38:	cmn	r4, #1
   15e3c:	beq	15e84 <ftello64@plt+0x49ac>
   15e40:	mov	r1, #-2147483648	; 0x80000000
   15e44:	mvn	r7, #-2147483648	; 0x80000000
   15e48:	sdiv	r1, r1, r4
   15e4c:	cmp	r1, r5
   15e50:	bge	15e84 <ftello64@plt+0x49ac>
   15e54:	b	15e94 <ftello64@plt+0x49bc>
   15e58:	beq	15e84 <ftello64@plt+0x49ac>
   15e5c:	mov	r1, #-2147483648	; 0x80000000
   15e60:	mvn	r7, #-2147483648	; 0x80000000
   15e64:	sdiv	r1, r1, r5
   15e68:	cmp	r1, r4
   15e6c:	bge	15e84 <ftello64@plt+0x49ac>
   15e70:	b	15e94 <ftello64@plt+0x49bc>
   15e74:	mvn	r7, #-2147483648	; 0x80000000
   15e78:	sdiv	r1, r7, r4
   15e7c:	cmp	r5, r1
   15e80:	blt	15e94 <ftello64@plt+0x49bc>
   15e84:	mul	r1, r5, r4
   15e88:	mov	r7, #64	; 0x40
   15e8c:	cmp	r1, #63	; 0x3f
   15e90:	bgt	15e9c <ftello64@plt+0x49c4>
   15e94:	sdiv	r5, r7, r4
   15e98:	mul	r1, r5, r4
   15e9c:	cmp	r0, #0
   15ea0:	moveq	r7, #0
   15ea4:	streq	r7, [r8]
   15ea8:	sub	r7, r5, r6
   15eac:	cmp	r7, r2
   15eb0:	bge	15f54 <ftello64@plt+0x4a7c>
   15eb4:	add	r5, r6, r2
   15eb8:	mov	r2, #0
   15ebc:	mov	r1, #0
   15ec0:	cmp	r5, r3
   15ec4:	movwgt	r2, #1
   15ec8:	cmn	r3, #1
   15ecc:	movwgt	r1, #1
   15ed0:	cmp	r5, r6
   15ed4:	bvs	15f3c <ftello64@plt+0x4a64>
   15ed8:	ands	r1, r1, r2
   15edc:	bne	15f3c <ftello64@plt+0x4a64>
   15ee0:	cmn	r4, #1
   15ee4:	ble	15f04 <ftello64@plt+0x4a2c>
   15ee8:	cmp	r4, #0
   15eec:	beq	15f50 <ftello64@plt+0x4a78>
   15ef0:	cmn	r5, #1
   15ef4:	ble	15f28 <ftello64@plt+0x4a50>
   15ef8:	mvn	r1, #-2147483648	; 0x80000000
   15efc:	udiv	r1, r1, r4
   15f00:	b	15f1c <ftello64@plt+0x4a44>
   15f04:	cmn	r5, #1
   15f08:	ble	15f40 <ftello64@plt+0x4a68>
   15f0c:	cmn	r4, #1
   15f10:	beq	15f50 <ftello64@plt+0x4a78>
   15f14:	mov	r1, #-2147483648	; 0x80000000
   15f18:	sdiv	r1, r1, r4
   15f1c:	cmp	r1, r5
   15f20:	bge	15f50 <ftello64@plt+0x4a78>
   15f24:	b	15f3c <ftello64@plt+0x4a64>
   15f28:	beq	15f50 <ftello64@plt+0x4a78>
   15f2c:	mov	r1, #-2147483648	; 0x80000000
   15f30:	sdiv	r1, r1, r5
   15f34:	cmp	r1, r4
   15f38:	bge	15f50 <ftello64@plt+0x4a78>
   15f3c:	bl	160a4 <ftello64@plt+0x4bcc>
   15f40:	mvn	r1, #-2147483648	; 0x80000000
   15f44:	sdiv	r1, r1, r4
   15f48:	cmp	r5, r1
   15f4c:	blt	15f3c <ftello64@plt+0x4a64>
   15f50:	mul	r1, r5, r4
   15f54:	bl	15cc0 <ftello64@plt+0x47e8>
   15f58:	str	r5, [r8]
   15f5c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15f60:	push	{fp, lr}
   15f64:	mov	fp, sp
   15f68:	mov	r1, #1
   15f6c:	bl	168a4 <ftello64@plt+0x53cc>
   15f70:	cmp	r0, #0
   15f74:	popne	{fp, pc}
   15f78:	bl	160a4 <ftello64@plt+0x4bcc>
   15f7c:	push	{fp, lr}
   15f80:	mov	fp, sp
   15f84:	bl	168a4 <ftello64@plt+0x53cc>
   15f88:	cmp	r0, #0
   15f8c:	popne	{fp, pc}
   15f90:	bl	160a4 <ftello64@plt+0x4bcc>
   15f94:	push	{fp, lr}
   15f98:	mov	fp, sp
   15f9c:	mov	r1, #1
   15fa0:	bl	168a4 <ftello64@plt+0x53cc>
   15fa4:	cmp	r0, #0
   15fa8:	popne	{fp, pc}
   15fac:	bl	160a4 <ftello64@plt+0x4bcc>
   15fb0:	push	{fp, lr}
   15fb4:	mov	fp, sp
   15fb8:	bl	168a4 <ftello64@plt+0x53cc>
   15fbc:	cmp	r0, #0
   15fc0:	popne	{fp, pc}
   15fc4:	bl	160a4 <ftello64@plt+0x4bcc>
   15fc8:	push	{r4, r5, fp, lr}
   15fcc:	add	fp, sp, #8
   15fd0:	mov	r5, r0
   15fd4:	mov	r0, r1
   15fd8:	mov	r4, r1
   15fdc:	bl	168f8 <ftello64@plt+0x5420>
   15fe0:	cmp	r0, #0
   15fe4:	beq	15ff8 <ftello64@plt+0x4b20>
   15fe8:	mov	r1, r5
   15fec:	mov	r2, r4
   15ff0:	pop	{r4, r5, fp, lr}
   15ff4:	b	11238 <memcpy@plt>
   15ff8:	bl	160a4 <ftello64@plt+0x4bcc>
   15ffc:	push	{r4, r5, fp, lr}
   16000:	add	fp, sp, #8
   16004:	mov	r5, r0
   16008:	mov	r0, r1
   1600c:	mov	r4, r1
   16010:	bl	168f8 <ftello64@plt+0x5420>
   16014:	cmp	r0, #0
   16018:	beq	1602c <ftello64@plt+0x4b54>
   1601c:	mov	r1, r5
   16020:	mov	r2, r4
   16024:	pop	{r4, r5, fp, lr}
   16028:	b	11238 <memcpy@plt>
   1602c:	bl	160a4 <ftello64@plt+0x4bcc>
   16030:	push	{r4, r5, fp, lr}
   16034:	add	fp, sp, #8
   16038:	mov	r5, r0
   1603c:	add	r0, r1, #1
   16040:	mov	r4, r1
   16044:	bl	168f8 <ftello64@plt+0x5420>
   16048:	cmp	r0, #0
   1604c:	beq	16068 <ftello64@plt+0x4b90>
   16050:	mov	r1, #0
   16054:	mov	r2, r4
   16058:	strb	r1, [r0, r4]
   1605c:	mov	r1, r5
   16060:	pop	{r4, r5, fp, lr}
   16064:	b	11238 <memcpy@plt>
   16068:	bl	160a4 <ftello64@plt+0x4bcc>
   1606c:	push	{r4, r5, fp, lr}
   16070:	add	fp, sp, #8
   16074:	mov	r4, r0
   16078:	bl	11394 <strlen@plt>
   1607c:	add	r5, r0, #1
   16080:	mov	r0, r5
   16084:	bl	168f8 <ftello64@plt+0x5420>
   16088:	cmp	r0, #0
   1608c:	beq	160a0 <ftello64@plt+0x4bc8>
   16090:	mov	r1, r4
   16094:	mov	r2, r5
   16098:	pop	{r4, r5, fp, lr}
   1609c:	b	11238 <memcpy@plt>
   160a0:	bl	160a4 <ftello64@plt+0x4bcc>
   160a4:	push	{fp, lr}
   160a8:	mov	fp, sp
   160ac:	movw	r0, #37164	; 0x912c
   160b0:	movw	r1, #35669	; 0x8b55
   160b4:	mov	r2, #5
   160b8:	movt	r0, #2
   160bc:	movt	r1, #1
   160c0:	ldr	r4, [r0]
   160c4:	mov	r0, #0
   160c8:	bl	11274 <dcgettext@plt>
   160cc:	movw	r2, #33594	; 0x833a
   160d0:	mov	r3, r0
   160d4:	mov	r0, r4
   160d8:	mov	r1, #0
   160dc:	movt	r2, #1
   160e0:	bl	11310 <error@plt>
   160e4:	bl	114a8 <abort@plt>
   160e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   160ec:	add	fp, sp, #24
   160f0:	sub	sp, sp, #16
   160f4:	mov	r8, r0
   160f8:	ldr	r0, [fp, #16]
   160fc:	mov	r5, r3
   16100:	mov	r6, r2
   16104:	mov	r2, r1
   16108:	add	r3, sp, #8
   1610c:	mov	r1, #0
   16110:	str	r0, [sp]
   16114:	mov	r0, r8
   16118:	bl	161e8 <ftello64@plt+0x4d10>
   1611c:	cmp	r0, #0
   16120:	bne	161b4 <ftello64@plt+0x4cdc>
   16124:	ldr	r4, [sp, #8]
   16128:	ldr	r7, [sp, #12]
   1612c:	subs	r0, r4, r6
   16130:	sbcs	r0, r7, r5
   16134:	bcc	16158 <ftello64@plt+0x4c80>
   16138:	ldr	r1, [fp, #8]
   1613c:	ldr	r0, [fp, #12]
   16140:	subs	r1, r1, r4
   16144:	sbcs	r0, r0, r7
   16148:	movcs	r0, r4
   1614c:	movcs	r1, r7
   16150:	subcs	sp, fp, #24
   16154:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   16158:	bl	113ac <__errno_location@plt>
   1615c:	subs	r1, r4, #1073741824	; 0x40000000
   16160:	sbcs	r1, r7, #0
   16164:	bcc	16170 <ftello64@plt+0x4c98>
   16168:	mov	r1, #75	; 0x4b
   1616c:	b	16174 <ftello64@plt+0x4c9c>
   16170:	mov	r1, #34	; 0x22
   16174:	str	r1, [r0]
   16178:	ldr	r6, [r0]
   1617c:	ldr	r4, [fp, #24]
   16180:	ldr	r5, [fp, #20]
   16184:	mov	r0, r8
   16188:	bl	1457c <ftello64@plt+0x30a4>
   1618c:	subs	r1, r6, #22
   16190:	movw	r2, #33590	; 0x8336
   16194:	str	r0, [sp]
   16198:	mov	r3, r5
   1619c:	movne	r1, r6
   161a0:	cmp	r4, #0
   161a4:	movt	r2, #1
   161a8:	movweq	r4, #1
   161ac:	mov	r0, r4
   161b0:	bl	11310 <error@plt>
   161b4:	cmp	r0, #1
   161b8:	beq	161d0 <ftello64@plt+0x4cf8>
   161bc:	cmp	r0, #3
   161c0:	bne	161d8 <ftello64@plt+0x4d00>
   161c4:	bl	113ac <__errno_location@plt>
   161c8:	mov	r1, #0
   161cc:	b	16174 <ftello64@plt+0x4c9c>
   161d0:	bl	113ac <__errno_location@plt>
   161d4:	b	16168 <ftello64@plt+0x4c90>
   161d8:	bl	113ac <__errno_location@plt>
   161dc:	b	16178 <ftello64@plt+0x4ca0>
   161e0:	mov	r1, #10
   161e4:	b	160e8 <ftello64@plt+0x4c10>
   161e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   161ec:	add	fp, sp, #28
   161f0:	sub	sp, sp, #20
   161f4:	cmp	r2, #37	; 0x25
   161f8:	bcs	16884 <ftello64@plt+0x53ac>
   161fc:	mov	r8, r3
   16200:	mov	r5, r2
   16204:	mov	r6, r1
   16208:	mov	r4, r0
   1620c:	bl	113ac <__errno_location@plt>
   16210:	mov	r7, r0
   16214:	mov	r0, #0
   16218:	str	r0, [r7]
   1621c:	bl	11370 <__ctype_b_loc@plt>
   16220:	ldr	r1, [r0]
   16224:	mov	r2, r4
   16228:	ldrb	r0, [r2], #1
   1622c:	add	r3, r1, r0, lsl #1
   16230:	ldrb	r3, [r3, #1]
   16234:	tst	r3, #32
   16238:	bne	16228 <ftello64@plt+0x4d50>
   1623c:	cmp	r6, #0
   16240:	add	sl, sp, #16
   16244:	movne	sl, r6
   16248:	mov	r6, #4
   1624c:	cmp	r0, #45	; 0x2d
   16250:	beq	16878 <ftello64@plt+0x53a0>
   16254:	mov	r0, r4
   16258:	mov	r1, sl
   1625c:	mov	r2, r5
   16260:	str	r8, [sp, #12]
   16264:	bl	113f4 <strtoumax@plt>
   16268:	ldr	r5, [sl]
   1626c:	cmp	r5, r4
   16270:	beq	16298 <ftello64@plt+0x4dc0>
   16274:	mov	r8, r0
   16278:	ldr	r0, [r7]
   1627c:	mov	r9, r1
   16280:	cmp	r0, #0
   16284:	beq	162cc <ftello64@plt+0x4df4>
   16288:	cmp	r0, #34	; 0x22
   1628c:	bne	16878 <ftello64@plt+0x53a0>
   16290:	mov	r6, #1
   16294:	b	162d0 <ftello64@plt+0x4df8>
   16298:	ldr	r0, [fp, #8]
   1629c:	cmp	r0, #0
   162a0:	beq	16878 <ftello64@plt+0x53a0>
   162a4:	ldrb	r1, [r4]
   162a8:	cmp	r1, #0
   162ac:	beq	16878 <ftello64@plt+0x53a0>
   162b0:	bl	113a0 <strchr@plt>
   162b4:	cmp	r0, #0
   162b8:	beq	16878 <ftello64@plt+0x53a0>
   162bc:	mov	r6, #0
   162c0:	mov	r8, #1
   162c4:	mov	r9, #0
   162c8:	b	162dc <ftello64@plt+0x4e04>
   162cc:	mov	r6, r0
   162d0:	ldr	r0, [fp, #8]
   162d4:	cmp	r0, #0
   162d8:	beq	16870 <ftello64@plt+0x5398>
   162dc:	ldrb	r7, [r5]
   162e0:	cmp	r7, #0
   162e4:	beq	16870 <ftello64@plt+0x5398>
   162e8:	ldr	r0, [fp, #8]
   162ec:	mov	r1, r7
   162f0:	bl	113a0 <strchr@plt>
   162f4:	cmp	r0, #0
   162f8:	beq	16400 <ftello64@plt+0x4f28>
   162fc:	sub	r0, r7, #69	; 0x45
   16300:	mov	r1, #1
   16304:	mov	r3, #0
   16308:	mov	r4, #1024	; 0x400
   1630c:	cmp	r0, #21
   16310:	str	r1, [sp, #8]
   16314:	bhi	1632c <ftello64@plt+0x4e54>
   16318:	movw	r2, #35141	; 0x8945
   1631c:	mov	r1, #1
   16320:	movt	r2, #48	; 0x30
   16324:	tst	r2, r1, lsl r0
   16328:	bne	16348 <ftello64@plt+0x4e70>
   1632c:	sub	r0, r7, #103	; 0x67
   16330:	cmp	r0, #13
   16334:	bhi	1637c <ftello64@plt+0x4ea4>
   16338:	mov	r1, #1
   1633c:	movw	r2, #8273	; 0x2051
   16340:	tst	r2, r1, lsl r0
   16344:	beq	1637c <ftello64@plt+0x4ea4>
   16348:	ldr	r0, [fp, #8]
   1634c:	mov	r1, #48	; 0x30
   16350:	bl	113a0 <strchr@plt>
   16354:	cmp	r0, #0
   16358:	beq	16378 <ftello64@plt+0x4ea0>
   1635c:	ldrb	r0, [r5, #1]
   16360:	cmp	r0, #66	; 0x42
   16364:	cmpne	r0, #68	; 0x44
   16368:	bne	16490 <ftello64@plt+0x4fb8>
   1636c:	mov	r4, #1000	; 0x3e8
   16370:	mov	r0, #2
   16374:	str	r0, [sp, #8]
   16378:	mov	r3, #0
   1637c:	cmp	r7, #89	; 0x59
   16380:	stm	sp, {r5, r6}
   16384:	bgt	1640c <ftello64@plt+0x4f34>
   16388:	sub	r0, r7, #66	; 0x42
   1638c:	cmp	r0, #14
   16390:	bhi	164b4 <ftello64@plt+0x4fdc>
   16394:	add	r1, pc, #0
   16398:	ldr	pc, [r1, r0, lsl #2]
   1639c:	ldrdeq	r6, [r1], -r8
   163a0:	andeq	r6, r1, r4, ror #14
   163a4:	andeq	r6, r1, r4, ror #14
   163a8:	andeq	r6, r1, r8, ror r7
   163ac:	andeq	r6, r1, r4, ror #14
   163b0:	andeq	r6, r1, r8, ror #10
   163b4:	andeq	r6, r1, r4, ror #14
   163b8:	andeq	r6, r1, r4, ror #14
   163bc:	andeq	r6, r1, r4, ror #14
   163c0:	ldrdeq	r6, [r1], -r4
   163c4:	andeq	r6, r1, r4, ror #14
   163c8:	andeq	r6, r1, r8, lsl r6
   163cc:	andeq	r6, r1, r4, ror #14
   163d0:	andeq	r6, r1, r4, ror #14
   163d4:	andeq	r6, r1, r4, ror #15
   163d8:	mov	r1, #0
   163dc:	lsl	r3, r9, #10
   163e0:	lsl	r0, r8, #10
   163e4:	lsr	r2, r9, #22
   163e8:	cmp	r1, r9, lsr #22
   163ec:	orr	r3, r3, r8, lsr #22
   163f0:	mvnne	r0, #0
   163f4:	movwne	r2, #1
   163f8:	cmp	r1, r9, lsr #22
   163fc:	b	16480 <ftello64@plt+0x4fa8>
   16400:	ldr	r0, [sp, #12]
   16404:	orr	r6, r6, #2
   16408:	b	16874 <ftello64@plt+0x539c>
   1640c:	cmp	r7, #115	; 0x73
   16410:	bgt	16530 <ftello64@plt+0x5058>
   16414:	sub	r0, r7, #98	; 0x62
   16418:	cmp	r0, #11
   1641c:	bhi	166f0 <ftello64@plt+0x5218>
   16420:	add	r1, pc, #4
   16424:	mov	r2, #0
   16428:	ldr	pc, [r1, r0, lsl #2]
   1642c:	andeq	r6, r1, ip, asr r4
   16430:	andeq	r6, r1, ip, asr #16
   16434:	andeq	r6, r1, r4, ror #14
   16438:	andeq	r6, r1, r4, ror #14
   1643c:	andeq	r6, r1, r4, ror #14
   16440:	andeq	r6, r1, r8, ror #10
   16444:	andeq	r6, r1, r4, ror #14
   16448:	andeq	r6, r1, r4, ror #14
   1644c:	andeq	r6, r1, r4, ror #14
   16450:	ldrdeq	r6, [r1], -r4
   16454:	andeq	r6, r1, r4, ror #14
   16458:	andeq	r6, r1, r8, lsl r6
   1645c:	mov	r1, #0
   16460:	lsl	r3, r9, #9
   16464:	lsl	r0, r8, #9
   16468:	lsr	r2, r9, #23
   1646c:	cmp	r1, r9, lsr #23
   16470:	orr	r3, r3, r8, lsr #23
   16474:	mvnne	r0, #0
   16478:	movwne	r2, #1
   1647c:	cmp	r1, r9, lsr #23
   16480:	mvnne	r3, #0
   16484:	mov	r8, r0
   16488:	mov	r9, r3
   1648c:	b	1684c <ftello64@plt+0x5374>
   16490:	cmp	r0, #105	; 0x69
   16494:	mov	r3, #0
   16498:	bne	1637c <ftello64@plt+0x4ea4>
   1649c:	ldrb	r0, [r5, #2]
   164a0:	mov	r1, #1
   164a4:	cmp	r0, #66	; 0x42
   164a8:	movweq	r1, #3
   164ac:	str	r1, [sp, #8]
   164b0:	b	1637c <ftello64@plt+0x4ea4>
   164b4:	cmp	r7, #84	; 0x54
   164b8:	beq	16684 <ftello64@plt+0x51ac>
   164bc:	cmp	r7, #89	; 0x59
   164c0:	bne	16764 <ftello64@plt+0x528c>
   164c4:	mvn	r0, #0
   164c8:	mvn	r1, #0
   164cc:	mov	r2, r4
   164d0:	mov	r5, r3
   164d4:	bl	17de8 <ftello64@plt+0x6910>
   164d8:	mov	ip, r5
   164dc:	mvn	lr, #0
   164e0:	mov	r2, #0
   164e4:	mvn	r3, #7
   164e8:	mov	r5, r8
   164ec:	mov	r7, r9
   164f0:	umull	r8, r6, r5, r4
   164f4:	mvn	r9, #0
   164f8:	mla	r6, r5, ip, r6
   164fc:	subs	r5, r0, r5
   16500:	sbcs	r5, r1, r7
   16504:	mov	r5, #0
   16508:	movwcc	r5, #1
   1650c:	cmp	r5, #0
   16510:	mlaeq	r9, r7, r4, r6
   16514:	movne	r8, lr
   16518:	orrne	r2, r2, #1
   1651c:	adds	r3, r3, #1
   16520:	mov	r5, r8
   16524:	mov	r7, r9
   16528:	bcc	164f0 <ftello64@plt+0x5018>
   1652c:	b	1684c <ftello64@plt+0x5374>
   16530:	cmp	r7, #116	; 0x74
   16534:	beq	16684 <ftello64@plt+0x51ac>
   16538:	cmp	r7, #119	; 0x77
   1653c:	bne	16764 <ftello64@plt+0x528c>
   16540:	lsl	r1, r9, #1
   16544:	cmp	r9, #0
   16548:	lsl	r0, r8, #1
   1654c:	lsr	r2, r9, #31
   16550:	orr	r1, r1, r8, lsr #31
   16554:	mvnmi	r0, #0
   16558:	mvnmi	r1, #0
   1655c:	mov	r8, r0
   16560:	mov	r9, r1
   16564:	b	1684c <ftello64@plt+0x5374>
   16568:	mvn	r0, #0
   1656c:	mvn	r1, #0
   16570:	mov	r2, r4
   16574:	mov	r5, r3
   16578:	bl	17de8 <ftello64@plt+0x6910>
   1657c:	mov	ip, r5
   16580:	mvn	lr, #0
   16584:	mov	r2, #0
   16588:	mvn	r3, #2
   1658c:	mov	r6, r8
   16590:	mov	r5, r9
   16594:	umull	r8, r7, r6, r4
   16598:	mvn	r9, #0
   1659c:	mla	r7, r6, ip, r7
   165a0:	subs	r6, r0, r6
   165a4:	sbcs	r6, r1, r5
   165a8:	mov	r6, #0
   165ac:	movwcc	r6, #1
   165b0:	cmp	r6, #0
   165b4:	mlaeq	r9, r5, r4, r7
   165b8:	movne	r8, lr
   165bc:	orrne	r2, r2, #1
   165c0:	adds	r3, r3, #1
   165c4:	mov	r6, r8
   165c8:	mov	r5, r9
   165cc:	bcc	16594 <ftello64@plt+0x50bc>
   165d0:	b	1684c <ftello64@plt+0x5374>
   165d4:	mvn	r0, #0
   165d8:	mvn	r1, #0
   165dc:	mov	r2, r4
   165e0:	mov	r5, r3
   165e4:	bl	17de8 <ftello64@plt+0x6910>
   165e8:	subs	r0, r0, r8
   165ec:	mov	r2, #0
   165f0:	sbcs	r0, r1, r9
   165f4:	umull	r0, r1, r8, r4
   165f8:	movwcc	r2, #1
   165fc:	cmp	r2, #0
   16600:	mla	r1, r8, r5, r1
   16604:	mvnne	r0, #0
   16608:	mla	r9, r9, r4, r1
   1660c:	mvnne	r9, #0
   16610:	mov	r8, r0
   16614:	b	1684c <ftello64@plt+0x5374>
   16618:	mvn	r0, #0
   1661c:	mvn	r1, #0
   16620:	mov	r2, r4
   16624:	mov	r5, r3
   16628:	bl	17de8 <ftello64@plt+0x6910>
   1662c:	mov	ip, r5
   16630:	mvn	lr, #0
   16634:	mov	r2, #0
   16638:	mvn	r3, #1
   1663c:	mov	r6, r8
   16640:	mov	r5, r9
   16644:	umull	r8, r7, r6, r4
   16648:	mvn	r9, #0
   1664c:	mla	r7, r6, ip, r7
   16650:	subs	r6, r0, r6
   16654:	sbcs	r6, r1, r5
   16658:	mov	r6, #0
   1665c:	movwcc	r6, #1
   16660:	cmp	r6, #0
   16664:	mlaeq	r9, r5, r4, r7
   16668:	movne	r8, lr
   1666c:	orrne	r2, r2, #1
   16670:	adds	r3, r3, #1
   16674:	mov	r6, r8
   16678:	mov	r5, r9
   1667c:	bcc	16644 <ftello64@plt+0x516c>
   16680:	b	1684c <ftello64@plt+0x5374>
   16684:	mvn	r0, #0
   16688:	mvn	r1, #0
   1668c:	mov	r2, r4
   16690:	mov	r5, r3
   16694:	bl	17de8 <ftello64@plt+0x6910>
   16698:	mov	ip, r5
   1669c:	mvn	lr, #0
   166a0:	mov	r2, #0
   166a4:	mvn	r3, #3
   166a8:	mov	r6, r8
   166ac:	mov	r5, r9
   166b0:	umull	r8, r7, r6, r4
   166b4:	mvn	r9, #0
   166b8:	mla	r7, r6, ip, r7
   166bc:	subs	r6, r0, r6
   166c0:	sbcs	r6, r1, r5
   166c4:	mov	r6, #0
   166c8:	movwcc	r6, #1
   166cc:	cmp	r6, #0
   166d0:	mlaeq	r9, r5, r4, r7
   166d4:	movne	r8, lr
   166d8:	orrne	r2, r2, #1
   166dc:	adds	r3, r3, #1
   166e0:	mov	r6, r8
   166e4:	mov	r5, r9
   166e8:	bcc	166b0 <ftello64@plt+0x51d8>
   166ec:	b	1684c <ftello64@plt+0x5374>
   166f0:	cmp	r7, #90	; 0x5a
   166f4:	bne	16764 <ftello64@plt+0x528c>
   166f8:	mvn	r0, #0
   166fc:	mvn	r1, #0
   16700:	mov	r2, r4
   16704:	mov	r5, r3
   16708:	bl	17de8 <ftello64@plt+0x6910>
   1670c:	mov	ip, r5
   16710:	mvn	lr, #0
   16714:	mov	r2, #0
   16718:	mvn	r3, #6
   1671c:	mov	r5, r8
   16720:	mov	r7, r9
   16724:	umull	r8, r6, r5, r4
   16728:	mvn	r9, #0
   1672c:	mla	r6, r5, ip, r6
   16730:	subs	r5, r0, r5
   16734:	sbcs	r5, r1, r7
   16738:	mov	r5, #0
   1673c:	movwcc	r5, #1
   16740:	cmp	r5, #0
   16744:	mlaeq	r9, r7, r4, r6
   16748:	movne	r8, lr
   1674c:	orrne	r2, r2, #1
   16750:	adds	r3, r3, #1
   16754:	mov	r5, r8
   16758:	mov	r7, r9
   1675c:	bcc	16724 <ftello64@plt+0x524c>
   16760:	b	1684c <ftello64@plt+0x5374>
   16764:	ldr	r0, [sp, #12]
   16768:	strd	r8, [r0]
   1676c:	ldr	r6, [sp, #4]
   16770:	orr	r6, r6, #2
   16774:	b	16878 <ftello64@plt+0x53a0>
   16778:	mvn	r0, #0
   1677c:	mvn	r1, #0
   16780:	mov	r2, r4
   16784:	mov	r5, r3
   16788:	bl	17de8 <ftello64@plt+0x6910>
   1678c:	mov	ip, r5
   16790:	mvn	lr, #0
   16794:	mov	r2, #0
   16798:	mvn	r3, #5
   1679c:	mov	r5, r8
   167a0:	mov	r7, r9
   167a4:	umull	r8, r6, r5, r4
   167a8:	mvn	r9, #0
   167ac:	mla	r6, r5, ip, r6
   167b0:	subs	r5, r0, r5
   167b4:	sbcs	r5, r1, r7
   167b8:	mov	r5, #0
   167bc:	movwcc	r5, #1
   167c0:	cmp	r5, #0
   167c4:	mlaeq	r9, r7, r4, r6
   167c8:	movne	r8, lr
   167cc:	orrne	r2, r2, #1
   167d0:	adds	r3, r3, #1
   167d4:	mov	r5, r8
   167d8:	mov	r7, r9
   167dc:	bcc	167a4 <ftello64@plt+0x52cc>
   167e0:	b	1684c <ftello64@plt+0x5374>
   167e4:	mvn	r0, #0
   167e8:	mvn	r1, #0
   167ec:	mov	r2, r4
   167f0:	mov	r5, r3
   167f4:	bl	17de8 <ftello64@plt+0x6910>
   167f8:	mov	ip, r5
   167fc:	mvn	lr, #0
   16800:	mov	r2, #0
   16804:	mvn	r3, #4
   16808:	mov	r5, r8
   1680c:	mov	r7, r9
   16810:	umull	r8, r6, r5, r4
   16814:	mvn	r9, #0
   16818:	mla	r6, r5, ip, r6
   1681c:	subs	r5, r0, r5
   16820:	sbcs	r5, r1, r7
   16824:	mov	r5, #0
   16828:	movwcc	r5, #1
   1682c:	cmp	r5, #0
   16830:	mlaeq	r9, r7, r4, r6
   16834:	movne	r8, lr
   16838:	orrne	r2, r2, #1
   1683c:	adds	r3, r3, #1
   16840:	mov	r5, r8
   16844:	mov	r7, r9
   16848:	bcc	16810 <ftello64@plt+0x5338>
   1684c:	ldr	r1, [sp]
   16850:	ldr	r3, [sp, #8]
   16854:	ldr	r6, [sp, #4]
   16858:	add	r0, r1, r3
   1685c:	orr	r6, r2, r6
   16860:	str	r0, [sl]
   16864:	ldrb	r0, [r1, r3]
   16868:	cmp	r0, #0
   1686c:	orrne	r6, r6, #2
   16870:	ldr	r0, [sp, #12]
   16874:	strd	r8, [r0]
   16878:	mov	r0, r6
   1687c:	sub	sp, fp, #28
   16880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16884:	movw	r0, #35686	; 0x8b66
   16888:	movw	r1, #35724	; 0x8b8c
   1688c:	movw	r3, #35740	; 0x8b9c
   16890:	mov	r2, #85	; 0x55
   16894:	movt	r0, #1
   16898:	movt	r1, #1
   1689c:	movt	r3, #1
   168a0:	bl	114cc <__assert_fail@plt>
   168a4:	clz	r2, r1
   168a8:	clz	r3, r0
   168ac:	lsr	r2, r2, #5
   168b0:	lsr	r3, r3, #5
   168b4:	orrs	r2, r3, r2
   168b8:	movwne	r1, #1
   168bc:	movwne	r0, #1
   168c0:	cmp	r1, #0
   168c4:	beq	168f4 <ftello64@plt+0x541c>
   168c8:	mvn	r2, #-2147483648	; 0x80000000
   168cc:	udiv	r2, r2, r1
   168d0:	cmp	r2, r0
   168d4:	bcs	168f4 <ftello64@plt+0x541c>
   168d8:	push	{fp, lr}
   168dc:	mov	fp, sp
   168e0:	bl	113ac <__errno_location@plt>
   168e4:	mov	r1, #12
   168e8:	str	r1, [r0]
   168ec:	mov	r0, #0
   168f0:	pop	{fp, pc}
   168f4:	b	111cc <calloc@plt>
   168f8:	cmp	r0, #0
   168fc:	movweq	r0, #1
   16900:	cmn	r0, #1
   16904:	ble	1690c <ftello64@plt+0x5434>
   16908:	b	11328 <malloc@plt>
   1690c:	push	{fp, lr}
   16910:	mov	fp, sp
   16914:	bl	113ac <__errno_location@plt>
   16918:	mov	r1, #12
   1691c:	str	r1, [r0]
   16920:	mov	r0, #0
   16924:	pop	{fp, pc}
   16928:	push	{fp, lr}
   1692c:	mov	fp, sp
   16930:	cmp	r0, #0
   16934:	beq	16950 <ftello64@plt+0x5478>
   16938:	cmp	r1, #0
   1693c:	beq	1695c <ftello64@plt+0x5484>
   16940:	cmn	r1, #1
   16944:	ble	16964 <ftello64@plt+0x548c>
   16948:	pop	{fp, lr}
   1694c:	b	1128c <realloc@plt>
   16950:	mov	r0, r1
   16954:	pop	{fp, lr}
   16958:	b	168f8 <ftello64@plt+0x5420>
   1695c:	bl	16aa4 <ftello64@plt+0x55cc>
   16960:	b	16970 <ftello64@plt+0x5498>
   16964:	bl	113ac <__errno_location@plt>
   16968:	mov	r1, #12
   1696c:	str	r1, [r0]
   16970:	mov	r0, #0
   16974:	pop	{fp, pc}
   16978:	push	{r4, r5, r6, sl, fp, lr}
   1697c:	add	fp, sp, #16
   16980:	mov	r4, r0
   16984:	bl	112ec <__fpending@plt>
   16988:	mov	r5, r0
   1698c:	mov	r0, r4
   16990:	bl	112f8 <ferror_unlocked@plt>
   16994:	mov	r6, r0
   16998:	mov	r0, r4
   1699c:	bl	12728 <ftello64@plt+0x1250>
   169a0:	cmp	r6, #0
   169a4:	beq	169c4 <ftello64@plt+0x54ec>
   169a8:	mvn	r4, #0
   169ac:	cmp	r0, #0
   169b0:	bne	169f0 <ftello64@plt+0x5518>
   169b4:	bl	113ac <__errno_location@plt>
   169b8:	mov	r1, #0
   169bc:	str	r1, [r0]
   169c0:	b	169f0 <ftello64@plt+0x5518>
   169c4:	cmp	r0, #0
   169c8:	mov	r4, r0
   169cc:	mvnne	r4, #0
   169d0:	cmp	r5, #0
   169d4:	bne	169f0 <ftello64@plt+0x5518>
   169d8:	cmp	r0, #0
   169dc:	beq	169f0 <ftello64@plt+0x5518>
   169e0:	bl	113ac <__errno_location@plt>
   169e4:	ldr	r0, [r0]
   169e8:	subs	r4, r0, #9
   169ec:	mvnne	r4, #0
   169f0:	mov	r0, r4
   169f4:	pop	{r4, r5, r6, sl, fp, pc}
   169f8:	push	{r4, r5, r6, r7, fp, lr}
   169fc:	add	fp, sp, #16
   16a00:	mov	r5, r1
   16a04:	bl	11460 <fopen64@plt>
   16a08:	mov	r4, #0
   16a0c:	cmp	r0, #0
   16a10:	beq	16a9c <ftello64@plt+0x55c4>
   16a14:	mov	r6, r0
   16a18:	bl	113e8 <fileno@plt>
   16a1c:	cmp	r0, #2
   16a20:	bhi	16a7c <ftello64@plt+0x55a4>
   16a24:	bl	17b04 <ftello64@plt+0x662c>
   16a28:	cmn	r0, #1
   16a2c:	ble	16a84 <ftello64@plt+0x55ac>
   16a30:	mov	r7, r0
   16a34:	mov	r0, r6
   16a38:	bl	12728 <ftello64@plt+0x1250>
   16a3c:	cmp	r0, #0
   16a40:	bne	16a5c <ftello64@plt+0x5584>
   16a44:	mov	r0, r7
   16a48:	mov	r1, r5
   16a4c:	bl	111c0 <fdopen@plt>
   16a50:	mov	r4, r0
   16a54:	cmp	r0, #0
   16a58:	bne	16a9c <ftello64@plt+0x55c4>
   16a5c:	bl	113ac <__errno_location@plt>
   16a60:	ldr	r5, [r0]
   16a64:	mov	r4, r0
   16a68:	mov	r0, r7
   16a6c:	bl	114c0 <close@plt>
   16a70:	str	r5, [r4]
   16a74:	mov	r4, #0
   16a78:	b	16a9c <ftello64@plt+0x55c4>
   16a7c:	mov	r4, r6
   16a80:	b	16a9c <ftello64@plt+0x55c4>
   16a84:	bl	113ac <__errno_location@plt>
   16a88:	ldr	r7, [r0]
   16a8c:	mov	r5, r0
   16a90:	mov	r0, r6
   16a94:	bl	12728 <ftello64@plt+0x1250>
   16a98:	str	r7, [r5]
   16a9c:	mov	r0, r4
   16aa0:	pop	{r4, r5, r6, r7, fp, pc}
   16aa4:	push	{r4, r5, r6, sl, fp, lr}
   16aa8:	add	fp, sp, #16
   16aac:	mov	r4, r0
   16ab0:	bl	113ac <__errno_location@plt>
   16ab4:	ldr	r6, [r0]
   16ab8:	mov	r5, r0
   16abc:	mov	r0, r4
   16ac0:	bl	11214 <free@plt>
   16ac4:	str	r6, [r5]
   16ac8:	pop	{r4, r5, r6, sl, fp, pc}
   16acc:	andeq	r0, r0, r0
   16ad0:	ldr	r0, [r0, #8]
   16ad4:	bx	lr
   16ad8:	ldr	r0, [r0, #12]
   16adc:	bx	lr
   16ae0:	ldr	r0, [r0, #16]
   16ae4:	bx	lr
   16ae8:	ldm	r0, {r2, ip}
   16aec:	mov	r0, #0
   16af0:	cmp	r2, ip
   16af4:	bxcs	lr
   16af8:	mov	r0, #0
   16afc:	ldr	r1, [r2]
   16b00:	cmp	r1, #0
   16b04:	beq	16b28 <ftello64@plt+0x5650>
   16b08:	mov	r3, #0
   16b0c:	mov	r1, r2
   16b10:	ldr	r1, [r1, #4]
   16b14:	add	r3, r3, #1
   16b18:	cmp	r1, #0
   16b1c:	bne	16b10 <ftello64@plt+0x5638>
   16b20:	cmp	r3, r0
   16b24:	movhi	r0, r3
   16b28:	add	r2, r2, #8
   16b2c:	cmp	r2, ip
   16b30:	bcc	16afc <ftello64@plt+0x5624>
   16b34:	bx	lr
   16b38:	push	{fp, lr}
   16b3c:	mov	fp, sp
   16b40:	ldm	r0, {r3, ip}
   16b44:	mov	lr, #0
   16b48:	mov	r1, #0
   16b4c:	cmp	r3, ip
   16b50:	bcs	16b8c <ftello64@plt+0x56b4>
   16b54:	mov	r1, #0
   16b58:	mov	lr, #0
   16b5c:	ldr	r2, [r3]
   16b60:	cmp	r2, #0
   16b64:	beq	16b80 <ftello64@plt+0x56a8>
   16b68:	mov	r2, r3
   16b6c:	ldr	r2, [r2, #4]
   16b70:	add	r1, r1, #1
   16b74:	cmp	r2, #0
   16b78:	bne	16b6c <ftello64@plt+0x5694>
   16b7c:	add	lr, lr, #1
   16b80:	add	r3, r3, #8
   16b84:	cmp	r3, ip
   16b88:	bcc	16b5c <ftello64@plt+0x5684>
   16b8c:	ldr	r2, [r0, #12]
   16b90:	cmp	lr, r2
   16b94:	bne	16bac <ftello64@plt+0x56d4>
   16b98:	ldr	r2, [r0, #16]
   16b9c:	mov	r0, #1
   16ba0:	cmp	r1, r2
   16ba4:	movne	r0, #0
   16ba8:	pop	{fp, pc}
   16bac:	mov	r0, #0
   16bb0:	pop	{fp, pc}
   16bb4:	nop	{0}
   16bb8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16bbc:	add	fp, sp, #24
   16bc0:	sub	sp, sp, #8
   16bc4:	ldr	r6, [r0]
   16bc8:	ldmib	r0, {r2, r7, r8}
   16bcc:	ldr	r3, [r0, #16]
   16bd0:	mov	r4, r1
   16bd4:	mov	r5, #0
   16bd8:	cmp	r6, r2
   16bdc:	bcs	16c1c <ftello64@plt+0x5744>
   16be0:	mov	r5, #0
   16be4:	ldr	r0, [r6]
   16be8:	cmp	r0, #0
   16bec:	beq	16c10 <ftello64@plt+0x5738>
   16bf0:	mov	r0, #0
   16bf4:	mov	r1, r6
   16bf8:	ldr	r1, [r1, #4]
   16bfc:	add	r0, r0, #1
   16c00:	cmp	r1, #0
   16c04:	bne	16bf8 <ftello64@plt+0x5720>
   16c08:	cmp	r0, r5
   16c0c:	movhi	r5, r0
   16c10:	add	r6, r6, #8
   16c14:	cmp	r6, r2
   16c18:	bcc	16be4 <ftello64@plt+0x570c>
   16c1c:	movw	r2, #35819	; 0x8beb
   16c20:	mov	r0, r4
   16c24:	mov	r1, #1
   16c28:	movt	r2, #1
   16c2c:	bl	11400 <__fprintf_chk@plt>
   16c30:	movw	r2, #35843	; 0x8c03
   16c34:	mov	r0, r4
   16c38:	mov	r1, #1
   16c3c:	mov	r3, r7
   16c40:	movt	r2, #1
   16c44:	bl	11400 <__fprintf_chk@plt>
   16c48:	vmov	s0, r8
   16c4c:	vldr	d16, [pc, #76]	; 16ca0 <ftello64@plt+0x57c8>
   16c50:	movw	r2, #35867	; 0x8c1b
   16c54:	mov	r0, r4
   16c58:	mov	r1, #1
   16c5c:	mov	r3, r8
   16c60:	movt	r2, #1
   16c64:	vcvt.f64.u32	d17, s0
   16c68:	vmov	s0, r7
   16c6c:	vcvt.f64.u32	d18, s0
   16c70:	vmul.f64	d16, d17, d16
   16c74:	vdiv.f64	d16, d16, d18
   16c78:	vstr	d16, [sp]
   16c7c:	bl	11400 <__fprintf_chk@plt>
   16c80:	movw	r2, #35900	; 0x8c3c
   16c84:	mov	r0, r4
   16c88:	mov	r1, #1
   16c8c:	mov	r3, r5
   16c90:	movt	r2, #1
   16c94:	sub	sp, fp, #24
   16c98:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   16c9c:	b	11400 <__fprintf_chk@plt>
   16ca0:	andeq	r0, r0, r0
   16ca4:	subsmi	r0, r9, r0
   16ca8:	push	{r4, r5, r6, r7, fp, lr}
   16cac:	add	fp, sp, #16
   16cb0:	mov	r4, r1
   16cb4:	ldr	r1, [r0, #8]
   16cb8:	ldr	r2, [r0, #24]
   16cbc:	mov	r5, r0
   16cc0:	mov	r0, r4
   16cc4:	blx	r2
   16cc8:	ldr	r1, [r5, #8]
   16ccc:	cmp	r0, r1
   16cd0:	bcs	16d30 <ftello64@plt+0x5858>
   16cd4:	ldr	r7, [r5]
   16cd8:	mov	r6, #0
   16cdc:	ldr	r1, [r7, r0, lsl #3]!
   16ce0:	cmp	r1, #0
   16ce4:	cmpne	r7, #0
   16ce8:	bne	16d18 <ftello64@plt+0x5840>
   16cec:	mov	r0, r6
   16cf0:	pop	{r4, r5, r6, r7, fp, pc}
   16cf4:	ldr	r2, [r5, #28]
   16cf8:	mov	r0, r4
   16cfc:	blx	r2
   16d00:	cmp	r0, #0
   16d04:	bne	16d28 <ftello64@plt+0x5850>
   16d08:	ldr	r7, [r7, #4]
   16d0c:	cmp	r7, #0
   16d10:	beq	16cec <ftello64@plt+0x5814>
   16d14:	ldr	r1, [r7]
   16d18:	cmp	r1, r4
   16d1c:	bne	16cf4 <ftello64@plt+0x581c>
   16d20:	mov	r6, r4
   16d24:	b	16cec <ftello64@plt+0x5814>
   16d28:	ldr	r6, [r7]
   16d2c:	b	16cec <ftello64@plt+0x5814>
   16d30:	bl	114a8 <abort@plt>
   16d34:	push	{fp, lr}
   16d38:	mov	fp, sp
   16d3c:	ldr	r1, [r0, #16]
   16d40:	cmp	r1, #0
   16d44:	beq	16d64 <ftello64@plt+0x588c>
   16d48:	ldm	r0, {r1, r2}
   16d4c:	cmp	r1, r2
   16d50:	bcs	16d6c <ftello64@plt+0x5894>
   16d54:	ldr	r0, [r1], #8
   16d58:	cmp	r0, #0
   16d5c:	beq	16d4c <ftello64@plt+0x5874>
   16d60:	pop	{fp, pc}
   16d64:	mov	r0, #0
   16d68:	pop	{fp, pc}
   16d6c:	bl	114a8 <abort@plt>
   16d70:	push	{r4, r5, fp, lr}
   16d74:	add	fp, sp, #8
   16d78:	mov	r5, r1
   16d7c:	ldr	r1, [r0, #8]
   16d80:	ldr	r2, [r0, #24]
   16d84:	mov	r4, r0
   16d88:	mov	r0, r5
   16d8c:	blx	r2
   16d90:	ldr	r1, [r4, #8]
   16d94:	cmp	r0, r1
   16d98:	bcs	16dfc <ftello64@plt+0x5924>
   16d9c:	ldr	r1, [r4]
   16da0:	add	r2, r1, r0, lsl #3
   16da4:	ldr	r3, [r2]
   16da8:	ldr	r2, [r2, #4]
   16dac:	cmp	r3, r5
   16db0:	beq	16dc0 <ftello64@plt+0x58e8>
   16db4:	cmp	r2, #0
   16db8:	bne	16da4 <ftello64@plt+0x58cc>
   16dbc:	b	16dd0 <ftello64@plt+0x58f8>
   16dc0:	cmp	r2, #0
   16dc4:	beq	16dd0 <ftello64@plt+0x58f8>
   16dc8:	ldr	r0, [r2]
   16dcc:	pop	{r4, r5, fp, pc}
   16dd0:	ldr	r2, [r4, #4]
   16dd4:	add	r0, r1, r0, lsl #3
   16dd8:	add	r1, r0, #8
   16ddc:	cmp	r1, r2
   16de0:	bcs	16df4 <ftello64@plt+0x591c>
   16de4:	ldr	r0, [r1], #8
   16de8:	cmp	r0, #0
   16dec:	beq	16ddc <ftello64@plt+0x5904>
   16df0:	pop	{r4, r5, fp, pc}
   16df4:	mov	r0, #0
   16df8:	pop	{r4, r5, fp, pc}
   16dfc:	bl	114a8 <abort@plt>
   16e00:	push	{r4, r5, fp, lr}
   16e04:	add	fp, sp, #8
   16e08:	ldm	r0, {r5, lr}
   16e0c:	mov	ip, r0
   16e10:	mov	r0, #0
   16e14:	cmp	r5, lr
   16e18:	popcs	{r4, r5, fp, pc}
   16e1c:	mov	r0, #0
   16e20:	ldr	r3, [r5]
   16e24:	cmp	r3, #0
   16e28:	cmpne	r5, #0
   16e2c:	bne	16e40 <ftello64@plt+0x5968>
   16e30:	add	r5, r5, #8
   16e34:	cmp	r5, lr
   16e38:	bcc	16e20 <ftello64@plt+0x5948>
   16e3c:	b	16e6c <ftello64@plt+0x5994>
   16e40:	mov	r3, r5
   16e44:	cmp	r0, r2
   16e48:	bcs	16e6c <ftello64@plt+0x5994>
   16e4c:	ldr	r4, [r3]
   16e50:	str	r4, [r1, r0, lsl #2]
   16e54:	add	r0, r0, #1
   16e58:	ldr	r3, [r3, #4]
   16e5c:	cmp	r3, #0
   16e60:	bne	16e44 <ftello64@plt+0x596c>
   16e64:	ldr	lr, [ip, #4]
   16e68:	b	16e30 <ftello64@plt+0x5958>
   16e6c:	pop	{r4, r5, fp, pc}
   16e70:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16e74:	add	fp, sp, #24
   16e78:	mov	r5, r1
   16e7c:	ldr	r4, [r0]
   16e80:	ldr	r1, [r0, #4]
   16e84:	mov	r6, #0
   16e88:	cmp	r4, r1
   16e8c:	bcs	16f00 <ftello64@plt+0x5a28>
   16e90:	mov	r9, r2
   16e94:	mov	r8, r0
   16e98:	mov	r6, #0
   16e9c:	ldr	r0, [r4]
   16ea0:	cmp	r0, #0
   16ea4:	cmpne	r4, #0
   16ea8:	bne	16ebc <ftello64@plt+0x59e4>
   16eac:	add	r4, r4, #8
   16eb0:	cmp	r4, r1
   16eb4:	bcc	16e9c <ftello64@plt+0x59c4>
   16eb8:	b	16f00 <ftello64@plt+0x5a28>
   16ebc:	mov	r1, r9
   16ec0:	blx	r5
   16ec4:	cmp	r0, #0
   16ec8:	beq	16f00 <ftello64@plt+0x5a28>
   16ecc:	mov	r7, r4
   16ed0:	ldr	r7, [r7, #4]
   16ed4:	add	r6, r6, #1
   16ed8:	cmp	r7, #0
   16edc:	beq	16ef8 <ftello64@plt+0x5a20>
   16ee0:	ldr	r0, [r7]
   16ee4:	mov	r1, r9
   16ee8:	blx	r5
   16eec:	cmp	r0, #0
   16ef0:	bne	16ed0 <ftello64@plt+0x59f8>
   16ef4:	b	16f00 <ftello64@plt+0x5a28>
   16ef8:	ldr	r1, [r8, #4]
   16efc:	b	16eac <ftello64@plt+0x59d4>
   16f00:	mov	r0, r6
   16f04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16f08:	ldrb	r2, [r0]
   16f0c:	cmp	r2, #0
   16f10:	moveq	r0, #0
   16f14:	bxeq	lr
   16f18:	add	r3, r0, #1
   16f1c:	mov	r0, #0
   16f20:	rsb	r0, r0, r0, lsl #5
   16f24:	uxtab	r0, r0, r2
   16f28:	udiv	r2, r0, r1
   16f2c:	mls	r0, r2, r1, r0
   16f30:	ldrb	r2, [r3], #1
   16f34:	cmp	r2, #0
   16f38:	bne	16f20 <ftello64@plt+0x5a48>
   16f3c:	bx	lr
   16f40:	movw	r1, #35928	; 0x8c58
   16f44:	movt	r1, #1
   16f48:	vld1.32	{d16-d17}, [r1]!
   16f4c:	ldr	r1, [r1]
   16f50:	vst1.32	{d16-d17}, [r0]!
   16f54:	str	r1, [r0]
   16f58:	bx	lr
   16f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f60:	add	fp, sp, #28
   16f64:	sub	sp, sp, #4
   16f68:	movw	sl, #28752	; 0x7050
   16f6c:	cmp	r3, #0
   16f70:	movw	r5, #28732	; 0x703c
   16f74:	mov	r8, r0
   16f78:	mov	r0, #40	; 0x28
   16f7c:	mov	r7, r1
   16f80:	movt	sl, #1
   16f84:	movne	sl, r3
   16f88:	cmp	r2, #0
   16f8c:	movt	r5, #1
   16f90:	movne	r5, r2
   16f94:	bl	168f8 <ftello64@plt+0x5420>
   16f98:	mov	r9, #0
   16f9c:	cmp	r0, #0
   16fa0:	beq	17030 <ftello64@plt+0x5b58>
   16fa4:	movw	r6, #35928	; 0x8c58
   16fa8:	cmp	r7, #0
   16fac:	mov	r4, r0
   16fb0:	movt	r6, #1
   16fb4:	movne	r6, r7
   16fb8:	str	r6, [r0, #20]
   16fbc:	bl	17060 <ftello64@plt+0x5b88>
   16fc0:	cmp	r0, #0
   16fc4:	beq	17028 <ftello64@plt+0x5b50>
   16fc8:	mov	r0, r8
   16fcc:	mov	r1, r6
   16fd0:	bl	1710c <ftello64@plt+0x5c34>
   16fd4:	cmp	r0, #0
   16fd8:	str	r0, [r4, #8]
   16fdc:	beq	17028 <ftello64@plt+0x5b50>
   16fe0:	mov	r1, #8
   16fe4:	bl	168a4 <ftello64@plt+0x53cc>
   16fe8:	cmp	r0, #0
   16fec:	str	r0, [r4]
   16ff0:	beq	17028 <ftello64@plt+0x5b50>
   16ff4:	ldr	r1, [fp, #8]
   16ff8:	mov	r2, #0
   16ffc:	str	r5, [r4, #24]
   17000:	str	sl, [r4, #28]
   17004:	mov	r9, r4
   17008:	str	r1, [r4, #32]
   1700c:	str	r2, [r4, #36]	; 0x24
   17010:	str	r2, [r4, #12]
   17014:	str	r2, [r4, #16]
   17018:	ldr	r1, [r4, #8]
   1701c:	add	r0, r0, r1, lsl #3
   17020:	str	r0, [r4, #4]
   17024:	b	17030 <ftello64@plt+0x5b58>
   17028:	mov	r0, r4
   1702c:	bl	16aa4 <ftello64@plt+0x55cc>
   17030:	mov	r0, r9
   17034:	sub	sp, fp, #28
   17038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1703c:	ror	r2, r0, #3
   17040:	udiv	r2, r2, r1
   17044:	mul	r1, r2, r1
   17048:	rsb	r0, r1, r0, ror #3
   1704c:	bx	lr
   17050:	sub	r0, r0, r1
   17054:	clz	r0, r0
   17058:	lsr	r0, r0, #5
   1705c:	bx	lr
   17060:	ldr	r3, [r0, #20]
   17064:	movw	r2, #35928	; 0x8c58
   17068:	mov	r1, r0
   1706c:	mov	r0, #1
   17070:	movt	r2, #1
   17074:	cmp	r3, r2
   17078:	beq	170fc <ftello64@plt+0x5c24>
   1707c:	vldr	s2, [pc, #124]	; 17100 <ftello64@plt+0x5c28>
   17080:	vldr	s0, [r3, #8]
   17084:	vcmpe.f32	s0, s2
   17088:	vmrs	APSR_nzcv, fpscr
   1708c:	ble	170f4 <ftello64@plt+0x5c1c>
   17090:	vldr	s4, [pc, #108]	; 17104 <ftello64@plt+0x5c2c>
   17094:	vcmpe.f32	s0, s4
   17098:	vmrs	APSR_nzcv, fpscr
   1709c:	bpl	170f4 <ftello64@plt+0x5c1c>
   170a0:	vldr	s4, [pc, #96]	; 17108 <ftello64@plt+0x5c30>
   170a4:	vldr	s6, [r3, #12]
   170a8:	vcmpe.f32	s6, s4
   170ac:	vmrs	APSR_nzcv, fpscr
   170b0:	ble	170f4 <ftello64@plt+0x5c1c>
   170b4:	vldr	s4, [r3]
   170b8:	vcmpe.f32	s4, #0.0
   170bc:	vmrs	APSR_nzcv, fpscr
   170c0:	blt	170f4 <ftello64@plt+0x5c1c>
   170c4:	vadd.f32	s2, s4, s2
   170c8:	vcmpe.f32	s2, s0
   170cc:	vmrs	APSR_nzcv, fpscr
   170d0:	bpl	170f4 <ftello64@plt+0x5c1c>
   170d4:	vldr	s0, [r3, #4]
   170d8:	vmov.f32	s4, #112	; 0x3f800000  1.0
   170dc:	vcmpe.f32	s0, s4
   170e0:	vmrs	APSR_nzcv, fpscr
   170e4:	bhi	170f4 <ftello64@plt+0x5c1c>
   170e8:	vcmpe.f32	s2, s0
   170ec:	vmrs	APSR_nzcv, fpscr
   170f0:	bxmi	lr
   170f4:	mov	r0, #0
   170f8:	str	r2, [r1, #20]
   170fc:	bx	lr
   17100:	stclcc	12, cr12, [ip, #820]	; 0x334
   17104:	svccc	0x00666666
   17108:	svccc	0x008ccccd
   1710c:	ldrb	r2, [r1, #16]
   17110:	cmp	r2, #0
   17114:	bne	17144 <ftello64@plt+0x5c6c>
   17118:	vmov	s2, r0
   1711c:	vldr	s0, [r1, #8]
   17120:	vldr	s4, [pc, #156]	; 171c4 <ftello64@plt+0x5cec>
   17124:	mov	r0, #0
   17128:	vcvt.f32.u32	s2, s2
   1712c:	vdiv.f32	s2, s2, s0
   17130:	vcmpe.f32	s2, s4
   17134:	vcvt.u32.f32	s0, s2
   17138:	vmrs	APSR_nzcv, fpscr
   1713c:	bxge	lr
   17140:	vmov	r0, s0
   17144:	cmp	r0, #10
   17148:	movls	r0, #10
   1714c:	orr	r0, r0, #1
   17150:	cmn	r0, #1
   17154:	beq	171b0 <ftello64@plt+0x5cd8>
   17158:	mov	r1, #3
   1715c:	cmp	r0, #10
   17160:	bcc	17198 <ftello64@plt+0x5cc0>
   17164:	mov	r1, #3
   17168:	mov	ip, #9
   1716c:	mov	r2, #12
   17170:	udiv	r3, r0, r1
   17174:	mls	r3, r3, r1, r0
   17178:	cmp	r3, #0
   1717c:	beq	17198 <ftello64@plt+0x5cc0>
   17180:	add	r3, ip, r2
   17184:	add	r2, r2, #8
   17188:	add	r1, r1, #2
   1718c:	add	ip, r3, #4
   17190:	cmp	ip, r0
   17194:	bcc	17170 <ftello64@plt+0x5c98>
   17198:	udiv	r2, r0, r1
   1719c:	mls	r1, r2, r1, r0
   171a0:	cmp	r1, #0
   171a4:	bne	171b8 <ftello64@plt+0x5ce0>
   171a8:	add	r0, r0, #2
   171ac:	b	17150 <ftello64@plt+0x5c78>
   171b0:	mov	r0, #0
   171b4:	bx	lr
   171b8:	cmp	r0, #536870912	; 0x20000000
   171bc:	movcs	r0, #0
   171c0:	bx	lr
   171c4:	svcmi	0x00800000
   171c8:	push	{r4, r5, r6, r7, fp, lr}
   171cc:	add	fp, sp, #16
   171d0:	mov	r4, r0
   171d4:	ldr	r5, [r0]
   171d8:	ldr	r0, [r0, #4]
   171dc:	cmp	r5, r0
   171e0:	bcs	17278 <ftello64@plt+0x5da0>
   171e4:	mov	r6, #0
   171e8:	ldr	r1, [r5]
   171ec:	cmp	r1, #0
   171f0:	beq	1726c <ftello64@plt+0x5d94>
   171f4:	ldr	r1, [r4, #32]
   171f8:	ldr	r7, [r5, #4]
   171fc:	cmp	r1, #0
   17200:	mov	r0, r1
   17204:	movwne	r0, #1
   17208:	cmp	r7, #0
   1720c:	beq	17250 <ftello64@plt+0x5d78>
   17210:	tst	r0, #1
   17214:	beq	17224 <ftello64@plt+0x5d4c>
   17218:	ldr	r0, [r7]
   1721c:	blx	r1
   17220:	ldr	r1, [r4, #32]
   17224:	str	r6, [r7]
   17228:	cmp	r1, #0
   1722c:	ldr	r2, [r7, #4]
   17230:	ldr	r0, [r4, #36]	; 0x24
   17234:	str	r0, [r7, #4]
   17238:	mov	r0, r1
   1723c:	str	r7, [r4, #36]	; 0x24
   17240:	movwne	r0, #1
   17244:	cmp	r2, #0
   17248:	mov	r7, r2
   1724c:	bne	17210 <ftello64@plt+0x5d38>
   17250:	cmp	r0, #0
   17254:	beq	17260 <ftello64@plt+0x5d88>
   17258:	ldr	r0, [r5]
   1725c:	blx	r1
   17260:	str	r6, [r5]
   17264:	str	r6, [r5, #4]
   17268:	ldr	r0, [r4, #4]
   1726c:	add	r5, r5, #8
   17270:	cmp	r5, r0
   17274:	bcc	171e8 <ftello64@plt+0x5d10>
   17278:	mov	r0, #0
   1727c:	str	r0, [r4, #12]
   17280:	str	r0, [r4, #16]
   17284:	pop	{r4, r5, r6, r7, fp, pc}
   17288:	push	{r4, r5, r6, sl, fp, lr}
   1728c:	add	fp, sp, #16
   17290:	mov	r4, r0
   17294:	ldr	r0, [r0, #32]
   17298:	cmp	r0, #0
   1729c:	beq	17300 <ftello64@plt+0x5e28>
   172a0:	ldr	r0, [r4, #16]
   172a4:	cmp	r0, #0
   172a8:	beq	17300 <ftello64@plt+0x5e28>
   172ac:	ldr	r5, [r4]
   172b0:	ldr	r1, [r4, #4]
   172b4:	cmp	r5, r1
   172b8:	bcs	17300 <ftello64@plt+0x5e28>
   172bc:	ldr	r0, [r5]
   172c0:	cmp	r0, #0
   172c4:	cmpne	r5, #0
   172c8:	beq	172f8 <ftello64@plt+0x5e20>
   172cc:	ldr	r1, [r4, #32]
   172d0:	blx	r1
   172d4:	ldr	r6, [r5, #4]
   172d8:	cmp	r6, #0
   172dc:	beq	172f4 <ftello64@plt+0x5e1c>
   172e0:	ldr	r1, [r4, #32]
   172e4:	ldr	r0, [r6]
   172e8:	blx	r1
   172ec:	ldr	r6, [r6, #4]
   172f0:	b	172d8 <ftello64@plt+0x5e00>
   172f4:	ldr	r1, [r4, #4]
   172f8:	add	r5, r5, #8
   172fc:	b	172b4 <ftello64@plt+0x5ddc>
   17300:	ldr	r5, [r4]
   17304:	ldr	r1, [r4, #4]
   17308:	cmp	r5, r1
   1730c:	bcs	1733c <ftello64@plt+0x5e64>
   17310:	ldr	r0, [r5, #4]
   17314:	cmp	r0, #0
   17318:	beq	17334 <ftello64@plt+0x5e5c>
   1731c:	ldr	r6, [r0, #4]
   17320:	bl	16aa4 <ftello64@plt+0x55cc>
   17324:	cmp	r6, #0
   17328:	mov	r0, r6
   1732c:	bne	1731c <ftello64@plt+0x5e44>
   17330:	ldr	r1, [r4, #4]
   17334:	add	r5, r5, #8
   17338:	b	17308 <ftello64@plt+0x5e30>
   1733c:	ldr	r0, [r4, #36]	; 0x24
   17340:	cmp	r0, #0
   17344:	beq	1735c <ftello64@plt+0x5e84>
   17348:	ldr	r5, [r0, #4]
   1734c:	bl	16aa4 <ftello64@plt+0x55cc>
   17350:	cmp	r5, #0
   17354:	mov	r0, r5
   17358:	bne	17348 <ftello64@plt+0x5e70>
   1735c:	ldr	r0, [r4]
   17360:	bl	16aa4 <ftello64@plt+0x55cc>
   17364:	mov	r0, r4
   17368:	pop	{r4, r5, r6, sl, fp, lr}
   1736c:	b	16aa4 <ftello64@plt+0x55cc>
   17370:	push	{r4, r5, r6, r7, fp, lr}
   17374:	add	fp, sp, #16
   17378:	sub	sp, sp, #40	; 0x28
   1737c:	mov	r7, r0
   17380:	mov	r2, r1
   17384:	mov	r4, r0
   17388:	ldr	r1, [r7, #20]!
   1738c:	mov	r0, r2
   17390:	bl	1710c <ftello64@plt+0x5c34>
   17394:	mov	r5, #0
   17398:	cmp	r0, #0
   1739c:	beq	17430 <ftello64@plt+0x5f58>
   173a0:	mov	r6, r0
   173a4:	ldr	r0, [r4, #8]
   173a8:	cmp	r6, r0
   173ac:	beq	1742c <ftello64@plt+0x5f54>
   173b0:	mov	r0, r6
   173b4:	mov	r1, #8
   173b8:	bl	168a4 <ftello64@plt+0x53cc>
   173bc:	cmp	r0, #0
   173c0:	str	r0, [sp]
   173c4:	beq	17430 <ftello64@plt+0x5f58>
   173c8:	add	r0, r0, r6, lsl #3
   173cc:	mov	r1, #0
   173d0:	mov	r5, sp
   173d4:	mov	r2, #0
   173d8:	str	r1, [sp, #16]
   173dc:	str	r1, [sp, #12]
   173e0:	str	r6, [sp, #8]
   173e4:	mov	r1, r4
   173e8:	str	r0, [sp, #4]
   173ec:	add	r0, r5, #20
   173f0:	vld1.32	{d16-d17}, [r7]
   173f4:	vst1.32	{d16-d17}, [r0]
   173f8:	ldr	r0, [r4, #36]	; 0x24
   173fc:	str	r0, [sp, #36]	; 0x24
   17400:	mov	r0, r5
   17404:	bl	17488 <ftello64@plt+0x5fb0>
   17408:	cmp	r0, #0
   1740c:	beq	1743c <ftello64@plt+0x5f64>
   17410:	ldr	r0, [r4]
   17414:	bl	16aa4 <ftello64@plt+0x55cc>
   17418:	mov	r0, #36	; 0x24
   1741c:	vld1.32	{d16-d17}, [r5], r0
   17420:	vst1.32	{d16-d17}, [r4], r0
   17424:	ldr	r0, [r5]
   17428:	str	r0, [r4]
   1742c:	mov	r5, #1
   17430:	mov	r0, r5
   17434:	sub	sp, fp, #16
   17438:	pop	{r4, r5, r6, r7, fp, pc}
   1743c:	ldr	r0, [sp, #36]	; 0x24
   17440:	mov	r1, sp
   17444:	mov	r2, #1
   17448:	str	r0, [r4, #36]	; 0x24
   1744c:	mov	r0, r4
   17450:	bl	17488 <ftello64@plt+0x5fb0>
   17454:	cmp	r0, #0
   17458:	beq	17484 <ftello64@plt+0x5fac>
   1745c:	mov	r1, sp
   17460:	mov	r0, r4
   17464:	mov	r2, #0
   17468:	mov	r5, #0
   1746c:	bl	17488 <ftello64@plt+0x5fb0>
   17470:	cmp	r0, #0
   17474:	beq	17484 <ftello64@plt+0x5fac>
   17478:	ldr	r0, [sp]
   1747c:	bl	16aa4 <ftello64@plt+0x55cc>
   17480:	b	17430 <ftello64@plt+0x5f58>
   17484:	bl	114a8 <abort@plt>
   17488:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1748c:	add	fp, sp, #28
   17490:	sub	sp, sp, #12
   17494:	ldr	sl, [r1]
   17498:	str	r1, [sp, #8]
   1749c:	ldr	r1, [r1, #4]
   174a0:	mov	r7, r0
   174a4:	mov	r0, #1
   174a8:	str	r2, [sp, #4]
   174ac:	cmp	sl, r1
   174b0:	bcs	17604 <ftello64@plt+0x612c>
   174b4:	add	r8, r7, #36	; 0x24
   174b8:	mov	r9, #0
   174bc:	ldr	r4, [sl]
   174c0:	cmp	r4, #0
   174c4:	beq	175ec <ftello64@plt+0x6114>
   174c8:	ldr	r5, [sl, #4]
   174cc:	cmp	r5, #0
   174d0:	beq	17548 <ftello64@plt+0x6070>
   174d4:	ldr	r1, [r7, #8]
   174d8:	ldr	r4, [r5]
   174dc:	ldr	r2, [r7, #24]
   174e0:	mov	r0, r4
   174e4:	blx	r2
   174e8:	ldr	r1, [r7, #8]
   174ec:	cmp	r0, r1
   174f0:	bcs	17614 <ftello64@plt+0x613c>
   174f4:	ldr	r3, [r7]
   174f8:	ldr	r2, [r5, #4]
   174fc:	ldr	r6, [r3, r0, lsl #3]
   17500:	cmp	r6, #0
   17504:	beq	17514 <ftello64@plt+0x603c>
   17508:	add	r0, r3, r0, lsl #3
   1750c:	add	r0, r0, #4
   17510:	b	1752c <ftello64@plt+0x6054>
   17514:	str	r4, [r3, r0, lsl #3]
   17518:	ldr	r0, [r7, #12]
   1751c:	add	r0, r0, #1
   17520:	str	r0, [r7, #12]
   17524:	mov	r0, r8
   17528:	str	r9, [r5]
   1752c:	ldr	r3, [r0]
   17530:	cmp	r2, #0
   17534:	str	r3, [r5, #4]
   17538:	str	r5, [r0]
   1753c:	mov	r5, r2
   17540:	bne	174d8 <ftello64@plt+0x6000>
   17544:	ldr	r4, [sl]
   17548:	ldr	r0, [sp, #4]
   1754c:	str	r9, [sl, #4]
   17550:	cmp	r0, #0
   17554:	bne	175ec <ftello64@plt+0x6114>
   17558:	ldr	r1, [r7, #8]
   1755c:	ldr	r2, [r7, #24]
   17560:	mov	r0, r4
   17564:	blx	r2
   17568:	mov	r5, r0
   1756c:	ldr	r0, [r7, #8]
   17570:	cmp	r5, r0
   17574:	bcs	17614 <ftello64@plt+0x613c>
   17578:	ldr	r6, [r7]
   1757c:	ldr	r0, [r6, r5, lsl #3]
   17580:	cmp	r0, #0
   17584:	beq	175a0 <ftello64@plt+0x60c8>
   17588:	ldr	r0, [r8]
   1758c:	cmp	r0, #0
   17590:	beq	175b4 <ftello64@plt+0x60dc>
   17594:	ldr	r1, [r0, #4]
   17598:	str	r1, [r8]
   1759c:	b	175c4 <ftello64@plt+0x60ec>
   175a0:	str	r4, [r6, r5, lsl #3]
   175a4:	ldr	r0, [r7, #12]
   175a8:	add	r0, r0, #1
   175ac:	str	r0, [r7, #12]
   175b0:	b	175d8 <ftello64@plt+0x6100>
   175b4:	mov	r0, #8
   175b8:	bl	168f8 <ftello64@plt+0x5420>
   175bc:	cmp	r0, #0
   175c0:	beq	1760c <ftello64@plt+0x6134>
   175c4:	add	r1, r6, r5, lsl #3
   175c8:	str	r4, [r0]
   175cc:	ldr	r2, [r1, #4]
   175d0:	str	r2, [r0, #4]
   175d4:	str	r0, [r1, #4]
   175d8:	ldr	r1, [sp, #8]
   175dc:	str	r9, [sl]
   175e0:	ldr	r0, [r1, #12]
   175e4:	sub	r0, r0, #1
   175e8:	str	r0, [r1, #12]
   175ec:	ldr	r0, [sp, #8]
   175f0:	add	sl, sl, #8
   175f4:	ldr	r0, [r0, #4]
   175f8:	cmp	sl, r0
   175fc:	bcc	174bc <ftello64@plt+0x5fe4>
   17600:	mov	r0, #1
   17604:	sub	sp, fp, #28
   17608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1760c:	mov	r0, #0
   17610:	b	17604 <ftello64@plt+0x612c>
   17614:	bl	114a8 <abort@plt>
   17618:	push	{r4, r5, r6, r7, fp, lr}
   1761c:	add	fp, sp, #16
   17620:	sub	sp, sp, #8
   17624:	cmp	r1, #0
   17628:	beq	177a0 <ftello64@plt+0x62c8>
   1762c:	mov	r7, r2
   17630:	add	r2, sp, #4
   17634:	mov	r3, #0
   17638:	mov	r5, r1
   1763c:	mov	r4, r0
   17640:	mov	r6, #0
   17644:	bl	177a8 <ftello64@plt+0x62d0>
   17648:	cmp	r0, #0
   1764c:	beq	1765c <ftello64@plt+0x6184>
   17650:	cmp	r7, #0
   17654:	strne	r0, [r7]
   17658:	b	1778c <ftello64@plt+0x62b4>
   1765c:	vldr	s0, [r4, #8]
   17660:	ldr	r0, [r4, #20]
   17664:	vldr	s2, [r4, #12]
   17668:	vldr	s4, [r0, #8]
   1766c:	vcvt.f32.u32	s0, s0
   17670:	vcvt.f32.u32	s2, s2
   17674:	vmul.f32	s0, s4, s0
   17678:	vcmpe.f32	s0, s2
   1767c:	vmrs	APSR_nzcv, fpscr
   17680:	bpl	17714 <ftello64@plt+0x623c>
   17684:	mov	r0, r4
   17688:	bl	17060 <ftello64@plt+0x5b88>
   1768c:	vldr	s0, [r4, #8]
   17690:	ldr	r0, [r4, #20]
   17694:	vldr	s4, [r4, #12]
   17698:	vcvt.f32.u32	s2, s0
   1769c:	vldr	s0, [r0, #8]
   176a0:	vcvt.f32.u32	s4, s4
   176a4:	vmul.f32	s6, s0, s2
   176a8:	vcmpe.f32	s6, s4
   176ac:	vmrs	APSR_nzcv, fpscr
   176b0:	bpl	17714 <ftello64@plt+0x623c>
   176b4:	vldr	s4, [r0, #12]
   176b8:	ldrb	r0, [r0, #16]
   176bc:	mvn	r6, #0
   176c0:	cmp	r0, #0
   176c4:	vmul.f32	s2, s4, s2
   176c8:	vldr	s4, [pc, #212]	; 177a4 <ftello64@plt+0x62cc>
   176cc:	vmul.f32	s0, s0, s2
   176d0:	vseleq.f32	s0, s0, s2
   176d4:	vcmpe.f32	s0, s4
   176d8:	vmrs	APSR_nzcv, fpscr
   176dc:	bge	1778c <ftello64@plt+0x62b4>
   176e0:	vcvt.u32.f32	s0, s0
   176e4:	mov	r0, r4
   176e8:	vmov	r1, s0
   176ec:	bl	17370 <ftello64@plt+0x5e98>
   176f0:	cmp	r0, #0
   176f4:	beq	1778c <ftello64@plt+0x62b4>
   176f8:	add	r2, sp, #4
   176fc:	mov	r0, r4
   17700:	mov	r1, r5
   17704:	mov	r3, #0
   17708:	bl	177a8 <ftello64@plt+0x62d0>
   1770c:	cmp	r0, #0
   17710:	bne	177a0 <ftello64@plt+0x62c8>
   17714:	ldr	r6, [sp, #4]
   17718:	ldr	r0, [r6]
   1771c:	cmp	r0, #0
   17720:	beq	1773c <ftello64@plt+0x6264>
   17724:	ldr	r0, [r4, #36]	; 0x24
   17728:	cmp	r0, #0
   1772c:	beq	1775c <ftello64@plt+0x6284>
   17730:	ldr	r1, [r0, #4]
   17734:	str	r1, [r4, #36]	; 0x24
   17738:	b	1776c <ftello64@plt+0x6294>
   1773c:	str	r5, [r6]
   17740:	ldr	r0, [r4, #12]
   17744:	ldr	r1, [r4, #16]
   17748:	add	r0, r0, #1
   1774c:	add	r1, r1, #1
   17750:	str	r0, [r4, #12]
   17754:	str	r1, [r4, #16]
   17758:	b	17788 <ftello64@plt+0x62b0>
   1775c:	mov	r0, #8
   17760:	bl	168f8 <ftello64@plt+0x5420>
   17764:	cmp	r0, #0
   17768:	beq	17798 <ftello64@plt+0x62c0>
   1776c:	str	r5, [r0]
   17770:	ldr	r1, [r6, #4]
   17774:	str	r1, [r0, #4]
   17778:	str	r0, [r6, #4]
   1777c:	ldr	r0, [r4, #16]
   17780:	add	r0, r0, #1
   17784:	str	r0, [r4, #16]
   17788:	mov	r6, #1
   1778c:	mov	r0, r6
   17790:	sub	sp, fp, #16
   17794:	pop	{r4, r5, r6, r7, fp, pc}
   17798:	mvn	r6, #0
   1779c:	b	1778c <ftello64@plt+0x62b4>
   177a0:	bl	114a8 <abort@plt>
   177a4:	svcmi	0x00800000
   177a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   177ac:	add	fp, sp, #24
   177b0:	mov	r7, r2
   177b4:	mov	r4, r1
   177b8:	ldr	r1, [r0, #8]
   177bc:	ldr	r2, [r0, #24]
   177c0:	mov	r5, r0
   177c4:	mov	r8, r3
   177c8:	mov	r0, r4
   177cc:	blx	r2
   177d0:	ldr	r1, [r5, #8]
   177d4:	cmp	r0, r1
   177d8:	bcs	178d4 <ftello64@plt+0x63fc>
   177dc:	ldr	r1, [r5]
   177e0:	add	r6, r1, r0, lsl #3
   177e4:	str	r6, [r7]
   177e8:	ldr	r1, [r1, r0, lsl #3]
   177ec:	cmp	r1, #0
   177f0:	beq	17888 <ftello64@plt+0x63b0>
   177f4:	cmp	r1, r4
   177f8:	beq	17814 <ftello64@plt+0x633c>
   177fc:	ldr	r2, [r5, #28]
   17800:	mov	r0, r4
   17804:	blx	r2
   17808:	cmp	r0, #0
   1780c:	beq	17848 <ftello64@plt+0x6370>
   17810:	ldr	r4, [r6]
   17814:	cmp	r8, #0
   17818:	beq	1788c <ftello64@plt+0x63b4>
   1781c:	ldr	r0, [r6, #4]
   17820:	cmp	r0, #0
   17824:	beq	17894 <ftello64@plt+0x63bc>
   17828:	ldm	r0, {r1, r2}
   1782c:	stm	r6, {r1, r2}
   17830:	mov	r1, #0
   17834:	str	r1, [r0]
   17838:	ldr	r1, [r5, #36]	; 0x24
   1783c:	str	r1, [r0, #4]
   17840:	str	r0, [r5, #36]	; 0x24
   17844:	b	1788c <ftello64@plt+0x63b4>
   17848:	ldr	r0, [r6, #4]!
   1784c:	cmp	r0, #0
   17850:	beq	17888 <ftello64@plt+0x63b0>
   17854:	ldr	r1, [r0]
   17858:	cmp	r1, r4
   1785c:	beq	178a0 <ftello64@plt+0x63c8>
   17860:	ldr	r2, [r5, #28]
   17864:	mov	r0, r4
   17868:	blx	r2
   1786c:	ldr	r1, [r6]
   17870:	cmp	r0, #0
   17874:	bne	178a8 <ftello64@plt+0x63d0>
   17878:	ldr	r0, [r1, #4]!
   1787c:	mov	r6, r1
   17880:	cmp	r0, #0
   17884:	bne	17854 <ftello64@plt+0x637c>
   17888:	mov	r4, #0
   1788c:	mov	r0, r4
   17890:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17894:	mov	r0, #0
   17898:	str	r0, [r6]
   1789c:	b	1788c <ftello64@plt+0x63b4>
   178a0:	mov	r1, r0
   178a4:	b	178ac <ftello64@plt+0x63d4>
   178a8:	ldr	r4, [r1]
   178ac:	cmp	r8, #0
   178b0:	beq	1788c <ftello64@plt+0x63b4>
   178b4:	ldr	r0, [r1, #4]
   178b8:	str	r0, [r6]
   178bc:	mov	r0, #0
   178c0:	str	r0, [r1]
   178c4:	ldr	r0, [r5, #36]	; 0x24
   178c8:	str	r0, [r1, #4]
   178cc:	str	r1, [r5, #36]	; 0x24
   178d0:	b	1788c <ftello64@plt+0x63b4>
   178d4:	bl	114a8 <abort@plt>
   178d8:	push	{r4, sl, fp, lr}
   178dc:	add	fp, sp, #8
   178e0:	sub	sp, sp, #8
   178e4:	add	r2, sp, #4
   178e8:	mov	r4, r1
   178ec:	bl	17618 <ftello64@plt+0x6140>
   178f0:	cmn	r0, #1
   178f4:	beq	17908 <ftello64@plt+0x6430>
   178f8:	ldr	r1, [sp, #4]
   178fc:	cmp	r0, #0
   17900:	moveq	r4, r1
   17904:	b	1790c <ftello64@plt+0x6434>
   17908:	mov	r4, #0
   1790c:	mov	r0, r4
   17910:	sub	sp, fp, #8
   17914:	pop	{r4, sl, fp, pc}
   17918:	push	{r4, r5, r6, sl, fp, lr}
   1791c:	add	fp, sp, #16
   17920:	sub	sp, sp, #8
   17924:	add	r2, sp, #4
   17928:	mov	r3, #1
   1792c:	mov	r4, r0
   17930:	bl	177a8 <ftello64@plt+0x62d0>
   17934:	mov	r5, r0
   17938:	cmp	r0, #0
   1793c:	beq	17a1c <ftello64@plt+0x6544>
   17940:	ldr	r0, [r4, #16]
   17944:	sub	r0, r0, #1
   17948:	str	r0, [r4, #16]
   1794c:	ldr	r0, [sp, #4]
   17950:	ldr	r0, [r0]
   17954:	cmp	r0, #0
   17958:	bne	17a1c <ftello64@plt+0x6544>
   1795c:	ldr	r0, [r4, #12]
   17960:	vldr	s0, [r4, #8]
   17964:	sub	r0, r0, #1
   17968:	str	r0, [r4, #12]
   1796c:	vmov	s4, r0
   17970:	ldr	r1, [r4, #20]
   17974:	vldr	s2, [r1]
   17978:	vcvt.f32.u32	s0, s0
   1797c:	vcvt.f32.u32	s4, s4
   17980:	vmul.f32	s0, s2, s0
   17984:	vcmpe.f32	s0, s4
   17988:	vmrs	APSR_nzcv, fpscr
   1798c:	ble	17a1c <ftello64@plt+0x6544>
   17990:	mov	r0, r4
   17994:	bl	17060 <ftello64@plt+0x5b88>
   17998:	vldr	s0, [r4, #8]
   1799c:	ldr	r0, [r4, #20]
   179a0:	vldr	s2, [r4, #12]
   179a4:	vcvt.f32.u32	s0, s0
   179a8:	vldr	s4, [r0]
   179ac:	vcvt.f32.u32	s2, s2
   179b0:	vmul.f32	s4, s4, s0
   179b4:	vcmpe.f32	s4, s2
   179b8:	vmrs	APSR_nzcv, fpscr
   179bc:	ble	17a1c <ftello64@plt+0x6544>
   179c0:	vldr	s2, [r0, #4]
   179c4:	ldrb	r1, [r0, #16]
   179c8:	cmp	r1, #0
   179cc:	vmul.f32	s0, s2, s0
   179d0:	bne	179dc <ftello64@plt+0x6504>
   179d4:	vldr	s2, [r0, #8]
   179d8:	vmul.f32	s0, s0, s2
   179dc:	vcvt.u32.f32	s0, s0
   179e0:	mov	r0, r4
   179e4:	vmov	r1, s0
   179e8:	bl	17370 <ftello64@plt+0x5e98>
   179ec:	cmp	r0, #0
   179f0:	bne	17a1c <ftello64@plt+0x6544>
   179f4:	ldr	r0, [r4, #36]	; 0x24
   179f8:	cmp	r0, #0
   179fc:	beq	17a14 <ftello64@plt+0x653c>
   17a00:	ldr	r6, [r0, #4]
   17a04:	bl	16aa4 <ftello64@plt+0x55cc>
   17a08:	cmp	r6, #0
   17a0c:	mov	r0, r6
   17a10:	bne	17a00 <ftello64@plt+0x6528>
   17a14:	mov	r0, #0
   17a18:	str	r0, [r4, #36]	; 0x24
   17a1c:	mov	r0, r5
   17a20:	sub	sp, fp, #16
   17a24:	pop	{r4, r5, r6, sl, fp, pc}
   17a28:	b	17918 <ftello64@plt+0x6440>
   17a2c:	push	{fp, lr}
   17a30:	mov	fp, sp
   17a34:	mov	r0, #14
   17a38:	bl	11454 <nl_langinfo@plt>
   17a3c:	movw	r1, #34246	; 0x85c6
   17a40:	cmp	r0, #0
   17a44:	movt	r1, #1
   17a48:	movne	r1, r0
   17a4c:	movw	r0, #35948	; 0x8c6c
   17a50:	ldrb	r2, [r1]
   17a54:	movt	r0, #1
   17a58:	cmp	r2, #0
   17a5c:	movne	r0, r1
   17a60:	pop	{fp, pc}
   17a64:	push	{r4, r5, r6, r7, fp, lr}
   17a68:	add	fp, sp, #16
   17a6c:	sub	sp, sp, #8
   17a70:	cmp	r0, #0
   17a74:	add	r5, sp, #4
   17a78:	mov	r7, r2
   17a7c:	mov	r4, r1
   17a80:	movne	r5, r0
   17a84:	mov	r0, r5
   17a88:	bl	11304 <mbrtowc@plt>
   17a8c:	mov	r6, r0
   17a90:	cmp	r7, #0
   17a94:	beq	17abc <ftello64@plt+0x65e4>
   17a98:	cmn	r6, #2
   17a9c:	bcc	17abc <ftello64@plt+0x65e4>
   17aa0:	mov	r0, #0
   17aa4:	bl	17ce8 <ftello64@plt+0x6810>
   17aa8:	cmp	r0, #0
   17aac:	bne	17abc <ftello64@plt+0x65e4>
   17ab0:	ldrb	r0, [r4]
   17ab4:	mov	r6, #1
   17ab8:	str	r0, [r5]
   17abc:	mov	r0, r6
   17ac0:	sub	sp, fp, #16
   17ac4:	pop	{r4, r5, r6, r7, fp, pc}
   17ac8:	cmp	r2, #0
   17acc:	beq	17afc <ftello64@plt+0x6624>
   17ad0:	mvn	r3, #0
   17ad4:	udiv	r3, r3, r2
   17ad8:	cmp	r3, r1
   17adc:	bcs	17afc <ftello64@plt+0x6624>
   17ae0:	push	{fp, lr}
   17ae4:	mov	fp, sp
   17ae8:	bl	113ac <__errno_location@plt>
   17aec:	mov	r1, #12
   17af0:	str	r1, [r0]
   17af4:	mov	r0, #0
   17af8:	pop	{fp, pc}
   17afc:	mul	r1, r2, r1
   17b00:	b	16928 <ftello64@plt+0x5450>
   17b04:	mov	r1, #0
   17b08:	mov	r2, #3
   17b0c:	b	17b10 <ftello64@plt+0x6638>
   17b10:	sub	sp, sp, #8
   17b14:	push	{r4, r5, r6, r7, fp, lr}
   17b18:	add	fp, sp, #16
   17b1c:	sub	sp, sp, #8
   17b20:	mov	r5, r0
   17b24:	add	r0, fp, #8
   17b28:	cmp	r1, #11
   17b2c:	str	r2, [fp, #8]
   17b30:	str	r3, [fp, #12]
   17b34:	str	r0, [sp, #4]
   17b38:	bhi	17b74 <ftello64@plt+0x669c>
   17b3c:	mov	r0, #1
   17b40:	movw	r2, #1300	; 0x514
   17b44:	tst	r2, r0, lsl r1
   17b48:	bne	17c2c <ftello64@plt+0x6754>
   17b4c:	movw	r2, #2570	; 0xa0a
   17b50:	tst	r2, r0, lsl r1
   17b54:	bne	17b9c <ftello64@plt+0x66c4>
   17b58:	cmp	r1, #0
   17b5c:	bne	17b74 <ftello64@plt+0x669c>
   17b60:	ldr	r0, [sp, #4]
   17b64:	add	r1, r0, #4
   17b68:	str	r1, [sp, #4]
   17b6c:	mov	r1, #0
   17b70:	b	17c38 <ftello64@plt+0x6760>
   17b74:	sub	r0, r1, #1024	; 0x400
   17b78:	cmp	r0, #10
   17b7c:	bhi	17c2c <ftello64@plt+0x6754>
   17b80:	mov	r2, #1
   17b84:	movw	r3, #645	; 0x285
   17b88:	tst	r3, r2, lsl r0
   17b8c:	bne	17c2c <ftello64@plt+0x6754>
   17b90:	movw	r3, #1282	; 0x502
   17b94:	tst	r3, r2, lsl r0
   17b98:	beq	17ba8 <ftello64@plt+0x66d0>
   17b9c:	mov	r0, r5
   17ba0:	bl	11424 <fcntl64@plt>
   17ba4:	b	17c44 <ftello64@plt+0x676c>
   17ba8:	cmp	r0, #6
   17bac:	bne	17c2c <ftello64@plt+0x6754>
   17bb0:	ldr	r0, [sp, #4]
   17bb4:	movw	r7, #37592	; 0x92d8
   17bb8:	movt	r7, #2
   17bbc:	add	r1, r0, #4
   17bc0:	str	r1, [sp, #4]
   17bc4:	ldr	r6, [r0]
   17bc8:	ldr	r0, [r7]
   17bcc:	cmp	r0, #0
   17bd0:	bmi	17c68 <ftello64@plt+0x6790>
   17bd4:	mov	r0, r5
   17bd8:	movw	r1, #1030	; 0x406
   17bdc:	mov	r2, r6
   17be0:	bl	11424 <fcntl64@plt>
   17be4:	mov	r4, r0
   17be8:	cmn	r0, #1
   17bec:	bgt	17c5c <ftello64@plt+0x6784>
   17bf0:	bl	113ac <__errno_location@plt>
   17bf4:	ldr	r0, [r0]
   17bf8:	cmp	r0, #22
   17bfc:	bne	17c5c <ftello64@plt+0x6784>
   17c00:	mov	r0, r5
   17c04:	mov	r1, #0
   17c08:	mov	r2, r6
   17c0c:	bl	11424 <fcntl64@plt>
   17c10:	mov	r4, r0
   17c14:	cmp	r0, #0
   17c18:	bmi	17c48 <ftello64@plt+0x6770>
   17c1c:	mvn	r0, #0
   17c20:	str	r0, [r7]
   17c24:	mov	r0, #1
   17c28:	b	17c8c <ftello64@plt+0x67b4>
   17c2c:	ldr	r0, [sp, #4]
   17c30:	add	r2, r0, #4
   17c34:	str	r2, [sp, #4]
   17c38:	ldr	r2, [r0]
   17c3c:	mov	r0, r5
   17c40:	bl	11424 <fcntl64@plt>
   17c44:	mov	r4, r0
   17c48:	mov	r0, r4
   17c4c:	sub	sp, fp, #16
   17c50:	pop	{r4, r5, r6, r7, fp, lr}
   17c54:	add	sp, sp, #8
   17c58:	bx	lr
   17c5c:	mov	r0, #1
   17c60:	str	r0, [r7]
   17c64:	b	17c48 <ftello64@plt+0x6770>
   17c68:	mov	r0, r5
   17c6c:	mov	r1, #0
   17c70:	mov	r2, r6
   17c74:	bl	11424 <fcntl64@plt>
   17c78:	mov	r4, r0
   17c7c:	ldr	r0, [r7]
   17c80:	add	r0, r0, #1
   17c84:	clz	r0, r0
   17c88:	lsr	r0, r0, #5
   17c8c:	cmp	r0, #0
   17c90:	beq	17c48 <ftello64@plt+0x6770>
   17c94:	cmp	r4, #0
   17c98:	bmi	17c48 <ftello64@plt+0x6770>
   17c9c:	mov	r0, r4
   17ca0:	mov	r1, #1
   17ca4:	bl	11424 <fcntl64@plt>
   17ca8:	cmp	r0, #0
   17cac:	bmi	17cc8 <ftello64@plt+0x67f0>
   17cb0:	orr	r2, r0, #1
   17cb4:	mov	r0, r4
   17cb8:	mov	r1, #2
   17cbc:	bl	11424 <fcntl64@plt>
   17cc0:	cmn	r0, #1
   17cc4:	bne	17c48 <ftello64@plt+0x6770>
   17cc8:	bl	113ac <__errno_location@plt>
   17ccc:	ldr	r6, [r0]
   17cd0:	mov	r5, r0
   17cd4:	mov	r0, r4
   17cd8:	bl	114c0 <close@plt>
   17cdc:	str	r6, [r5]
   17ce0:	mvn	r4, #0
   17ce4:	b	17c48 <ftello64@plt+0x6770>
   17ce8:	push	{r4, sl, fp, lr}
   17cec:	add	fp, sp, #8
   17cf0:	sub	sp, sp, #264	; 0x108
   17cf4:	add	r1, sp, #7
   17cf8:	movw	r2, #257	; 0x101
   17cfc:	bl	17d54 <ftello64@plt+0x687c>
   17d00:	mov	r4, #0
   17d04:	cmp	r0, #0
   17d08:	bne	17d48 <ftello64@plt+0x6870>
   17d0c:	movw	r1, #35954	; 0x8c72
   17d10:	add	r0, sp, #7
   17d14:	mov	r2, #2
   17d18:	movt	r1, #1
   17d1c:	bl	11388 <bcmp@plt>
   17d20:	cmp	r0, #0
   17d24:	beq	17d48 <ftello64@plt+0x6870>
   17d28:	movw	r1, #35956	; 0x8c74
   17d2c:	add	r0, sp, #7
   17d30:	mov	r2, #6
   17d34:	movt	r1, #1
   17d38:	bl	11388 <bcmp@plt>
   17d3c:	cmp	r0, #0
   17d40:	mov	r4, r0
   17d44:	movwne	r4, #1
   17d48:	mov	r0, r4
   17d4c:	sub	sp, fp, #8
   17d50:	pop	{r4, sl, fp, pc}
   17d54:	push	{r4, r5, r6, r7, fp, lr}
   17d58:	add	fp, sp, #16
   17d5c:	mov	r4, r1
   17d60:	mov	r1, #0
   17d64:	mov	r6, r2
   17d68:	bl	11430 <setlocale@plt>
   17d6c:	cmp	r0, #0
   17d70:	beq	17d9c <ftello64@plt+0x68c4>
   17d74:	mov	r7, r0
   17d78:	bl	11394 <strlen@plt>
   17d7c:	cmp	r0, r6
   17d80:	bcs	17db0 <ftello64@plt+0x68d8>
   17d84:	add	r2, r0, #1
   17d88:	mov	r0, r4
   17d8c:	mov	r1, r7
   17d90:	bl	11238 <memcpy@plt>
   17d94:	mov	r5, #0
   17d98:	b	17dd8 <ftello64@plt+0x6900>
   17d9c:	cmp	r6, #0
   17da0:	mov	r5, #22
   17da4:	movne	r0, #0
   17da8:	strbne	r0, [r4]
   17dac:	b	17dd8 <ftello64@plt+0x6900>
   17db0:	mov	r5, #34	; 0x22
   17db4:	cmp	r6, #0
   17db8:	beq	17dd8 <ftello64@plt+0x6900>
   17dbc:	sub	r6, r6, #1
   17dc0:	mov	r0, r4
   17dc4:	mov	r1, r7
   17dc8:	mov	r2, r6
   17dcc:	bl	11238 <memcpy@plt>
   17dd0:	mov	r0, #0
   17dd4:	strb	r0, [r4, r6]
   17dd8:	mov	r0, r5
   17ddc:	pop	{r4, r5, r6, r7, fp, pc}
   17de0:	mov	r1, #0
   17de4:	b	11430 <setlocale@plt>
   17de8:	cmp	r3, #0
   17dec:	cmpeq	r2, #0
   17df0:	bne	17e08 <ftello64@plt+0x6930>
   17df4:	cmp	r1, #0
   17df8:	cmpeq	r0, #0
   17dfc:	mvnne	r1, #0
   17e00:	mvnne	r0, #0
   17e04:	b	17e24 <ftello64@plt+0x694c>
   17e08:	sub	sp, sp, #8
   17e0c:	push	{sp, lr}
   17e10:	bl	17e34 <ftello64@plt+0x695c>
   17e14:	ldr	lr, [sp, #4]
   17e18:	add	sp, sp, #8
   17e1c:	pop	{r2, r3}
   17e20:	bx	lr
   17e24:	push	{r1, lr}
   17e28:	mov	r0, #8
   17e2c:	bl	111e4 <raise@plt>
   17e30:	pop	{r1, pc}
   17e34:	cmp	r1, r3
   17e38:	cmpeq	r0, r2
   17e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e40:	mov	r4, r0
   17e44:	movcc	r0, #0
   17e48:	mov	r5, r1
   17e4c:	ldr	lr, [sp, #36]	; 0x24
   17e50:	movcc	r1, r0
   17e54:	bcc	17f50 <ftello64@plt+0x6a78>
   17e58:	cmp	r3, #0
   17e5c:	clzeq	ip, r2
   17e60:	clzne	ip, r3
   17e64:	addeq	ip, ip, #32
   17e68:	cmp	r5, #0
   17e6c:	clzeq	r1, r4
   17e70:	addeq	r1, r1, #32
   17e74:	clzne	r1, r5
   17e78:	sub	ip, ip, r1
   17e7c:	sub	sl, ip, #32
   17e80:	lsl	r9, r3, ip
   17e84:	rsb	fp, ip, #32
   17e88:	orr	r9, r9, r2, lsl sl
   17e8c:	orr	r9, r9, r2, lsr fp
   17e90:	lsl	r8, r2, ip
   17e94:	cmp	r5, r9
   17e98:	cmpeq	r4, r8
   17e9c:	movcc	r0, #0
   17ea0:	movcc	r1, r0
   17ea4:	bcc	17ec0 <ftello64@plt+0x69e8>
   17ea8:	mov	r0, #1
   17eac:	subs	r4, r4, r8
   17eb0:	lsl	r1, r0, sl
   17eb4:	orr	r1, r1, r0, lsr fp
   17eb8:	lsl	r0, r0, ip
   17ebc:	sbc	r5, r5, r9
   17ec0:	cmp	ip, #0
   17ec4:	beq	17f50 <ftello64@plt+0x6a78>
   17ec8:	lsr	r6, r8, #1
   17ecc:	orr	r6, r6, r9, lsl #31
   17ed0:	lsr	r7, r9, #1
   17ed4:	mov	r2, ip
   17ed8:	b	17efc <ftello64@plt+0x6a24>
   17edc:	subs	r3, r4, r6
   17ee0:	sbc	r8, r5, r7
   17ee4:	adds	r3, r3, r3
   17ee8:	adc	r8, r8, r8
   17eec:	adds	r4, r3, #1
   17ef0:	adc	r5, r8, #0
   17ef4:	subs	r2, r2, #1
   17ef8:	beq	17f18 <ftello64@plt+0x6a40>
   17efc:	cmp	r5, r7
   17f00:	cmpeq	r4, r6
   17f04:	bcs	17edc <ftello64@plt+0x6a04>
   17f08:	adds	r4, r4, r4
   17f0c:	adc	r5, r5, r5
   17f10:	subs	r2, r2, #1
   17f14:	bne	17efc <ftello64@plt+0x6a24>
   17f18:	lsr	r3, r4, ip
   17f1c:	orr	r3, r3, r5, lsl fp
   17f20:	lsr	r2, r5, ip
   17f24:	orr	r3, r3, r5, lsr sl
   17f28:	adds	r0, r0, r4
   17f2c:	mov	r4, r3
   17f30:	lsl	r3, r2, ip
   17f34:	orr	r3, r3, r4, lsl sl
   17f38:	lsl	ip, r4, ip
   17f3c:	orr	r3, r3, r4, lsr fp
   17f40:	adc	r1, r1, r5
   17f44:	subs	r0, r0, ip
   17f48:	mov	r5, r2
   17f4c:	sbc	r1, r1, r3
   17f50:	cmp	lr, #0
   17f54:	strdne	r4, [lr]
   17f58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17f60:	mov	r7, r0
   17f64:	ldr	r6, [pc, #72]	; 17fb4 <ftello64@plt+0x6adc>
   17f68:	ldr	r5, [pc, #72]	; 17fb8 <ftello64@plt+0x6ae0>
   17f6c:	add	r6, pc, r6
   17f70:	add	r5, pc, r5
   17f74:	sub	r6, r6, r5
   17f78:	mov	r8, r1
   17f7c:	mov	r9, r2
   17f80:	bl	111a0 <fdopen@plt-0x20>
   17f84:	asrs	r6, r6, #2
   17f88:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   17f8c:	mov	r4, #0
   17f90:	add	r4, r4, #1
   17f94:	ldr	r3, [r5], #4
   17f98:	mov	r2, r9
   17f9c:	mov	r1, r8
   17fa0:	mov	r0, r7
   17fa4:	blx	r3
   17fa8:	cmp	r6, r4
   17fac:	bne	17f90 <ftello64@plt+0x6ab8>
   17fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17fb4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   17fb8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   17fbc:	bx	lr
   17fc0:	ldr	r3, [pc, #12]	; 17fd4 <ftello64@plt+0x6afc>
   17fc4:	mov	r1, #0
   17fc8:	add	r3, pc, r3
   17fcc:	ldr	r2, [r3]
   17fd0:	b	113b8 <__cxa_atexit@plt>
   17fd4:	andeq	r1, r1, r4, asr r1
   17fd8:	mov	r2, r1
   17fdc:	mov	r1, r0
   17fe0:	mov	r0, #3
   17fe4:	b	112bc <__fxstat64@plt>

Disassembly of section .fini:

00017fe8 <.fini>:
   17fe8:	push	{r3, lr}
   17fec:	pop	{r3, pc}
