{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576132202013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576132202018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 23:30:01 2019 " "Processing started: Wed Dec 11 23:30:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576132202018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132202018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132202019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576132202353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1576132202354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576132223467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576132223469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/codeconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_3/src/codeconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 codeconverter " "Found entity 1: codeconverter" {  } { { "../src/codeconverter.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/codeconverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576132223471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576132223531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(25) " "Verilog HDL assignment warning at top.v(25): truncated value with size 32 to match size of target (2)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576132223533 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hazard_input top.v(48) " "Verilog HDL Always Construct warning at top.v(48): variable \"hazard_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223533 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "turn_signal_input top.v(50) " "Verilog HDL Always Construct warning at top.v(50): variable \"turn_signal_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "side_input top.v(50) " "Verilog HDL Always Construct warning at top.v(50): variable \"side_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "turn_signal_input top.v(52) " "Verilog HDL Always Construct warning at top.v(52): variable \"turn_signal_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "side_input top.v(52) " "Verilog HDL Always Construct warning at top.v(52): variable \"side_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hazard_input top.v(59) " "Verilog HDL Always Construct warning at top.v(59): variable \"hazard_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hazard_input top.v(66) " "Verilog HDL Always Construct warning at top.v(66): variable \"hazard_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "turn_signal_input top.v(68) " "Verilog HDL Always Construct warning at top.v(68): variable \"turn_signal_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "side_input top.v(68) " "Verilog HDL Always Construct warning at top.v(68): variable \"side_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hazard_input top.v(75) " "Verilog HDL Always Construct warning at top.v(75): variable \"hazard_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "turn_signal_input top.v(77) " "Verilog HDL Always Construct warning at top.v(77): variable \"turn_signal_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "side_input top.v(77) " "Verilog HDL Always Construct warning at top.v(77): variable \"side_input\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(45) " "Verilog HDL Case Statement warning at top.v(45): incomplete case statement has no default case item" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576132223534 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state top.v(43) " "Verilog HDL Always Construct warning at top.v(43): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576132223535 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(99) " "Verilog HDL assignment warning at top.v(99): truncated value with size 32 to match size of target (2)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576132223542 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 top.v(126) " "Verilog HDL assignment warning at top.v(126): truncated value with size 3 to match size of target (1)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576132223542 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 top.v(136) " "Verilog HDL assignment warning at top.v(136): truncated value with size 3 to match size of target (1)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576132223542 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(110) " "Verilog HDL Case Statement warning at top.v(110): incomplete case statement has no default case item" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576132223542 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "left_LED top.v(108) " "Verilog HDL Always Construct warning at top.v(108): inferring latch(es) for variable \"left_LED\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576132223543 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "right_LED top.v(108) " "Verilog HDL Always Construct warning at top.v(108): inferring latch(es) for variable \"right_LED\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576132223543 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..3\] top.v(5) " "Output port \"LEDR\[6..3\]\" at top.v(5) has no driver" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576132223543 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_LED\[0\] top.v(108) " "Inferred latch for \"right_LED\[0\]\" at top.v(108)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223543 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_LED\[1\] top.v(108) " "Inferred latch for \"right_LED\[1\]\" at top.v(108)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223543 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_LED\[2\] top.v(108) " "Inferred latch for \"right_LED\[2\]\" at top.v(108)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223549 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_LED\[0\] top.v(108) " "Inferred latch for \"left_LED\[0\]\" at top.v(108)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223549 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_LED\[1\] top.v(108) " "Inferred latch for \"left_LED\[1\]\" at top.v(108)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223549 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_LED\[2\] top.v(108) " "Inferred latch for \"left_LED\[2\]\" at top.v(108)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223549 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] top.v(43) " "Inferred latch for \"next_state\[0\]\" at top.v(43)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223549 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] top.v(43) " "Inferred latch for \"next_state\[1\]\" at top.v(43)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223550 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] top.v(43) " "Inferred latch for \"next_state\[2\]\" at top.v(43)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223551 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:c " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:c\"" {  } { { "../src/top.v" "c" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132223599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "m9k.v 1 1 " "Using design file m9k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 m9k " "Found entity 1: m9k" {  } { { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576132223622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576132223622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9k m9k:mem1 " "Elaborating entity \"m9k\" for hierarchy \"m9k:mem1\"" {  } { { "../src/top.v" "mem1" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132223631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram m9k:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"m9k:mem1\|altsyncram:altsyncram_component\"" {  } { { "m9k.v" "altsyncram_component" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132223748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m9k:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"m9k:mem1\|altsyncram:altsyncram_component\"" {  } { { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132223753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m9k:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"m9k:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file M9K.mif " "Parameter \"init_file\" = \"M9K.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576132223753 ""}  } { { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576132223753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppa1 " "Found entity 1: altsyncram_ppa1" {  } { { "db/altsyncram_ppa1.tdf" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576132223808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132223808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppa1 m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated " "Elaborating entity \"altsyncram_ppa1\" for hierarchy \"m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132223809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeconverter codeconverter:h0 " "Elaborating entity \"codeconverter\" for hierarchy \"codeconverter:h0\"" {  } { { "../src/top.v" "h0" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132223812 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[3\] " "Synthesized away node \"m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ppa1.tdf" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "/home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } } { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132224015 "|top|m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[4\] " "Synthesized away node \"m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ppa1.tdf" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "/home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } } { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132224015 "|top|m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[5\] " "Synthesized away node \"m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ppa1.tdf" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } } { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132224015 "|top|m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[6\] " "Synthesized away node \"m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ppa1.tdf" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } } { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132224015 "|top|m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[7\] " "Synthesized away node \"m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ppa1.tdf" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } } { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132224015 "|top|m9k:mem1|altsyncram:altsyncram_component|altsyncram_ppa1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576132224015 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576132224015 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "right_LED\[2\] " "LATCH primitive \"right_LED\[2\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "left_LED\[0\] " "LATCH primitive \"left_LED\[0\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[0\] " "LATCH primitive \"next_state\[0\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[1\] " "LATCH primitive \"next_state\[1\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "right_LED\[2\] " "LATCH primitive \"right_LED\[2\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "left_LED\[0\] " "LATCH primitive \"left_LED\[0\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[0\] " "LATCH primitive \"next_state\[0\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224337 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[1\] " "LATCH primitive \"next_state\[1\]\" is permanently enabled" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 43 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1576132224337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "right_LED\[0\] " "Latch right_LED\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal current_state\[0\]" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576132224665 ""}  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576132224665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "right_LED\[1\] " "Latch right_LED\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal current_state\[0\]" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576132224665 ""}  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576132224665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "left_LED\[1\] " "Latch left_LED\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576132224665 ""}  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576132224665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "left_LED\[2\] " "Latch left_LED\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Q\[0\]" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1576132224665 ""}  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1576132224665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576132224688 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576132224688 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576132224688 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576132224688 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576132224688 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576132224688 "|top|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576132224688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576132224751 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"m9k:mem1\|altsyncram:altsyncram_component\|altsyncram_ppa1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ppa1.tdf" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/db/altsyncram_ppa1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "/home/dwadeiv/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "m9k.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/quartus/m9k.v" 81 0 0 } } { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 28 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132225302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576132225521 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576132225521 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132225636 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132225636 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132225636 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132225636 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132225636 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132225636 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_3/src/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576132225636 "|top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576132225636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576132225644 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576132225644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576132225644 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576132225644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576132225644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576132225689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 23:30:25 2019 " "Processing ended: Wed Dec 11 23:30:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576132225689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576132225689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576132225689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576132225689 ""}
