read -sv run_verilog_mid/adder_32b_10_72_37271542e145fd9c77edcef04ff26b8d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_37271542e145fd9c77edcef04ff26b8d_yosys.v
