Classic Timing Analyzer report for uP
Tue Nov 24 18:02:20 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                     ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.830 ns                         ; Input[4]                                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[4] ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.243 ns                         ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; Output[6]                       ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.717 ns                        ; Input[2]                                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[2] ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; 128.19 MHz ( period = 7.801 ns ) ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[7] ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                          ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                     ; To                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.502 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.502 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.502 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.502 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.502 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 138.16 MHz ( period = 7.238 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 140.10 MHz ( period = 7.138 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 144.68 MHz ( period = 6.912 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.595 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:A_REG|Q[0]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 6.158 ns                ;
; N/A                                     ; 174.00 MHz ( period = 5.747 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 174.00 MHz ( period = 5.747 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 174.00 MHz ( period = 5.747 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 174.00 MHz ( period = 5.747 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 174.00 MHz ( period = 5.747 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[5]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 202.76 MHz ( period = 4.932 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[6]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.576 ns                ;
; N/A                                     ; 204.62 MHz ( period = 4.887 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 204.62 MHz ( period = 4.887 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 204.62 MHz ( period = 4.887 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 204.62 MHz ( period = 4.887 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 204.62 MHz ( period = 4.887 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[7]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; uP_DP:DataPath|n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; uP_DP:DataPath|n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; uP_DP:DataPath|n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; uP_DP:DataPath|n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; uP_DP:DataPath|n_REG:IR_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; uP_CU:CtrlUnit|state.JPOS                                                                                                ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; uP_CU:CtrlUnit|state.JPOS                                                                                                ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; uP_CU:CtrlUnit|state.JPOS                                                                                                ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; uP_CU:CtrlUnit|state.JPOS                                                                                                ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; uP_CU:CtrlUnit|state.JPOS                                                                                                ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 217.01 MHz ( period = 4.608 ns )                    ; uP_CU:CtrlUnit|state.SUB                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; 240.56 MHz ( period = 4.157 ns )                    ; uP_CU:CtrlUnit|state.SUB                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; uP_CU:CtrlUnit|state.SUB                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; uP_CU:CtrlUnit|state.SUB                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[3]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.56 MHz ( period = 3.991 ns )                    ; uP_CU:CtrlUnit|state.SUB                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.769 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; uP_CU:CtrlUnit|state.JZ                                                                                                  ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; uP_CU:CtrlUnit|state.JZ                                                                                                  ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; uP_CU:CtrlUnit|state.JZ                                                                                                  ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; uP_CU:CtrlUnit|state.JZ                                                                                                  ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; uP_CU:CtrlUnit|state.JZ                                                                                                  ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; uP_CU:CtrlUnit|state.FETCH                                                                                               ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; uP_CU:CtrlUnit|state.FETCH                                                                                               ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; uP_CU:CtrlUnit|state.FETCH                                                                                               ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; uP_CU:CtrlUnit|state.FETCH                                                                                               ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; uP_CU:CtrlUnit|state.FETCH                                                                                               ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; uP_CU:CtrlUnit|state.SUB                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[2]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; uP_CU:CtrlUnit|state.SUB                                                                                                 ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[4]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.488 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.431 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[3]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.LOAD                                                                                                ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg0  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg1  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg2  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg3  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg4  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg5  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg6  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg7  ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.838 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.814 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.838 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.DECODE                                                                                              ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.814 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.522 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[4]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[0]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[1]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.522 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:PC_REG|Q[2]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[3]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.123 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[3]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.123 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[0]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[4]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[2]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.462 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[1]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[0]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[4]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[2]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.462 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.425 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_CU:CtrlUnit|state.STORE                                                                                               ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:IR_REG|Q[1]                                                                                         ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:A_REG|Q[1]                                                                                          ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.206 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:A_REG|Q[5]                                                                                          ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:A_REG|Q[3]                                                                                          ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:A_REG|Q[6]                                                                                          ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.147 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:A_REG|Q[0]                                                                                          ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.164 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:A_REG|Q[7]                                                                                          ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; uP_DP:DataPath|n_REG:A_REG|Q[2]                                                                                          ; uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.159 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                          ;                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------+
; tsu                                                                                       ;
+-------+--------------+------------+----------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                              ; To Clock ;
+-------+--------------+------------+----------+---------------------------------+----------+
; N/A   ; None         ; 4.830 ns   ; Input[4] ; uP_DP:DataPath|n_REG:A_REG|Q[4] ; CLOCK    ;
; N/A   ; None         ; 4.576 ns   ; Input[0] ; uP_DP:DataPath|n_REG:A_REG|Q[0] ; CLOCK    ;
; N/A   ; None         ; 4.547 ns   ; Input[7] ; uP_DP:DataPath|n_REG:A_REG|Q[7] ; CLOCK    ;
; N/A   ; None         ; 4.508 ns   ; Input[6] ; uP_DP:DataPath|n_REG:A_REG|Q[6] ; CLOCK    ;
; N/A   ; None         ; 4.314 ns   ; Input[1] ; uP_DP:DataPath|n_REG:A_REG|Q[1] ; CLOCK    ;
; N/A   ; None         ; 4.233 ns   ; Input[3] ; uP_DP:DataPath|n_REG:A_REG|Q[3] ; CLOCK    ;
; N/A   ; None         ; 4.152 ns   ; Enter    ; uP_CU:CtrlUnit|state.START      ; CLOCK    ;
; N/A   ; None         ; 4.138 ns   ; Enter    ; uP_CU:CtrlUnit|state.INPUT      ; CLOCK    ;
; N/A   ; None         ; 4.078 ns   ; Input[5] ; uP_DP:DataPath|n_REG:A_REG|Q[5] ; CLOCK    ;
; N/A   ; None         ; 3.965 ns   ; Input[2] ; uP_DP:DataPath|n_REG:A_REG|Q[2] ; CLOCK    ;
+-------+--------------+------------+----------+---------------------------------+----------+


+----------------------------------------------------------------------------------------------+
; tco                                                                                          ;
+-------+--------------+------------+---------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To        ; From Clock ;
+-------+--------------+------------+---------------------------------+-----------+------------+
; N/A   ; None         ; 9.243 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[6] ; Output[6] ; CLOCK      ;
; N/A   ; None         ; 8.764 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[5] ; Output[5] ; CLOCK      ;
; N/A   ; None         ; 8.363 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[0] ; Output[0] ; CLOCK      ;
; N/A   ; None         ; 8.055 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[4] ; Output[4] ; CLOCK      ;
; N/A   ; None         ; 8.027 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[2] ; Output[2] ; CLOCK      ;
; N/A   ; None         ; 8.021 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[1] ; Output[1] ; CLOCK      ;
; N/A   ; None         ; 7.731 ns   ; uP_CU:CtrlUnit|state.HALT       ; Halt      ; CLOCK      ;
; N/A   ; None         ; 7.710 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[7] ; Output[7] ; CLOCK      ;
; N/A   ; None         ; 7.659 ns   ; uP_DP:DataPath|n_REG:A_REG|Q[3] ; Output[3] ; CLOCK      ;
+-------+--------------+------------+---------------------------------+-----------+------------+


+-------------------------------------------------------------------------------------------------+
; th                                                                                              ;
+---------------+-------------+-----------+----------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                              ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------+----------+
; N/A           ; None        ; -3.717 ns ; Input[2] ; uP_DP:DataPath|n_REG:A_REG|Q[2] ; CLOCK    ;
; N/A           ; None        ; -3.830 ns ; Input[5] ; uP_DP:DataPath|n_REG:A_REG|Q[5] ; CLOCK    ;
; N/A           ; None        ; -3.890 ns ; Enter    ; uP_CU:CtrlUnit|state.INPUT      ; CLOCK    ;
; N/A           ; None        ; -3.904 ns ; Enter    ; uP_CU:CtrlUnit|state.START      ; CLOCK    ;
; N/A           ; None        ; -3.985 ns ; Input[3] ; uP_DP:DataPath|n_REG:A_REG|Q[3] ; CLOCK    ;
; N/A           ; None        ; -4.066 ns ; Input[1] ; uP_DP:DataPath|n_REG:A_REG|Q[1] ; CLOCK    ;
; N/A           ; None        ; -4.260 ns ; Input[6] ; uP_DP:DataPath|n_REG:A_REG|Q[6] ; CLOCK    ;
; N/A           ; None        ; -4.299 ns ; Input[7] ; uP_DP:DataPath|n_REG:A_REG|Q[7] ; CLOCK    ;
; N/A           ; None        ; -4.328 ns ; Input[0] ; uP_DP:DataPath|n_REG:A_REG|Q[0] ; CLOCK    ;
; N/A           ; None        ; -4.582 ns ; Input[4] ; uP_DP:DataPath|n_REG:A_REG|Q[4] ; CLOCK    ;
+---------------+-------------+-----------+----------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 24 18:02:20 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" has Internal fmax of 128.19 MHz between source memory "uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "uP_DP:DataPath|n_REG:A_REG|Q[7]" (period= 7.801 ns)
    Info: + Longest memory to register delay is 7.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y3; Fanout = 8; MEM Node = 'uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y3; Fanout = 3; MEM Node = 'uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a6'
        Info: 3: + IC(1.053 ns) + CELL(0.178 ns) = 4.605 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 2; COMB Node = 'uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~21'
        Info: 4: + IC(1.083 ns) + CELL(0.517 ns) = 6.205 ns; Loc. = LCCOMB_X14_Y3_N22; Fanout = 1; COMB Node = 'uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~23'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.663 ns; Loc. = LCCOMB_X14_Y3_N24; Fanout = 1; COMB Node = 'uP_DP:DataPath|opr_ADD_SUB:ADD_SUB|Add0~25'
        Info: 6: + IC(0.565 ns) + CELL(0.178 ns) = 7.406 ns; Loc. = LCCOMB_X14_Y3_N4; Fanout = 1; COMB Node = 'uP_DP:DataPath|n_REG:A_REG|Q[7]~7'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 7.502 ns; Loc. = LCFF_X14_Y3_N5; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[7]'
        Info: Total cell delay = 4.801 ns ( 64.00 % )
        Info: Total interconnect delay = 2.701 ns ( 36.00 % )
    Info: - Smallest clock skew is -0.103 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 2.869 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.869 ns; Loc. = LCFF_X14_Y3_N5; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[7]'
            Info: Total cell delay = 1.628 ns ( 56.74 % )
            Info: Total interconnect delay = 1.241 ns ( 43.26 % )
        Info: - Longest clock path from clock "CLOCK" to source memory is 2.972 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.925 ns) + CELL(0.783 ns) = 2.972 ns; Loc. = M4K_X17_Y3; Fanout = 8; MEM Node = 'uP_DP:DataPath|mem_RAM:RAM_32x8|altsyncram:REGISTER_rtl_0|altsyncram_cih1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.87 % )
            Info: Total interconnect delay = 1.163 ns ( 39.13 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "uP_DP:DataPath|n_REG:A_REG|Q[4]" (data pin = "Input[4]", clock pin = "CLOCK") is 4.830 ns
    Info: + Longest pin to register delay is 7.719 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_W1; Fanout = 1; PIN Node = 'Input[4]'
        Info: 2: + IC(6.205 ns) + CELL(0.544 ns) = 7.623 ns; Loc. = LCCOMB_X15_Y3_N24; Fanout = 1; COMB Node = 'uP_DP:DataPath|n_REG:A_REG|Q[4]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.719 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[4]'
        Info: Total cell delay = 1.514 ns ( 19.61 % )
        Info: Total interconnect delay = 6.205 ns ( 80.39 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X15_Y3_N25; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[4]'
        Info: Total cell delay = 1.628 ns ( 57.10 % )
        Info: Total interconnect delay = 1.223 ns ( 42.90 % )
Info: tco from clock "CLOCK" to destination pin "Output[6]" through register "uP_DP:DataPath|n_REG:A_REG|Q[6]" is 9.243 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 2.869 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.869 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[6]'
        Info: Total cell delay = 1.628 ns ( 56.74 % )
        Info: Total interconnect delay = 1.241 ns ( 43.26 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.097 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y3_N27; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[6]'
        Info: 2: + IC(3.101 ns) + CELL(2.996 ns) = 6.097 ns; Loc. = PIN_R15; Fanout = 0; PIN Node = 'Output[6]'
        Info: Total cell delay = 2.996 ns ( 49.14 % )
        Info: Total interconnect delay = 3.101 ns ( 50.86 % )
Info: th for register "uP_DP:DataPath|n_REG:A_REG|Q[2]" (data pin = "Input[2]", clock pin = "CLOCK") is -3.717 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.851 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X15_Y3_N29; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[2]'
        Info: Total cell delay = 1.628 ns ( 57.10 % )
        Info: Total interconnect delay = 1.223 ns ( 42.90 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'Input[2]'
        Info: 2: + IC(5.351 ns) + CELL(0.544 ns) = 6.758 ns; Loc. = LCCOMB_X15_Y3_N28; Fanout = 1; COMB Node = 'uP_DP:DataPath|n_REG:A_REG|Q[2]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.854 ns; Loc. = LCFF_X15_Y3_N29; Fanout = 5; REG Node = 'uP_DP:DataPath|n_REG:A_REG|Q[2]'
        Info: Total cell delay = 1.503 ns ( 21.93 % )
        Info: Total interconnect delay = 5.351 ns ( 78.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Nov 24 18:02:20 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


