;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 30, <791
	SLT 12, @19
	SLT 12, @19
	ADD #0, 900
	SPL 30, <791
	SUB -80, <10
	JMP -310, <7
	ADD #270, <1
	ADD 210, 61
	ADD 210, 61
	SPL 30, <791
	JMN @303, 90
	SPL 30, <791
	SUB @121, 106
	SUB @121, 106
	CMP #802, 100
	SUB -802, 10
	SUB @0, @2
	SUB @0, @2
	ADD 30, 5
	ADD 270, 60
	ADD 270, 60
	JMN @12, #401
	MOV -1, <-20
	CMP #802, 100
	SUB @0, @2
	DJN -30, <9
	SLT #-30, 9
	MOV -1, <-20
	SLT 20, @12
	SLT 20, @12
	MOV -1, <-20
	ADD #270, <1
	ADD #270, <1
	SPL 30, <791
	ADD #270, <1
	SPL -100, -600
	MOV -1, <-20
	MOV -1, <-20
	SUB @0, @2
	SPL 0, <402
	ADD 303, 910
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	MOV -7, <-20
