    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PWM_PIEZO_cy_m0s8_tcpwm_1
PWM_PIEZO_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_PIEZO_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_PIEZO_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_PIEZO_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_PIEZO_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_PIEZO_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_PIEZO_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_PIEZO_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_PIEZO_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_PIEZO_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_PIEZO_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_PIEZO_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_PIEZO_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_PIEZO_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_PIEZO_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Pin_1_1_Piezo
Pin_1_1_Piezo__0__DM__MASK EQU 0x38
Pin_1_1_Piezo__0__DM__SHIFT EQU 3
Pin_1_1_Piezo__0__DR EQU CYREG_PRT1_DR
Pin_1_1_Piezo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_1_1_Piezo__0__HSIOM_MASK EQU 0x000000F0
Pin_1_1_Piezo__0__HSIOM_SHIFT EQU 4
Pin_1_1_Piezo__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_1_1_Piezo__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_1_1_Piezo__0__MASK EQU 0x02
Pin_1_1_Piezo__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_1_1_Piezo__0__OUT_SEL_SHIFT EQU 2
Pin_1_1_Piezo__0__OUT_SEL_VAL EQU 3
Pin_1_1_Piezo__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1_1_Piezo__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1_1_Piezo__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1_1_Piezo__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1_1_Piezo__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1_1_Piezo__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1_1_Piezo__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1_1_Piezo__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1_1_Piezo__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1_1_Piezo__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1_1_Piezo__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1_1_Piezo__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1_1_Piezo__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1_1_Piezo__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1_1_Piezo__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1_1_Piezo__0__PC EQU CYREG_PRT1_PC
Pin_1_1_Piezo__0__PC2 EQU CYREG_PRT1_PC2
Pin_1_1_Piezo__0__PORT EQU 1
Pin_1_1_Piezo__0__PS EQU CYREG_PRT1_PS
Pin_1_1_Piezo__0__SHIFT EQU 1
Pin_1_1_Piezo__DR EQU CYREG_PRT1_DR
Pin_1_1_Piezo__INTCFG EQU CYREG_PRT1_INTCFG
Pin_1_1_Piezo__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_1_1_Piezo__MASK EQU 0x02
Pin_1_1_Piezo__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1_1_Piezo__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1_1_Piezo__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1_1_Piezo__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1_1_Piezo__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1_1_Piezo__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1_1_Piezo__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1_1_Piezo__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1_1_Piezo__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1_1_Piezo__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1_1_Piezo__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1_1_Piezo__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1_1_Piezo__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1_1_Piezo__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1_1_Piezo__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1_1_Piezo__PC EQU CYREG_PRT1_PC
Pin_1_1_Piezo__PC2 EQU CYREG_PRT1_PC2
Pin_1_1_Piezo__PORT EQU 1
Pin_1_1_Piezo__PS EQU CYREG_PRT1_PS
Pin_1_1_Piezo__SHIFT EQU 1

; Clock_PWM_PIEZO
Clock_PWM_PIEZO__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWM_PIEZO__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_PWM_PIEZO__ENABLE_MASK EQU 0x80000000
Clock_PWM_PIEZO__MASK EQU 0x80000000
Clock_PWM_PIEZO__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Pin_P0_7_switch
Pin_P0_7_switch__0__DM__MASK EQU 0xE00000
Pin_P0_7_switch__0__DM__SHIFT EQU 21
Pin_P0_7_switch__0__DR EQU CYREG_PRT0_DR
Pin_P0_7_switch__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_P0_7_switch__0__HSIOM_MASK EQU 0xF0000000
Pin_P0_7_switch__0__HSIOM_SHIFT EQU 28
Pin_P0_7_switch__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_P0_7_switch__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_P0_7_switch__0__MASK EQU 0x80
Pin_P0_7_switch__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_P0_7_switch__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_P0_7_switch__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_P0_7_switch__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_P0_7_switch__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_P0_7_switch__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_P0_7_switch__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_P0_7_switch__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_P0_7_switch__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_P0_7_switch__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_P0_7_switch__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_P0_7_switch__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_P0_7_switch__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_P0_7_switch__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_P0_7_switch__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_P0_7_switch__0__PC EQU CYREG_PRT0_PC
Pin_P0_7_switch__0__PC2 EQU CYREG_PRT0_PC2
Pin_P0_7_switch__0__PORT EQU 0
Pin_P0_7_switch__0__PS EQU CYREG_PRT0_PS
Pin_P0_7_switch__0__SHIFT EQU 7
Pin_P0_7_switch__DR EQU CYREG_PRT0_DR
Pin_P0_7_switch__INTCFG EQU CYREG_PRT0_INTCFG
Pin_P0_7_switch__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_P0_7_switch__MASK EQU 0x80
Pin_P0_7_switch__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_P0_7_switch__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_P0_7_switch__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_P0_7_switch__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_P0_7_switch__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_P0_7_switch__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_P0_7_switch__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_P0_7_switch__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_P0_7_switch__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_P0_7_switch__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_P0_7_switch__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_P0_7_switch__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_P0_7_switch__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_P0_7_switch__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_P0_7_switch__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_P0_7_switch__PC EQU CYREG_PRT0_PC
Pin_P0_7_switch__PC2 EQU CYREG_PRT0_PC2
Pin_P0_7_switch__PORT EQU 0
Pin_P0_7_switch__PS EQU CYREG_PRT0_PS
Pin_P0_7_switch__SHIFT EQU 7

; isr_LPComparator
isr_LPComparator__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_LPComparator__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_LPComparator__INTC_MASK EQU 0x100
isr_LPComparator__INTC_NUMBER EQU 8
isr_LPComparator__INTC_PRIOR_MASK EQU 0xC0
isr_LPComparator__INTC_PRIOR_NUM EQU 3
isr_LPComparator__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
isr_LPComparator__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_LPComparator__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Pin_negative_comparator
Pin_negative_comparator__0__DM__MASK EQU 0x38
Pin_negative_comparator__0__DM__SHIFT EQU 3
Pin_negative_comparator__0__DR EQU CYREG_PRT0_DR
Pin_negative_comparator__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_negative_comparator__0__HSIOM_MASK EQU 0x000000F0
Pin_negative_comparator__0__HSIOM_SHIFT EQU 4
Pin_negative_comparator__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_negative_comparator__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_negative_comparator__0__MASK EQU 0x02
Pin_negative_comparator__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_negative_comparator__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_negative_comparator__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_negative_comparator__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_negative_comparator__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_negative_comparator__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_negative_comparator__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_negative_comparator__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_negative_comparator__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_negative_comparator__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_negative_comparator__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_negative_comparator__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_negative_comparator__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_negative_comparator__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_negative_comparator__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_negative_comparator__0__PC EQU CYREG_PRT0_PC
Pin_negative_comparator__0__PC2 EQU CYREG_PRT0_PC2
Pin_negative_comparator__0__PORT EQU 0
Pin_negative_comparator__0__PS EQU CYREG_PRT0_PS
Pin_negative_comparator__0__SHIFT EQU 1
Pin_negative_comparator__DR EQU CYREG_PRT0_DR
Pin_negative_comparator__INTCFG EQU CYREG_PRT0_INTCFG
Pin_negative_comparator__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_negative_comparator__MASK EQU 0x02
Pin_negative_comparator__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_negative_comparator__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_negative_comparator__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_negative_comparator__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_negative_comparator__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_negative_comparator__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_negative_comparator__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_negative_comparator__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_negative_comparator__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_negative_comparator__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_negative_comparator__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_negative_comparator__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_negative_comparator__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_negative_comparator__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_negative_comparator__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_negative_comparator__PC EQU CYREG_PRT0_PC
Pin_negative_comparator__PC2 EQU CYREG_PRT0_PC2
Pin_negative_comparator__PORT EQU 0
Pin_negative_comparator__PS EQU CYREG_PRT0_PS
Pin_negative_comparator__SHIFT EQU 1

; Pin_positive_comparator
Pin_positive_comparator__0__DM__MASK EQU 0x07
Pin_positive_comparator__0__DM__SHIFT EQU 0
Pin_positive_comparator__0__DR EQU CYREG_PRT0_DR
Pin_positive_comparator__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_positive_comparator__0__HSIOM_MASK EQU 0x0000000F
Pin_positive_comparator__0__HSIOM_SHIFT EQU 0
Pin_positive_comparator__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_positive_comparator__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_positive_comparator__0__MASK EQU 0x01
Pin_positive_comparator__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_positive_comparator__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_positive_comparator__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_positive_comparator__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_positive_comparator__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_positive_comparator__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_positive_comparator__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_positive_comparator__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_positive_comparator__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_positive_comparator__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_positive_comparator__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_positive_comparator__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_positive_comparator__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_positive_comparator__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_positive_comparator__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_positive_comparator__0__PC EQU CYREG_PRT0_PC
Pin_positive_comparator__0__PC2 EQU CYREG_PRT0_PC2
Pin_positive_comparator__0__PORT EQU 0
Pin_positive_comparator__0__PS EQU CYREG_PRT0_PS
Pin_positive_comparator__0__SHIFT EQU 0
Pin_positive_comparator__DR EQU CYREG_PRT0_DR
Pin_positive_comparator__INTCFG EQU CYREG_PRT0_INTCFG
Pin_positive_comparator__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_positive_comparator__MASK EQU 0x01
Pin_positive_comparator__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_positive_comparator__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_positive_comparator__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_positive_comparator__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_positive_comparator__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_positive_comparator__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_positive_comparator__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_positive_comparator__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_positive_comparator__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_positive_comparator__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_positive_comparator__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_positive_comparator__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_positive_comparator__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_positive_comparator__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_positive_comparator__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_positive_comparator__PC EQU CYREG_PRT0_PC
Pin_positive_comparator__PC2 EQU CYREG_PRT0_PC2
Pin_positive_comparator__PORT EQU 0
Pin_positive_comparator__PS EQU CYREG_PRT0_PS
Pin_positive_comparator__SHIFT EQU 0

; LPComp_movement_detector_cy_psoc4_lpcomp_1
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_CONFIG EQU CYREG_LPCOMP_CONFIG
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT EQU 0
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_ID EQU CYREG_LPCOMP_ID
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_INTR EQU CYREG_LPCOMP_INTR
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET EQU CYREG_LPCOMP_INTR_SET
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT EQU 0
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT EQU 0
LPComp_movement_detector_cy_psoc4_lpcomp_1__LPCOMP_NUMBER EQU 1
LPComp_movement_detector_cy_psoc4_lpcomp_1__TRIM_A EQU CYREG_LPCOMP_TRIM1
LPComp_movement_detector_cy_psoc4_lpcomp_1__TRIM_B EQU CYREG_LPCOMP_TRIM2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 16000000
CYDEV_BCLK__HFCLK__KHZ EQU 16000
CYDEV_BCLK__HFCLK__MHZ EQU 16
CYDEV_BCLK__SYSCLK__HZ EQU 16000000
CYDEV_BCLK__SYSCLK__KHZ EQU 16000
CYDEV_BCLK__SYSCLK__MHZ EQU 16
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
