verilog xil_defaultlib --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ipshared/ec67/hdl" --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ipshared/8c62/hdl" --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0" \
"../../../bd/ip_design/ip/ip_design_processing_system7_0_0/sim/ip_design_processing_system7_0_0.v" \
"../../../bd/ip_design/ip/ip_design_xbar_0/sim/ip_design_xbar_0.v" \

sv xil_defaultlib --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ipshared/ec67/hdl" --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ipshared/8c62/hdl" --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0" \
"../../../bd/ip_design/ipshared/0f5e/src/tremolo.v" \

verilog xil_defaultlib --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ipshared/ec67/hdl" --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ipshared/8c62/hdl" --include "../../../../tremolo_zedboard.srcs/sources_1/bd/ip_design/ip/ip_design_processing_system7_0_0" \
"../../../bd/ip_design/ip/ip_design_tremolo_1_0/sim/ip_design_tremolo_1_0.v" \
"../../../bd/ip_design/ipshared/8997/src/cordic.v" \
"../../../bd/ip_design/ip/ip_design_cordic_0_1/sim/ip_design_cordic_0_1.v" \
"../../../bd/ip_design/ipshared/aef1/hdl/AXI_tremolo_parameters_v1_0_S00_AXI.v" \
"../../../bd/ip_design/ipshared/aef1/hdl/AXI_tremolo_parameters_v1_0.v" \
"../../../bd/ip_design/ip/ip_design_AXI_tremolo_paramete_0_0/sim/ip_design_AXI_tremolo_paramete_0_0.v" \
"../../../bd/ip_design/ip/ip_design_auto_pc_0/sim/ip_design_auto_pc_0.v" \
"../../../bd/ip_design/sim/ip_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
