<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: Class Members - Variables</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
</div><!-- top -->
<div class="contents">
&#160;

<h3><a class="anchor" id="index_r"></a>- r -</h3><ul>
<li>R
: <a class="el" href="structllvm_1_1PatternMatch_1_1AnyBinaryOp__match.html#a5cb3a2a3fb4299784b5fc83c6ec9d28f">llvm::PatternMatch::AnyBinaryOp_match&lt; LHS_t, RHS_t &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1BinaryOp__match.html#adc072e0f6fa1e975b62a2720ce97690b">llvm::PatternMatch::BinaryOp_match&lt; LHS_t, RHS_t, Opcode &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1BinOp2__match.html#a11c96b9ee7bb941fae88c2aa276a6ac4">llvm::PatternMatch::BinOp2_match&lt; LHS_t, RHS_t, Opc1, Opc2 &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1CmpClass__match.html#a14981651a4fbb4ad2a7744669c469c77">llvm::PatternMatch::CmpClass_match&lt; LHS_t, RHS_t, Class, PredicateTy &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1match__combine__and.html#acc8049d8ec69dcabfbd5f4ba1e186364">llvm::PatternMatch::match_combine_and&lt; LTy, RTy &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1match__combine__or.html#a9638551e0753d8d7de5a0167afb1af06">llvm::PatternMatch::match_combine_or&lt; LTy, RTy &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1MaxMin__match.html#a79b60b6f819acd5fbe5396909b02a9f9">llvm::PatternMatch::MaxMin_match&lt; CmpInst_t, LHS_t, RHS_t, Pred_t &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1OverflowingBinaryOp__match.html#acff1eef5edf850954bff6e75072da4c1">llvm::PatternMatch::OverflowingBinaryOp_match&lt; LHS_t, RHS_t, Opcode, WrapFlags &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1SelectClass__match.html#a4dc08c08dc1c0bcadf3b588278f160b0">llvm::PatternMatch::SelectClass_match&lt; Cond_t, LHS_t, RHS_t &gt;</a>
</li>
<li>r10
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#af178cd5bb3e069b4cfe3fe48f71b4490">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r11
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a0349121017ef1d6c155ca5d3db683c03">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r12
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a5615690ed34e9f47a499c2f33909c248">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r13
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a2ea4410d074fd53a078f8799c6a2f291">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r14
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a486500b5656092061be1bebdf1f93fda">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r15
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a85dcf757dc4d48c5e97911c17c901796">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r8
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#ad6058887b4e506abf6114576a097b6bc">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r9
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a7bb79c9cec066ddecc3708daee921b39">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>r_addend
: <a class="el" href="structllvm_1_1ELF_1_1Elf32__Rela.html#ac54eea298e917d307107fa527a0d2ccc">llvm::ELF::Elf32_Rela</a>
, <a class="el" href="structllvm_1_1ELF_1_1Elf64__Rela.html#a6878259b493d10e81361421fd46fa07b">llvm::ELF::Elf64_Rela</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01false_01_4_00_01true_01_4.html#a56bfbf4bf7098ad8e12ea74248258923">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, false &gt;, true &gt;</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01true_01_4_00_01true_01_4.html#aa8bbf65db6ff4d175b6d3cb510fa13a5">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, true &gt;, true &gt;</a>
</li>
<li>r_address
: <a class="el" href="structllvm_1_1MachO_1_1relocation__info.html#afae7745c0dbeaba604d0e6871ff6ff94">llvm::MachO::relocation_info</a>
, <a class="el" href="structllvm_1_1MachO_1_1scattered__relocation__info.html#a1e1ba4ed02bbacd56a4cf5300f0f9459">llvm::MachO::scattered_relocation_info</a>
</li>
<li>r_extern
: <a class="el" href="structllvm_1_1MachO_1_1relocation__info.html#a2e5895317d1febfec8fd6cf44069ca30">llvm::MachO::relocation_info</a>
</li>
<li>r_info
: <a class="el" href="structllvm_1_1ELF_1_1Elf32__Rel.html#ad5644f3fe07048bb6d31f2325173ee37">llvm::ELF::Elf32_Rel</a>
, <a class="el" href="structllvm_1_1ELF_1_1Elf32__Rela.html#a35fe5be6ddd3ff8a32cb48749f573bbe">llvm::ELF::Elf32_Rela</a>
, <a class="el" href="structllvm_1_1ELF_1_1Elf64__Rel.html#a4d6313650752de9413ba9d9c755d4f74">llvm::ELF::Elf64_Rel</a>
, <a class="el" href="structllvm_1_1ELF_1_1Elf64__Rela.html#a892ef7affa08869fb4a889c23577ec05">llvm::ELF::Elf64_Rela</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01false_01_4_00_01false_01_4.html#aa1aa3f791d881bbcb24900bd6c1cddce">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, false &gt;, false &gt;</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01false_01_4_00_01true_01_4.html#aa92ea5a8a45d2f5e6586acf536d66741">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, false &gt;, true &gt;</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01true_01_4_00_01false_01_4.html#af72804cd852b7426c48a4e1d4b4217f5">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, true &gt;, false &gt;</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01true_01_4_00_01true_01_4.html#ab0b41bf80bc3be75a70068c540c75f60">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, true &gt;, true &gt;</a>
</li>
<li>r_length
: <a class="el" href="structllvm_1_1MachO_1_1relocation__info.html#ad718c499097adbe1f3b1906f6cbf79f5">llvm::MachO::relocation_info</a>
, <a class="el" href="structllvm_1_1MachO_1_1scattered__relocation__info.html#a758258bdc21fe473b8e81ef094a1a9a3">llvm::MachO::scattered_relocation_info</a>
</li>
<li>r_offset
: <a class="el" href="structllvm_1_1ELF_1_1Elf32__Rel.html#a2da7804d67a9c1d4ed3d20569e882672">llvm::ELF::Elf32_Rel</a>
, <a class="el" href="structllvm_1_1ELF_1_1Elf32__Rela.html#a42be90281ba7d1f55f285a1a344abc77">llvm::ELF::Elf32_Rela</a>
, <a class="el" href="structllvm_1_1ELF_1_1Elf64__Rel.html#a5511b023fdfd8d4d21bee31f2729dced">llvm::ELF::Elf64_Rel</a>
, <a class="el" href="structllvm_1_1ELF_1_1Elf64__Rela.html#a9d9ee21ef44c545523f9ba97a95e8795">llvm::ELF::Elf64_Rela</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01false_01_4_00_01false_01_4.html#aaa70e1d69c643d9e0701359077981efc">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, false &gt;, false &gt;</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01false_01_4_00_01true_01_4.html#a368f0958aea1eebf620c7c0d5d419a42">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, false &gt;, true &gt;</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01true_01_4_00_01false_01_4.html#ac866021611736f17dd3bb21c8f56b772">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, true &gt;, false &gt;</a>
, <a class="el" href="structllvm_1_1object_1_1Elf__Rel__Base_3_01ELFType_3_01TargetEndianness_00_01MaxAlign_00_01true_01_4_00_01true_01_4.html#a2f6db6a1e73640152b5cbbe67a41ab41">llvm::object::Elf_Rel_Base&lt; ELFType&lt; TargetEndianness, MaxAlign, true &gt;, true &gt;</a>
</li>
<li>r_pcrel
: <a class="el" href="structllvm_1_1MachO_1_1relocation__info.html#a2036c0144fe63c94a74720c7c105cbd5">llvm::MachO::relocation_info</a>
, <a class="el" href="structllvm_1_1MachO_1_1scattered__relocation__info.html#ac14e2c9a8d74869706824bffe2f2275a">llvm::MachO::scattered_relocation_info</a>
</li>
<li>r_scattered
: <a class="el" href="structllvm_1_1MachO_1_1scattered__relocation__info.html#aa1659e06bc947efa806199d8b4625a49">llvm::MachO::scattered_relocation_info</a>
</li>
<li>r_symbolnum
: <a class="el" href="structllvm_1_1MachO_1_1relocation__info.html#ae8634f4afac899abde624f4f32698a9d">llvm::MachO::relocation_info</a>
</li>
<li>r_type
: <a class="el" href="structllvm_1_1MachO_1_1relocation__info.html#a564ac171976e46aeee433cb4e2c7d34e">llvm::MachO::relocation_info</a>
, <a class="el" href="structllvm_1_1MachO_1_1scattered__relocation__info.html#adc4a9ca5be3176c9c47468c26f1a73df">llvm::MachO::scattered_relocation_info</a>
</li>
<li>r_value
: <a class="el" href="structllvm_1_1MachO_1_1scattered__relocation__info.html#a553589c92b8699d8a5a49b05e5f3fa3a">llvm::MachO::scattered_relocation_info</a>
</li>
<li>r_word0
: <a class="el" href="structllvm_1_1MachO_1_1any__relocation__info.html#a2c1c46bbe4b0ef3065fe91d3e9ca806e">llvm::MachO::any_relocation_info</a>
</li>
<li>r_word1
: <a class="el" href="structllvm_1_1MachO_1_1any__relocation__info.html#aff97edf4109298178b12aca5621bd6ec">llvm::MachO::any_relocation_info</a>
</li>
<li>Range
: <a class="el" href="structllvm_1_1yaml_1_1Token.html#ab2bc3dca5761a105ee575a8dc5ef36a0">llvm::yaml::Token</a>
</li>
<li>RangeIndex
: <a class="el" href="structllvm_1_1EHStreamer_1_1PadRange.html#a3fc70f6485ef609d7d0ea6d6a1cf27ea">llvm::EHStreamer::PadRange</a>
</li>
<li>RawOps
: <a class="el" href="structllvm_1_1MDTupleInfo_1_1KeyTy.html#ae421a5d1baa40e4963f73c12b20aea8b">llvm::MDTupleInfo::KeyTy</a>
</li>
<li>rax
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a939b3d3138fefc315309a5872ebff7bf">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>rbp
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#afa2d59d8dd0a07d26e2c5abbb846d5ca">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>rbx
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a86c00e192c473bf2534afd3e5f36a96a">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>RC
: <a class="el" href="structllvm_1_1AggressiveAntiDepState_1_1RegisterReference.html#a8ea662ab3a6371e10eeabb295a3ae8d0">llvm::AggressiveAntiDepState::RegisterReference</a>
</li>
<li>rc
: <a class="el" href="structllvm_1_1MachO_1_1fp__control__t.html#a9efb899d1e1721b9d6ddf32eb6a13a59">llvm::MachO::fp_control_t</a>
</li>
<li>RCW
: <a class="el" href="structllvm_1_1R600RegisterInfo.html#a19c348989d240b91e7552e8603a6f97a">llvm::R600RegisterInfo</a>
</li>
<li>rcx
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a1b4262ab9fa17a804b765737fb42f0e9">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>rdi
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a70ab4bd1a93afd00bcebca310f1528ed">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>rdx
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#acdf3c1575b0fc00b857a6df292ee6fcc">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>re_endp
: <a class="el" href="structllvm__regex.html#af5da3516ebe39b7fe40315175d49b55a">llvm_regex</a>
</li>
<li>re_g
: <a class="el" href="structllvm__regex.html#a21d425d48e65f2408ccadde7ec358bf7">llvm_regex</a>
</li>
<li>re_magic
: <a class="el" href="structllvm__regex.html#a1a96d03c57ddbbacd6bd4f5e587ce558">llvm_regex</a>
</li>
<li>re_nsub
: <a class="el" href="structllvm__regex.html#ab7b9279f0acdb26e438298369f121641">llvm_regex</a>
</li>
<li>ReadAdvanceIdx
: <a class="el" href="structllvm_1_1MCSchedClassDesc.html#ac01c9f2b661bafc999a119e28e3aa8d6">llvm::MCSchedClassDesc</a>
</li>
<li>reader
: <a class="el" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aaf0ca36e22224359e20e3fe06ed52573">llvm::X86Disassembler::InternalInstruction</a>
</li>
<li>readerArg
: <a class="el" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9f6b28fe5ace18e5c48f073895ba31f1">llvm::X86Disassembler::InternalInstruction</a>
</li>
<li>readerCursor
: <a class="el" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa3b2f84ae751780dd417d7d59f235f3f">llvm::X86Disassembler::InternalInstruction</a>
</li>
<li>readMem
: <a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a7960916c7f5ceae12c215f3d3f92dbda">llvm::TargetLoweringBase::IntrinsicInfo</a>
</li>
<li>ReadOnlySection
: <a class="el" href="classllvm_1_1MCObjectFileInfo.html#afd74bfe6e26a6bbc207dd281923f4604">llvm::MCObjectFileInfo</a>
</li>
<li>Reads
: <a class="el" href="structllvm_1_1MachineOperandIteratorBase_1_1PhysRegInfo.html#a57c5e7c93fa8771669d1b12998f0daa0">llvm::MachineOperandIteratorBase::PhysRegInfo</a>
, <a class="el" href="structllvm_1_1MachineOperandIteratorBase_1_1VirtRegInfo.html#a8d4dddc2d8f1606d3cad345bb50a09bf">llvm::MachineOperandIteratorBase::VirtRegInfo</a>
</li>
<li>ReadsOverlap
: <a class="el" href="structllvm_1_1MachineOperandIteratorBase_1_1PhysRegInfo.html#a3184ac934f100807c60f5158cc9689a0">llvm::MachineOperandIteratorBase::PhysRegInfo</a>
</li>
<li>Reason
: <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate</a>
</li>
<li>rebase_off
: <a class="el" href="structllvm_1_1MachO_1_1dyld__info__command.html#ac0a251eaae629a1e7f918ff416ff17fd">llvm::MachO::dyld_info_command</a>
</li>
<li>rebase_size
: <a class="el" href="structllvm_1_1MachO_1_1dyld__info__command.html#a6b8dd4f28d4ff3bd7ea7ba0c3cd8a377">llvm::MachO::dyld_info_command</a>
</li>
<li>Rec
: <a class="el" href="structllvm_1_1MultiClass.html#ae0ccef996d8034966cf8fbd99904915b">llvm::MultiClass</a>
, <a class="el" href="structllvm_1_1SubClassReference.html#abc730297e9e181222ba17270808e7abc">llvm::SubClassReference</a>
</li>
<li>RecordNames
: <a class="el" href="structllvm_1_1BitstreamReader_1_1BlockInfo.html#a21e2cd547ed2b4d515489f0f443f1dfc">llvm::BitstreamReader::BlockInfo</a>
</li>
<li>ReduceLatency
: <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">llvm::GenericSchedulerBase::CandPolicy</a>
</li>
<li>ReduceResIdx
: <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">llvm::GenericSchedulerBase::CandPolicy</a>
</li>
<li>REFERENCE_ONLY
: <a class="el" href="classllvm_1_1circular__raw__ostream.html#a5b118481fc79f173de3bd869ce498c33">llvm::circular_raw_ostream</a>
</li>
<li>RefRange
: <a class="el" href="structllvm_1_1SubClassReference.html#a7d53b79ed79e06e101a594f1d04c0184">llvm::SubClassReference</a>
, <a class="el" href="structllvm_1_1SubMultiClassReference.html#aedfae503c6f7b961f12b7e0680017604">llvm::SubMultiClassReference</a>
</li>
<li>reg
: <a class="el" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">llvm::LiveInterval</a>
</li>
<li>Reg
: <a class="el" href="classllvm_1_1MachineOperand.html#a39d692ae880944b8211b1f260130c111">llvm::MachineOperand</a>
, <a class="el" href="structllvm_1_1MachineTraceMetrics_1_1LiveInReg.html#a464cdbfaaa5ffac2cf6a65b4c750a49e">llvm::MachineTraceMetrics::LiveInReg</a>
, <a class="el" href="structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">llvm::PhysRegSUOper</a>
, <a class="el" href="classllvm_1_1SDep.html#ab0a6528b6785d72ed8ec4a8f486ee78d">llvm::SDep</a>
, <a class="el" href="structllvm_1_1StackMaps_1_1LiveOutReg.html#a9a59295fce18b52c31330e0fde8acb5d">llvm::StackMaps::LiveOutReg</a>
, <a class="el" href="structllvm_1_1StackMaps_1_1Location.html#a5c50e124870a6f13f6dcabf5a04a12b4">llvm::StackMaps::Location</a>
, <a class="el" href="structllvm_1_1TargetFrameLowering_1_1SpillSlot.html#a61869c498d78ea441c973525fbaf2af8">llvm::TargetFrameLowering::SpillSlot</a>
, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">llvm::TargetInstrInfo::RegSubRegPair</a>
, <a class="el" href="structllvm_1_1X86AddressMode.html#abdbb5443e06c46eba409abb252121105">llvm::X86AddressMode</a>
</li>
<li>reg
: <a class="el" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">llvm::X86Disassembler::InternalInstruction</a>
</li>
<li>Reg
: <a class="el" href="structllvm_1_1X86Operand.html#aafb79a3e12c88ca2d15700cfae21334f">llvm::X86Operand</a>
</li>
<li>regBase
: <a class="el" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a28d4304ea02db3c8195079ad7f385646">llvm::X86Disassembler::InternalInstruction</a>
</li>
<li>RegClass
: <a class="el" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo</a>
</li>
<li>RegClassInfo
: <a class="el" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">llvm::MachineSchedContext</a>
, <a class="el" href="classllvm_1_1RegAllocBase.html#aa6330bc662bf646d769c2a0771282eaf">llvm::RegAllocBase</a>
, <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">llvm::ScheduleDAGMILive</a>
</li>
<li>RegEx
: <a class="el" href="structllvm_1_1SpecialCaseList_1_1Entry.html#af1bed19d98a8a0d16a5635fd551a8dea">llvm::SpecialCaseList::Entry</a>
</li>
<li>RegFixups
: <a class="el" href="classllvm_1_1FunctionLoweringInfo.html#a3f52fcf27ea6164f41a5568fb5a781e8">llvm::FunctionLoweringInfo</a>
</li>
<li>RegInfo
: <a class="el" href="classllvm_1_1FunctionLoweringInfo.html#adda780c93aae358f7ee00c01081ee840">llvm::FunctionLoweringInfo</a>
, <a class="el" href="classllvm_1_1SelectionDAGISel.html#a303effb01b1d92c71b15cc25b2438917">llvm::SelectionDAGISel</a>
</li>
<li>Region
: <a class="el" href="structllvm_1_1coverage_1_1ExpansionRecord.html#a02ea12d9b44ac09b4c07f92576bfeda3">llvm::coverage::ExpansionRecord</a>
</li>
<li>RegionBegin
: <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs</a>
</li>
<li>RegionCriticalPSets
: <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">llvm::ScheduleDAGMILive</a>
</li>
<li>RegionEnd
: <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs</a>
</li>
<li>Register
: <a class="el" href="structllvm_1_1WinEH_1_1Instruction.html#aa8a755f83859e92681de66d119b168ab">llvm::WinEH::Instruction</a>
</li>
<li>Register2
: <a class="el" href="classllvm_1_1MCCFIInstruction.html#a4c26d2b2bee165324d19edade6b4dea9">llvm::MCCFIInstruction</a>
</li>
<li>registerSize
: <a class="el" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa5f56dce77be16a72930ac037453b391">llvm::X86Disassembler::InternalInstruction</a>
</li>
<li>Registry
: <a class="el" href="classllvm_1_1MachineSchedRegistry.html#af84c5778cfc4dd0d69b39bb0f3ecd3ba">llvm::MachineSchedRegistry</a>
, <a class="el" href="classllvm_1_1RegisterRegAlloc.html#ad7c43979ed4daf1478056fe1f6898f32">llvm::RegisterRegAlloc</a>
, <a class="el" href="classllvm_1_1RegisterScheduler.html#a85302ad32727bfe3c808a9ca17a3dd46">llvm::RegisterScheduler</a>
</li>
<li>RegMask
: <a class="el" href="classllvm_1_1MachineOperand.html#aabb13d56e58c0a619ad29b5f66809cc6">llvm::MachineOperand</a>
</li>
<li>RegNo
: <a class="el" href="classllvm_1_1MachineOperand.html#aaf8435daf56f7cb3a39fdfc76a9f58ac">llvm::MachineOperand</a>
, <a class="el" href="structllvm_1_1StackMaps_1_1LiveOutReg.html#af45d141c46742c58de0a67598fb5aba2">llvm::StackMaps::LiveOutReg</a>
, <a class="el" href="structllvm_1_1X86Operand_1_1RegOp.html#ab4720c5567cb3b10ad942d51a45e5e2c">llvm::X86Operand::RegOp</a>
</li>
<li>RegOp
: <a class="el" href="structX86OpTblEntry.html#a309c1b6a51a0c7b0a860de7c3ee9d4a3">X86OpTblEntry</a>
</li>
<li>RegPressure
: <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">llvm::ScheduleDAGMILive</a>
</li>
<li>RegsBegin
: <a class="el" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">llvm::MCRegisterClass</a>
</li>
<li>RegSet
: <a class="el" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">llvm::MCRegisterClass</a>
</li>
<li>RegSetSize
: <a class="el" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">llvm::MCRegisterClass</a>
</li>
<li>RegSize
: <a class="el" href="classllvm_1_1MCRegisterClass.html#adc07b15ff60be5429eb493332cd38cc5">llvm::MCRegisterClass</a>
</li>
<li>RegsSize
: <a class="el" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">llvm::MCRegisterClass</a>
</li>
<li>RegUnitLaneMasks
: <a class="el" href="structllvm_1_1MCRegisterDesc.html#a89ab0e2b454e61308937accfba0833e6">llvm::MCRegisterDesc</a>
</li>
<li>RegUnits
: <a class="el" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">llvm::MCRegisterDesc</a>
</li>
<li>RegVal
: <a class="el" href="classllvm_1_1MCOperand.html#a0ee4675bf8e3e87c72fce7ec7fffea71">llvm::MCOperand</a>
</li>
<li>RegWeight
: <a class="el" href="structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">llvm::RegClassWeight</a>
</li>
<li>RelativeVirtualAddress
: <a class="el" href="structllvm_1_1COFF_1_1DataDirectory.html#ad03b9035427518cd1219b4521623d0e3">llvm::COFF::DataDirectory</a>
, <a class="el" href="structllvm_1_1object_1_1data__directory.html#abe92ae1acff82d60db89511e864c79b0">llvm::object::data_directory</a>
</li>
<li>relevant_entry
: <a class="el" href="structjit__descriptor.html#ab01ffce05af5fd40db9edc08bbd3b28e">jit_descriptor</a>
</li>
<li>RelInfo
: <a class="el" href="classllvm_1_1MCSymbolizer.html#a65399cf3fad4593f48477a0962ddd074">llvm::MCSymbolizer</a>
</li>
<li>Relocations
: <a class="el" href="structllvm_1_1COFFYAML_1_1Section.html#af8f9cf229b864087470ca43427e4ff28">llvm::COFFYAML::Section</a>
, <a class="el" href="structllvm_1_1ELFYAML_1_1RelocationSection.html#a1ea76db29aeaec9f2c7b2b13b8df7f8f">llvm::ELFYAML::RelocationSection</a>
, <a class="el" href="classllvm_1_1RuntimeDyldImpl.html#a8ed2a2985d6184f64569ac0d478d4f89">llvm::RuntimeDyldImpl</a>
</li>
<li>Relocs
: <a class="el" href="structllvm_1_1DWARFSection.html#ac2747977e27ee338e7f06e822c9d43a4">llvm::DWARFSection</a>
</li>
<li>reloff
: <a class="el" href="structllvm_1_1MachO_1_1section.html#a4463af1400a8cb0c7a4b0c89efb3b861">llvm::MachO::section</a>
, <a class="el" href="structllvm_1_1MachO_1_1section__64.html#a44ef72d19789a575cac088af4d0c22a5">llvm::MachO::section_64</a>
</li>
<li>RelType
: <a class="el" href="classllvm_1_1RelocationEntry.html#a4b339d832145cb7ea79bbb90f5233897">llvm::RelocationEntry</a>
</li>
<li>Rem
: <a class="el" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">llvm::GenericSchedulerBase</a>
, <a class="el" href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">llvm::SchedBoundary</a>
</li>
<li>RemainingCounts
: <a class="el" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">llvm::SchedRemainder</a>
</li>
<li>RemIssueCount
: <a class="el" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">llvm::SchedRemainder</a>
</li>
<li>RemoveKillFlags
: <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs</a>
</li>
<li>RepeatReasonSet
: <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a800b99312d2139f6c0061d8ae7ef60cb">llvm::GenericSchedulerBase::SchedCandidate</a>
</li>
<li>ReqChainDepth
: <a class="el" href="structllvm_1_1VectorizeConfig.html#ae73f97ea01ec81dfd2ae0b57dab859e1">llvm::VectorizeConfig</a>
</li>
<li>requested_workgroups_per_cu
: <a class="el" href="structhsa__ext__control__directives__s.html#a98b569b73e93a2c789560c1b27ddd1f9">hsa_ext_control_directives_s</a>
</li>
<li>required_dim
: <a class="el" href="structhsa__ext__control__directives__s.html#ac8012e3727779504aee5326dc8dc11a3">hsa_ext_control_directives_s</a>
</li>
<li>required_grid_size
: <a class="el" href="structhsa__ext__control__directives__s.html#aa39aa47358123940e91a59d86675ed56">hsa_ext_control_directives_s</a>
</li>
<li>required_workgroup_size
: <a class="el" href="structhsa__ext__control__directives__s.html#aafa76308e79d007eb024a85e1dbd445c">hsa_ext_control_directives_s</a>
</li>
<li>RequireStructuredCFG
: <a class="el" href="classllvm_1_1TargetMachine.html#abf089bfce826d2561637f8a6b388e27d">llvm::TargetMachine</a>
</li>
<li>RerollLoops
: <a class="el" href="classllvm_1_1PassManagerBuilder.html#aed6fc646bf924d5b165c7b493989848d">llvm::PassManagerBuilder</a>
</li>
<li>Res
: <a class="el" href="structllvm_1_1PatternMatch_1_1api__pred__ty.html#ad329c226d9a2acadeaa41decab624806">llvm::PatternMatch::api_pred_ty&lt; Predicate &gt;</a>
, <a class="el" href="structllvm_1_1PatternMatch_1_1apint__match.html#a12f3a089771dee1ff22593037a2ac3c8">llvm::PatternMatch::apint_match</a>
</li>
<li>ResDelta
: <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">llvm::GenericSchedulerBase::SchedCandidate</a>
</li>
<li>reserved
: <a class="el" href="structhsa__ext__control__directives__s.html#a13592ebe73dfaafc1aa8fb8280e6bad0">hsa_ext_control_directives_s</a>
</li>
<li>Reserved
: <a class="el" href="structllvm_1_1COFF_1_1DOSHeader.html#a172d08b7714db1f0141d573b2bd8ed45">llvm::COFF::DOSHeader</a>
</li>
<li>reserved
: <a class="el" href="structllvm_1_1MachO_1_1mach__header__64.html#a30a7b9617a54818e8d2f22b331a55ca9">llvm::MachO::mach_header_64</a>
</li>
<li>Reserved
: <a class="el" href="structllvm_1_1object_1_1coff__aux__clr__token.html#a753e0f86a570c92b256fff701d716031">llvm::object::coff_aux_clr_token</a>
, <a class="el" href="structllvm_1_1object_1_1coff__load__configuration32.html#ad4e5a176b5eac65f6cfe3973c29838e6">llvm::object::coff_load_configuration32</a>
, <a class="el" href="structllvm_1_1object_1_1dos__header.html#a9cd62019c8e5b20f8c91222efc3e1ea5">llvm::object::dos_header</a>
</li>
<li>reserved1
: <a class="el" href="structllvm_1_1MachO_1_1routines__command.html#a0b02b0eae7cdac57b3ec4f6fcb902410">llvm::MachO::routines_command</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command__64.html#a49fb0515f211f62b478fb4eccaf7832c">llvm::MachO::routines_command_64</a>
, <a class="el" href="structllvm_1_1MachO_1_1section.html#ac092610f2f0e4d0638565f0bb50f7325">llvm::MachO::section</a>
, <a class="el" href="structllvm_1_1MachO_1_1section__64.html#a9bb71ea0edf18b1e9b8b0e765c47326f">llvm::MachO::section_64</a>
</li>
<li>Reserved2
: <a class="el" href="structllvm_1_1COFF_1_1DOSHeader.html#a688f6d25b30731e3a247aded6e6d8dff">llvm::COFF::DOSHeader</a>
</li>
<li>reserved2
: <a class="el" href="structllvm_1_1MachO_1_1routines__command.html#aa1f9eac7d94db3732b17c458c2dcd89b">llvm::MachO::routines_command</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command__64.html#a4a32e227146c148627d29e66b1b739f3">llvm::MachO::routines_command_64</a>
, <a class="el" href="structllvm_1_1MachO_1_1section.html#a11e28901cd9505a929fe50bccd81a187">llvm::MachO::section</a>
, <a class="el" href="structllvm_1_1MachO_1_1section__64.html#a054bacc9c350a6c90e4fdf3ec9286021">llvm::MachO::section_64</a>
</li>
<li>Reserved2
: <a class="el" href="structllvm_1_1object_1_1dos__header.html#af6fb3a6718926a054465b71db143983b">llvm::object::dos_header</a>
</li>
<li>reserved3
: <a class="el" href="structamd__kernel__code__s.html#a467a38129c716fe4ad494c263c6a1a28">amd_kernel_code_s</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command.html#a68b40be364ee0771df13c99d389745d9">llvm::MachO::routines_command</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command__64.html#ad5aa6d3cc070a51afab72dd2a594b9f1">llvm::MachO::routines_command_64</a>
, <a class="el" href="structllvm_1_1MachO_1_1section__64.html#ae790b702e12774f2d9d2bf4a33b18768">llvm::MachO::section_64</a>
</li>
<li>reserved4
: <a class="el" href="structamd__kernel__code__s.html#a3a177b948f2a9fd74186bc0100992251">amd_kernel_code_s</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command.html#a4487c00ecddf4199e8f7213e873c8aa8">llvm::MachO::routines_command</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command__64.html#af10b66db6c9d4482de1182379fee99a9">llvm::MachO::routines_command_64</a>
</li>
<li>reserved5
: <a class="el" href="structamd__kernel__code__s.html#a8c1c423e8ee33bded8076fa23c5e1c7a">amd_kernel_code_s</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command.html#a22f00e488e724ade82065039384ae421">llvm::MachO::routines_command</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command__64.html#adc217c5a3d0e4b2e373630d56249845f">llvm::MachO::routines_command_64</a>
</li>
<li>reserved6
: <a class="el" href="structamd__kernel__code__s.html#acaf237866c9d098817f9606e4cb4876e">amd_kernel_code_s</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command.html#a3bacc2e63acade1fea23893c3457c112">llvm::MachO::routines_command</a>
, <a class="el" href="structllvm_1_1MachO_1_1routines__command__64.html#a5e4f2f3988879aef86690ec1376ffda2">llvm::MachO::routines_command_64</a>
</li>
<li>reserved_sgpr_count
: <a class="el" href="structamd__kernel__code__s.html#ab08abdcbd560da11ea18952a8addd07c">amd_kernel_code_s</a>
</li>
<li>reserved_sgpr_first
: <a class="el" href="structamd__kernel__code__s.html#ab3ded9dece15b44ade5de4f64617bbc1">amd_kernel_code_s</a>
</li>
<li>reserved_vgpr_count
: <a class="el" href="structamd__kernel__code__s.html#a6757964e0e2e4a2f85ea0d3aef282668">amd_kernel_code_s</a>
</li>
<li>reserved_vgpr_first
: <a class="el" href="structamd__kernel__code__s.html#a110a82e27c4c538dd9265a897043f666">amd_kernel_code_s</a>
</li>
<li>ResNo
: <a class="el" href="classllvm_1_1SDDbgValue.html#a872918e3f7908b90154a1dd37171e24d">llvm::SDDbgValue</a>
</li>
<li>resource
: <a class="el" href="classllvm_1_1CrashRecoveryContextCleanupBase.html#a790fb34d66364fa57c850560799cbcc0">llvm::CrashRecoveryContextCleanupBase&lt; DERIVED, T &gt;</a>
</li>
<li>ResourceTracker
: <a class="el" href="classllvm_1_1VLIWPacketizerList.html#aa563675151ea61dfc14e8dd078327bc9">llvm::VLIWPacketizerList</a>
</li>
<li>RespectDiagnosticFilters
: <a class="el" href="classllvm_1_1LLVMContextImpl.html#a60ca5513ecfaf1900eeb107df01b4921">llvm::LLVMContextImpl</a>
</li>
<li>RestrictIT
: <a class="el" href="classllvm_1_1ARMSubtarget.html#a65ffddf9935139cf113d2a4b43173bc0">llvm::ARMSubtarget</a>
</li>
<li>Result
: <a class="el" href="structllvm_1_1detail_1_1AnalysisResultModel_3_01IRUnitT_00_01PassT_00_01ResultT_00_01PreservedAnalysesT_00_01false_01_4.html#acd9697eb6049a363e593fe22e2345cf2">llvm::detail::AnalysisResultModel&lt; IRUnitT, PassT, ResultT, PreservedAnalysesT, false &gt;</a>
, <a class="el" href="structllvm_1_1detail_1_1AnalysisResultModel_3_01IRUnitT_00_01PassT_00_01ResultT_00_01PreservedAnalysesT_00_01true_01_4.html#a8ec8de45133e5f3741f3d91e9f6d91d0">llvm::detail::AnalysisResultModel&lt; IRUnitT, PassT, ResultT, PreservedAnalysesT, true &gt;</a>
</li>
<li>ResultReg
: <a class="el" href="structllvm_1_1FastISel_1_1CallLoweringInfo.html#a7b9a636050ef0633a3513400163f35a1">llvm::FastISel::CallLoweringInfo</a>
</li>
<li>RetSExt
: <a class="el" href="structllvm_1_1FastISel_1_1CallLoweringInfo.html#a1e3d7941faeb1a9d4d95829e6639af2b">llvm::FastISel::CallLoweringInfo</a>
, <a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#aa70600610484cd4224ebf4b46656ef6a">llvm::TargetLowering::CallLoweringInfo</a>
</li>
<li>RetSig
: <a class="el" href="structllvm_1_1Mips16HardFloatInfo_1_1FuncSignature.html#ae09960ba79489d76f12ca1386ddb780c">llvm::Mips16HardFloatInfo::FuncSignature</a>
</li>
<li>RetTy
: <a class="el" href="structllvm_1_1FastISel_1_1CallLoweringInfo.html#a35d74a4f3f503bb98e00ece4a618b2cf">llvm::FastISel::CallLoweringInfo</a>
, <a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#add4f6f94fcf01be61720d26a49591535">llvm::TargetLowering::CallLoweringInfo</a>
</li>
<li>ReturnBlock
: <a class="el" href="structllvm_1_1UnifyFunctionExitNodes.html#ab16886161ba97298d2f7b67e0be27344">llvm::UnifyFunctionExitNodes</a>
</li>
<li>ReturnCode
: <a class="el" href="structllvm_1_1sys_1_1ProcessInfo.html#a492728a2b5ef64d0de116baeb2bcba56">llvm::sys::ProcessInfo</a>
</li>
<li>ReturnReg
: <a class="el" href="classllvm_1_1MipsTargetStreamer.html#a7ab24f34b1f8811a662826063b66f8d1">llvm::MipsTargetStreamer</a>
</li>
<li>ReturnType
: <a class="el" href="structllvm_1_1FunctionTypeKeyInfo_1_1KeyTy.html#aeb53291b5d12e684481585f5d3f02e38">llvm::FunctionTypeKeyInfo::KeyTy</a>
</li>
<li>RetZExt
: <a class="el" href="structllvm_1_1FastISel_1_1CallLoweringInfo.html#a01c98b4c7e3e37427d5ec2726a0c3f4c">llvm::FastISel::CallLoweringInfo</a>
, <a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a6d1ffe16a83c436cac93b14e50ebf0bc">llvm::TargetLowering::CallLoweringInfo</a>
</li>
<li>rexPrefix
: <a class="el" href="structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a800a1b50115e92e6d7762fab50cb5fd7">llvm::X86Disassembler::InternalInstruction</a>
</li>
<li>rflags
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#aab9778b9cd384606252901503bdfafb1">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>RHS
: <a class="el" href="structllvm_1_1coverage_1_1CounterExpression.html#a8e7634d832c66f9680941b53bb4763c5">llvm::coverage::CounterExpression</a>
</li>
<li>rip
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#af24ac89278e2be8ea0af15cf5868a4af">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>rm_eo
: <a class="el" href="structllvm__regmatch__t.html#a091ff0573e03efd3e0034ddc6aaabb87">llvm_regmatch_t</a>
</li>
<li>rm_so
: <a class="el" href="structllvm__regmatch__t.html#a6c47f73a7871dbc515faf51ffbbd8491">llvm_regmatch_t</a>
</li>
<li>Root
: <a class="el" href="classllvm_1_1ImmutableMap.html#acc2a544bced59ba7b68365da7e130232">llvm::ImmutableMap&lt; KeyT, ValT, ValInfo &gt;</a>
, <a class="el" href="classllvm_1_1ImmutableMapRef.html#a340176e80211026d2d6e5980c1d91f80">llvm::ImmutableMapRef&lt; KeyT, ValT, ValInfo &gt;</a>
</li>
<li>RootNode
: <a class="el" href="classllvm_1_1DominatorTreeBase.html#a213f7c7e3bba86ce4d31df92bc2274ba">llvm::DominatorTreeBase&lt; N &gt;</a>
</li>
<li>Roots
: <a class="el" href="classllvm_1_1DominanceFrontierBase.html#a28cb49ddb7ef56cc1b6b4b71cd75b846">llvm::DominanceFrontierBase&lt; BlockT &gt;</a>
, <a class="el" href="classllvm_1_1DominatorBase.html#a005bd583429f2fb7a559f7d60d28756f">llvm::DominatorBase&lt; NodeT &gt;</a>
</li>
<li>Rows
: <a class="el" href="structllvm_1_1DWARFDebugLine_1_1LineTable.html#a08f2df6a1aaacec42c6ded0585a11e4d">llvm::DWARFDebugLine::LineTable</a>
</li>
<li>RPDelta
: <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">llvm::GenericSchedulerBase::SchedCandidate</a>
</li>
<li>RPTracker
: <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">llvm::ScheduleDAGMILive</a>
</li>
<li>rsi
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#aa9ca88292f7985f447a945ae9c955781">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>rsp
: <a class="el" href="structllvm_1_1MachO_1_1x86__thread__state64__t.html#a029071f4cddbee593949d606da447101">llvm::MachO::x86_thread_state64_t</a>
</li>
<li>RTDyld
: <a class="el" href="classllvm_1_1RuntimeDyld_1_1LoadedObjectInfo.html#a95b62f22193e46f10790cf2e0b778ac6">llvm::RuntimeDyld::LoadedObjectInfo</a>
</li>
<li>Runtime
: <a class="el" href="structllvm_1_1TargetTransformInfo_1_1UnrollingPreferences.html#ae31307b4efc5ce5311752041e7ff7cdc">llvm::TargetTransformInfo::UnrollingPreferences</a>
</li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:59 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
