// -----------------------------------------------------------------------------
// Simulation: HW2 simple RISC-V CPU
// -----------------------------------------------------------------------------

// define files: Do not modify
// -----------------------------------------------------------------------------
../00_TB/define.v
./my_define.sv

// testbench: Do not modify
// -----------------------------------------------------------------------------
../00_TB/testbed.v
../00_TB/data_mem.vp

// design files: Be free to add your design files
// -----------------------------------------------------------------------------
./core.sv
./alu.sv
./FP_addsuber.sv
./Left_Shift_To_Msb.sv
./FP_compare.sv
