\begin{center} %%%\begin{singlespace}

\lstinputlisting[language=VHDL, firstline=40, lastline=79]{design_files/addersubtractor2.vhd}  
Figure 14.  VHDL code for the circuit in Figure 3 (Part {\it b}).
\end{center}
