/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_bus_cr_von.h
//[Revision time]   : Mon Oct 30 22:54:43 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_BUS_CR_VON_REGS_H__
#define __CONN_BUS_CR_VON_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_BUS_CR_VON CR Definitions                     
//
//****************************************************************************

#define CONN_BUS_CR_VON_BASE                                   (0x18095000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0000u) // 5000
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0004u) // 5004
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0008u) // 5008
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x000Cu) // 500C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0010u) // 5010
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0014u) // 5014
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_ADDR  (CONN_BUS_CR_VON_BASE + 0x0018u) // 5018
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_ADDR  (CONN_BUS_CR_VON_BASE + 0x001Cu) // 501C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0020u) // 5020
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0024u) // 5024
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0028u) // 5028
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x002Cu) // 502C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0030u) // 5030
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0034u) // 5034
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0040u) // 5040
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0044u) // 5044
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0048u) // 5048
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x004Cu) // 504C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0050u) // 5050
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0054u) // 5054
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_ADDR  (CONN_BUS_CR_VON_BASE + 0x0058u) // 5058
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_ADDR  (CONN_BUS_CR_VON_BASE + 0x005Cu) // 505C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0060u) // 5060
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0064u) // 5064
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0068u) // 5068
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x006Cu) // 506C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0070u) // 5070
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0074u) // 5074
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x0080u) // 5080
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x0084u) // 5084
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x0088u) // 5088
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x008cu) // 508C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x0090u) // 5090
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x0094u) // 5094
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_ADDR  (CONN_BUS_CR_VON_BASE + 0x0098u) // 5098
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_ADDR  (CONN_BUS_CR_VON_BASE + 0x009cu) // 509C
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_ADDR  (CONN_BUS_CR_VON_BASE + 0x00A0u) // 50A0
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_ADDR  (CONN_BUS_CR_VON_BASE + 0x00A4u) // 50A4
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_ADDR  (CONN_BUS_CR_VON_BASE + 0x00A8u) // 50A8
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_ADDR  (CONN_BUS_CR_VON_BASE + 0x00ACu) // 50AC
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_ADDR  (CONN_BUS_CR_VON_BASE + 0x00B0u) // 50B0
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_BA_ADDR  (CONN_BUS_CR_VON_BASE + 0x00B4u) // 50B4
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_ADDR          (CONN_BUS_CR_VON_BASE + 0x0140u) // 5140
#define CONN_BUS_CR_VON_CONN_VON_IDLE_MASK_ADDR                (CONN_BUS_CR_VON_BASE + 0x0200u) // 5200
#define CONN_BUS_CR_VON_CONN_VON_BUS_IDLE_DEBOUNCE_ADDR        (CONN_BUS_CR_VON_BASE + 0x0204u) // 5204
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR  (CONN_BUS_CR_VON_BASE + 0x0208u) // 5208
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR  (CONN_BUS_CR_VON_BASE + 0x020Cu) // 520C
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_2_ADDR  (CONN_BUS_CR_VON_BASE + 0x0218u) // 5218
#define CONN_BUS_CR_VON_CONN_VON_OSC_IDLE_MASK_ADDR            (CONN_BUS_CR_VON_BASE + 0x21Cu) // 521C
#define CONN_BUS_CR_VON_CONN_VON_BUS_OSC_IDLE_DEBOUNCE_ADDR    (CONN_BUS_CR_VON_BASE + 0x220u) // 5220
#define CONN_BUS_CR_VON_CR_VON_OSC_CG_FORCE_ON_ADDR            (CONN_BUS_CR_VON_BASE + 0x224u) // 5224
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_VON_BASE + 0x300u) // 5300
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_ADDR         (CONN_BUS_CR_VON_BASE + 0x304u) // 5304
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR       (CONN_BUS_CR_VON_BASE + 0x408u) // 5408
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR       (CONN_BUS_CR_VON_BASE + 0x40cu) // 540C
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_DBG_ADDR         (CONN_BUS_CR_VON_BASE + 0x410u) // 5410
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_0_ADDR     (CONN_BUS_CR_VON_BASE + 0x500u) // 5500
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_ADDR     (CONN_BUS_CR_VON_BASE + 0x504u) // 5504
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_0_ADDR (CONN_BUS_CR_VON_BASE + 0x508u) // 5508
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR (CONN_BUS_CR_VON_BASE + 0x50Cu) // 550C
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_0_ADDR                (CONN_BUS_CR_VON_BASE + 0x510u) // 5510
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_ADDR                (CONN_BUS_CR_VON_BASE + 0x514u) // 5514
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_0_ADDR                (CONN_BUS_CR_VON_BASE + 0x518u) // 5518
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_ADDR                (CONN_BUS_CR_VON_BASE + 0x51Cu) // 551C
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_0_ADDR                (CONN_BUS_CR_VON_BASE + 0x520u) // 5520
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR                (CONN_BUS_CR_VON_BASE + 0x524u) // 5524
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_0_ADDR                (CONN_BUS_CR_VON_BASE + 0x528u) // 5528
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR                (CONN_BUS_CR_VON_BASE + 0x52Cu) // 552C
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_0_ADDR (CONN_BUS_CR_VON_BASE + 0x530u) // 5530
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR (CONN_BUS_CR_VON_BASE + 0x534u) // 5534
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_0_ADDR (CONN_BUS_CR_VON_BASE + 0x538u) // 5538
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR (CONN_BUS_CR_VON_BASE + 0x53Cu) // 553C
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_0_ADDR (CONN_BUS_CR_VON_BASE + 0x540u) // 5540
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR (CONN_BUS_CR_VON_BASE + 0x544u) // 5544
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_0_ADDR                 (CONN_BUS_CR_VON_BASE + 0x548u) // 5548
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_ADDR                 (CONN_BUS_CR_VON_BASE + 0x54Cu) // 554C
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_0_ADDR                 (CONN_BUS_CR_VON_BASE + 0x550u) // 5550
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR                 (CONN_BUS_CR_VON_BASE + 0x554u) // 5554
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_0_ADDR                 (CONN_BUS_CR_VON_BASE + 0x558u) // 5558
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_ADDR                 (CONN_BUS_CR_VON_BASE + 0x55Cu) // 555C
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_0_ADDR      (CONN_BUS_CR_VON_BASE + 0x560u) // 5560
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR      (CONN_BUS_CR_VON_BASE + 0x564u) // 5564
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_0_ADDR       (CONN_BUS_CR_VON_BASE + 0x568u) // 5568
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_ADDR       (CONN_BUS_CR_VON_BASE + 0x56Cu) // 556C
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_0_ADDR      (CONN_BUS_CR_VON_BASE + 0x570u) // 5570
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_ADDR      (CONN_BUS_CR_VON_BASE + 0x574u) // 5574
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_0_ADDR (CONN_BUS_CR_VON_BASE + 0x578u) // 5578
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_ADDR (CONN_BUS_CR_VON_BASE + 0x57Cu) // 557C
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_0_ADDR   (CONN_BUS_CR_VON_BASE + 0x580u) // 5580
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_ADDR   (CONN_BUS_CR_VON_BASE + 0x584u) // 5584




/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_10 (0x18095000 + 0x0000u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_00[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_01[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_01_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_01_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_01[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_01_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_00_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_00_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_00[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_00_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_32 (0x18095000 + 0x0004u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_02[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_03[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_03_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_03_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_03[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_03_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_02_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_02_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_02[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_02_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_54 (0x18095000 + 0x0008u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_04[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_05[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_05_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_05_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_05[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_05_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_04_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_04_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_04[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_04_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_76 (0x18095000 + 0x000Cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_06[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_07[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_07_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_07_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_07[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_07_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_06_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_06_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_06[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_06_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_98 (0x18095000 + 0x0010u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_08[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_09[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_09_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_09_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_09[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_09_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_08_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_08_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_08[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_08_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_BA (0x18095000 + 0x0014u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_0A[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_0B[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0B_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0B_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_0B[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0B_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0A_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0A_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_0A[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0A_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_DC (0x18095000 + 0x0018u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_0C[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_0D[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0D_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0D_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_0D[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0D_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0C_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0C_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_0C[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0C_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_0_FE (0x18095000 + 0x001Cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_0E[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_0F[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0F_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0F_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_0F[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0F_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0E_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0E_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_0E[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_WF_0E_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_1_10 (0x18095000 + 0x0020u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_10[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_11[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_11_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_11_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_11[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_11_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_10_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_10_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_10[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_WF_10_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_1_32 (0x18095000 + 0x0024u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_12[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_13[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_13_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_13_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_13[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_13_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_12_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_12_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_12[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_WF_12_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_1_54 (0x18095000 + 0x0028u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_14[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_15[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_15_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_15_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_15[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_15_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_14_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_14_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_14[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_WF_14_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_1_76 (0x18095000 + 0x002Cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_16[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_17[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_17_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_17_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_17[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_17_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_16_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_16_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_16[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_WF_16_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_1_98 (0x18095000 + 0x0030u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_18[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_19[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_19_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_19_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_19[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_19_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_18_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_18_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_18[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_WF_18_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_1_BA (0x18095000 + 0x0034u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_WF_1A[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_WF_1B[31..16] - (RO) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_1B_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_1B_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_1B[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_1B_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_1A_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_1A_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_WF_1A[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_WF_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_WF_1A_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_10 (0x18095000 + 0x0040u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_00[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_01[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_01_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_01_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_01[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_01_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_00_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_00_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_00[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_00_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_32 (0x18095000 + 0x0044u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_02[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_03[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_03_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_03_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_03[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_03_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_02_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_02_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_02[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_02_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_54 (0x18095000 + 0x0048u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_04[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_05[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_05_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_05_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_05[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_05_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_04_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_04_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_04[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_04_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_76 (0x18095000 + 0x004Cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_06[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_07[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_07_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_07_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_07[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_07_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_06_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_06_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_06[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_06_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_98 (0x18095000 + 0x0050u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_08[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_09[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_09_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_09_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_09[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_09_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_08_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_08_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_08[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_08_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_BA (0x18095000 + 0x0054u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_0A[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_0B[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0B_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0B_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_0B[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0B_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0A_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0A_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_0A[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0A_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_DC (0x18095000 + 0x0058u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_0C[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_0D[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0D_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0D_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_0D[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0D_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0C_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0C_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_0C[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0C_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_0_FE (0x18095000 + 0x005Cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_0E[15..0] - (RO) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_0F[31..16] - (RO) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0F_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0F_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_0F[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0F_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0E_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0E_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_0E[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_BT_0E_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_1_10 (0x18095000 + 0x0060u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_10[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_11[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_11_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_11_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_11[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_11_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_10_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_10_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_10[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_BT_10_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_1_32 (0x18095000 + 0x0064u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_12[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_13[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_13_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_13_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_13[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_13_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_12_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_12_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_12[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_BT_12_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_1_54 (0x18095000 + 0x0068u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_14[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_15[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_15_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_15_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_15[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_15_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_14_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_14_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_14[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_BT_14_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_1_76 (0x18095000 + 0x006Cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_16[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_17[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_17_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_17_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_17[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_17_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_16_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_16_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_16[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_BT_16_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_1_98 (0x18095000 + 0x0070u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_18[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_19[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_19_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_19_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_19[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_19_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_18_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_18_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_18[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_BT_18_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_1_BA (0x18095000 + 0x0074u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_BT_1A[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_BT_1B[31..16] - (RO) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_1B_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_1B_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_1B[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_1B_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_1A_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_1A_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_BT_1A[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_BT_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_BT_1A_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_10 (0x18095000 + 0x0080u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_00[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_01[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_01_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_01_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_01[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_01_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_00_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_00_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_00[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_00_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_32 (0x18095000 + 0x0084u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_02[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_03[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_03_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_03_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_03[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_03_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_02_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_02_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_02[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_02_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_54 (0x18095000 + 0x0088u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_04[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_05[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_05_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_05_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_05[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_05_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_04_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_04_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_04[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_04_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_76 (0x18095000 + 0x008cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_06[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_07[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_07_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_07_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_07[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_07_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_06_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_06_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_06[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_06_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_98 (0x18095000 + 0x0090u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_08[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_09[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_09_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_09_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_09[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_09_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_08_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_08_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_08[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_08_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA (0x18095000 + 0x0094u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0A[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0B[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0B_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0B_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0B[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0B_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0A_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0A_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0A[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0A_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC (0x18095000 + 0x0098u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0C[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0D[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0D_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0D_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0D[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0D_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0C_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0C_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0C[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_DC_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0C_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE (0x18095000 + 0x009cu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0E[15..0] - (RO) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0F[31..16] - (RO) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0F_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0F_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0F[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0F_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0E_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0E_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0E[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_0_FE_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_0E_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_1_10 (0x18095000 + 0x00A0u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_10[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_11[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_11_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_11_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_11[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_11_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_10_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_10_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_10[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_10_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_10_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_1_32 (0x18095000 + 0x00A4u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_12[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_13[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_13_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_13_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_13[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_13_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_12_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_12_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_12[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_32_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_12_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_1_54 (0x18095000 + 0x00A8u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_14[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_15[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_15_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_15_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_15[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_15_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_14_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_14_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_14[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_54_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_14_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_1_76 (0x18095000 + 0x00ACu)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_16[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_17[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_17_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_17_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_17[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_17_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_16_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_16_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_16[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_76_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_16_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_1_98 (0x18095000 + 0x00B0u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_18[15..0] - (RW) top2conn remapping base addr
    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_19[31..16] - (RW) top2conn remapping base addr

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_19_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_19_MASK 0xFFFF0000u                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_19[31..16]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_19_SHFT 16u
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_18_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_18_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_18[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_98_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_18_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_ZB_1_BA (0x18095000 + 0x00B4u)---

    CR_PCIE2AP_PUBLIC_REMAPPING_ZB_1A[15..0] - (RW) top2conn remapping base addr
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_1A_ADDR CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_BA_ADDR
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_1A_MASK 0x0000FFFFu                // CR_PCIE2AP_PUBLIC_REMAPPING_ZB_1A[15..0]
#define CONN_BUS_CR_VON_CONN_INFRA_PCIE2AP_REMAP_ZB_1_BA_CR_PCIE2AP_PUBLIC_REMAPPING_ZB_1A_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_VON_DECERR_IRQ (0x18095000 + 0x0140u)---

    P_D_N12_DEC_ERR[0]           - (RO) after decerr IRQ, record the IRQ decerr source
    P_D_N13_DEC_ERR[1]           - (RO) after decerr IRQ, record the IRQ decerr source
    H2S_N11_VIO_DECERR[2]        - (RO) after decerr IRQ, record the IRQ decerr source
    H_D_N10_VIO_DECERR[3]        - (RO) after decerr IRQ, record the IRQ decerr source
    A_D_N2_SI_VIO_DECERR[4]      - (RO) after decerr IRQ, record the IRQ decerr source
    H2S_N5_VIO_DECERR[5]         - (RO) after decerr IRQ, record the IRQ decerr source
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H2S_N5_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H2S_N5_VIO_DECERR_MASK 0x00000020u                // H2S_N5_VIO_DECERR[5]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H2S_N5_VIO_DECERR_SHFT 5u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_A_D_N2_SI_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_A_D_N2_SI_VIO_DECERR_MASK 0x00000010u                // A_D_N2_SI_VIO_DECERR[4]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_A_D_N2_SI_VIO_DECERR_SHFT 4u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H_D_N10_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H_D_N10_VIO_DECERR_MASK 0x00000008u                // H_D_N10_VIO_DECERR[3]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H_D_N10_VIO_DECERR_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H2S_N11_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H2S_N11_VIO_DECERR_MASK 0x00000004u                // H2S_N11_VIO_DECERR[2]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_H2S_N11_VIO_DECERR_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_P_D_N13_DEC_ERR_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_P_D_N13_DEC_ERR_MASK 0x00000002u                // P_D_N13_DEC_ERR[1]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_P_D_N13_DEC_ERR_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_P_D_N12_DEC_ERR_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_P_D_N12_DEC_ERR_MASK 0x00000001u                // P_D_N12_DEC_ERR[0]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_DECERR_IRQ_P_D_N12_DEC_ERR_SHFT 0u

/* =====================================================================================

  ---CONN_VON_IDLE_MASK (0x18095000 + 0x0200u)---

    CR_VON_BUS_IDLE_MASK[31..0]  - (RW) conn infra bus off domain hclk DCM idle signal mask,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_VON_IDLE_MASK_CR_VON_BUS_IDLE_MASK_ADDR CONN_BUS_CR_VON_CONN_VON_IDLE_MASK_ADDR
#define CONN_BUS_CR_VON_CONN_VON_IDLE_MASK_CR_VON_BUS_IDLE_MASK_MASK 0xFFFFFFFFu                // CR_VON_BUS_IDLE_MASK[31..0]
#define CONN_BUS_CR_VON_CONN_VON_IDLE_MASK_CR_VON_BUS_IDLE_MASK_SHFT 0u

/* =====================================================================================

  ---CONN_VON_BUS_IDLE_DEBOUNCE (0x18095000 + 0x0204u)---

    CR_VON_BUS_IDLE_DEBOUNCE[4..0] - (RW) conn von bus idle debounce counter threshold value.
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_VON_BUS_IDLE_DEBOUNCE_CR_VON_BUS_IDLE_DEBOUNCE_ADDR CONN_BUS_CR_VON_CONN_VON_BUS_IDLE_DEBOUNCE_ADDR
#define CONN_BUS_CR_VON_CONN_VON_BUS_IDLE_DEBOUNCE_CR_VON_BUS_IDLE_DEBOUNCE_MASK 0x0000001Fu                // CR_VON_BUS_IDLE_DEBOUNCE[4..0]
#define CONN_BUS_CR_VON_CONN_VON_BUS_IDLE_DEBOUNCE_CR_VON_BUS_IDLE_DEBOUNCE_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0 (0x18095000 + 0x0208u)---

    CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0] - (RW) disable DCM. tie 0.not use this bit
    RESERVED1[1]                 - (RO) Reserved bits
    CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2] - (RW) disable DCM. tie 0.not use this bit
    CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKOFF_EN[3] - (RW) DCM off mode choice
    CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKSLOW_EN[4] - (RW) DCM slow mode choice
    CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKOFF[5] - (RW) force DCM change to off mode
    CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKSLOW[6] - (RW) force DCM change to slow mode
    CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_ON[7] - (RW) force DCM clk free run
    CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FSEL[12..8] - (RW) normal mode's clk divider num
    CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_SFSEL[17..13] - (RW) slow mode's clk divider num
    CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_NUM[29..18] - (RW) DCM idle debounce counter number
    CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_EN[30] - (RW) DCM idle debounce enable
    CR_FORCE_ON_HOST_CK_DCM[31]  - (RW) forece DCM clk release gating

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_FORCE_ON_HOST_CK_DCM_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_FORCE_ON_HOST_CK_DCM_MASK 0x80000000u                // CR_FORCE_ON_HOST_CK_DCM[31]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_FORCE_ON_HOST_CK_DCM_SHFT 31u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_EN_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_EN_MASK 0x40000000u                // CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_EN[30]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_EN_SHFT 30u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_NUM_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_NUM_MASK 0x3FFC0000u                // CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_NUM[29..18]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_DBC_CTRL_DBC_NUM_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_SFSEL_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_SFSEL_MASK 0x0003E000u                // CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_SFSEL[17..13]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_SFSEL_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FSEL_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FSEL_MASK 0x00001F00u                // CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FSEL[12..8]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FSEL_SHFT 8u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_ON_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_ON_MASK 0x00000080u                // CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_ON[7]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_ON_SHFT 7u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKSLOW_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKSLOW_MASK 0x00000040u                // CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKSLOW[6]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKSLOW_SHFT 6u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKOFF_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKOFF_MASK 0x00000020u                // CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKOFF[5]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_FORCE_CLKOFF_SHFT 5u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKSLOW_EN_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKSLOW_EN_MASK 0x00000010u                // CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKSLOW_EN[4]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKSLOW_EN_SHFT 4u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKOFF_EN_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKOFF_EN_MASK 0x00000008u                // CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKOFF_EN[3]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_CTRL_CLKOFF_EN_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_MASK 0x00000004u                // CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM[2]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_2_CLK_RDY_ON_DCM_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_MASK 0x00000001u                // CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_SC_AXI_DCM_DIS_EN[0]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_SC_AXI_DCM_DIS_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1 (0x18095000 + 0x020Cu)---

    CR_CONN_VON_VDNR_DCM_SC_AXI_DCM_DIS[0] - (RW) tie 1.not use this bit
    CR_CONN_VON_VDNR_DCM_HOST_CK_BUS_IDLE_SYNC_MASK[1] - (RW) mask sync idle, DCM will change to "one cycle wake up"  mode
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_CR_CONN_VON_VDNR_DCM_HOST_CK_BUS_IDLE_SYNC_MASK_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_CR_CONN_VON_VDNR_DCM_HOST_CK_BUS_IDLE_SYNC_MASK_MASK 0x00000002u                // CR_CONN_VON_VDNR_DCM_HOST_CK_BUS_IDLE_SYNC_MASK[1]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_CR_CONN_VON_VDNR_DCM_HOST_CK_BUS_IDLE_SYNC_MASK_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_CR_CONN_VON_VDNR_DCM_SC_AXI_DCM_DIS_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_CR_CONN_VON_VDNR_DCM_SC_AXI_DCM_DIS_MASK 0x00000001u                // CR_CONN_VON_VDNR_DCM_SC_AXI_DCM_DIS[0]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_CR_CONN_VON_VDNR_DCM_SC_AXI_DCM_DIS_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_VON_BUS_GLUE_DCM_CTL_2 (0x18095000 + 0x0218u)---

    CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0] - (RW) bit= 1 will enable conn infra hclk DCM.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_2_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_NO_SPM_ADDR CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_2_ADDR
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_2_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_NO_SPM_MASK 0x00000001u                // CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_NO_SPM[0]
#define CONN_BUS_CR_VON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_2_CR_CONN_VON_VDNR_DCM_HOST_CK_GROUP_CTRL_PLLCK_SEL_NO_SPM_SHFT 0u

/* =====================================================================================

  ---CONN_VON_OSC_IDLE_MASK (0x18095000 + 0x21Cu)---

    CR_VON_BUS_IDLE_MASK[31..0]  - (RW) conn infra bus von domain osc clk DCM idle signal mask0,every bit can mask one idle signal.

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_VON_OSC_IDLE_MASK_CR_VON_BUS_IDLE_MASK_ADDR CONN_BUS_CR_VON_CONN_VON_OSC_IDLE_MASK_ADDR
#define CONN_BUS_CR_VON_CONN_VON_OSC_IDLE_MASK_CR_VON_BUS_IDLE_MASK_MASK 0xFFFFFFFFu                // CR_VON_BUS_IDLE_MASK[31..0]
#define CONN_BUS_CR_VON_CONN_VON_OSC_IDLE_MASK_CR_VON_BUS_IDLE_MASK_SHFT 0u

/* =====================================================================================

  ---CONN_VON_BUS_OSC_IDLE_DEBOUNCE (0x18095000 + 0x220u)---

    CR_VON_BUS_IDLE_DEBOUNCE[4..0] - (RW) conn infra von osc clk DCM idle debounce counter threshold value.
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_CONN_VON_BUS_OSC_IDLE_DEBOUNCE_CR_VON_BUS_IDLE_DEBOUNCE_ADDR CONN_BUS_CR_VON_CONN_VON_BUS_OSC_IDLE_DEBOUNCE_ADDR
#define CONN_BUS_CR_VON_CONN_VON_BUS_OSC_IDLE_DEBOUNCE_CR_VON_BUS_IDLE_DEBOUNCE_MASK 0x0000001Fu                // CR_VON_BUS_IDLE_DEBOUNCE[4..0]
#define CONN_BUS_CR_VON_CONN_VON_BUS_OSC_IDLE_DEBOUNCE_CR_VON_BUS_IDLE_DEBOUNCE_SHFT 0u

/* =====================================================================================

  ---CR_VON_OSC_CG_FORCE_ON (0x18095000 + 0x224u)---

    CR_FORCED_RELEASE_VON_OSC_CLK_DCM[0] - (RW) force release von_osc_clk  gating
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_CR_VON_OSC_CG_FORCE_ON_CR_FORCED_RELEASE_VON_OSC_CLK_DCM_ADDR CONN_BUS_CR_VON_CR_VON_OSC_CG_FORCE_ON_ADDR
#define CONN_BUS_CR_VON_CR_VON_OSC_CG_FORCE_ON_CR_FORCED_RELEASE_VON_OSC_CLK_DCM_MASK 0x00000001u                // CR_FORCED_RELEASE_VON_OSC_CLK_DCM[0]
#define CONN_BUS_CR_VON_CR_VON_OSC_CG_FORCE_ON_CR_FORCED_RELEASE_VON_OSC_CLK_DCM_SHFT 0u

/* =====================================================================================

  ---ADDR_AP2CONN_AXI_GALS_CFG (0x18095000 + 0x300u)---

    AP2CONN_GALSS_RX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    AP2CONN_GALSS_RX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    AP2CONN_GALS_RX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALS_RX_SAMPLE_SEL_ADDR CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALS_RX_SAMPLE_SEL_MASK 0x00000010u                // AP2CONN_GALS_RX_SAMPLE_SEL[4]
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALS_RX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALSS_RX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALSS_RX_SLV_SYNC_SEL_MASK 0x0000000Cu                // AP2CONN_GALSS_RX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALSS_RX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALSS_RX_MST_SYNC_SEL_ADDR CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALSS_RX_MST_SYNC_SEL_MASK 0x00000003u                // AP2CONN_GALSS_RX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_VON_ADDR_AP2CONN_AXI_GALS_CFG_AP2CONN_GALSS_RX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_VON2OFF_AXI_GALS_CFG (0x18095000 + 0x304u)---

    VON2OFF_GALS_TX_MST_SYNC_SEL[1..0] - (RW) Selects master synchronizer step
    VON2OFF_GALS_TX_SLV_SYNC_SEL[3..2] - (RW) Selects slave synchronizer step
    VON2OFF_GALS_TX_SAMPLE_SEL[4] - (RW) Selects first step of sample clock edge of master & slaver synchronizer.You can tie sample_sel to high to avoid the first step DFF and second step DFF timing issue when AXI frequency bridge (used as aslice) is high frequency.
                                     1'b0: Negedge
                                     1'b1: Posedge
    VON2OFF_GALS_TX_IN_AWFLUSH_THRE[6..5] - (RW) QoS ultra from input AW channel
    VON2OFF_GALS_TX_IN_ARFLUSH_THRE[8..7] - (RW) QoS flush from input AR channel
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_IN_ARFLUSH_THRE_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_IN_ARFLUSH_THRE_MASK 0x00000180u                // VON2OFF_GALS_TX_IN_ARFLUSH_THRE[8..7]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_IN_ARFLUSH_THRE_SHFT 7u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_IN_AWFLUSH_THRE_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_IN_AWFLUSH_THRE_MASK 0x00000060u                // VON2OFF_GALS_TX_IN_AWFLUSH_THRE[6..5]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_IN_AWFLUSH_THRE_SHFT 5u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SAMPLE_SEL_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SAMPLE_SEL_MASK 0x00000010u                // VON2OFF_GALS_TX_SAMPLE_SEL[4]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SAMPLE_SEL_SHFT 4u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SLV_SYNC_SEL_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SLV_SYNC_SEL_MASK 0x0000000Cu                // VON2OFF_GALS_TX_SLV_SYNC_SEL[3..2]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_SLV_SYNC_SEL_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_MST_SYNC_SEL_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_MST_SYNC_SEL_MASK 0x00000003u                // VON2OFF_GALS_TX_MST_SYNC_SEL[1..0]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_CFG_VON2OFF_GALS_TX_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_VON2OFF_AXI_BIST_CFG_0 (0x18095000 + 0x408u)---

    VON2OFF_BIST_TX_BIST_EN[0]   - (RW) Start the built-in-self functional pattern test when bist_en==1.
    VON2OFF_BIST_TX_BIST_DONE[1] - (RO) This signal is asserted when the built-in-self functional pattern test finishes.
    VON2OFF_BIST_TX_BIST_FAIL[2] - (RO) This signal is asserted when the built-in-self functional pattern test fails.Only valid when bist_done == 1
    VON2OFF_BIST_TX_REG_AWID_EN[4..3] - (RW) reg_awid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_AWLEN_EN[6..5] - (RW) reg_awlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_AWADDR_EN[8..7] - (RW) reg_awaddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    VON2OFF_BIST_TX_REG_AWSIZE_EN[10..9] - (RW) reg_awsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_AWBURST_EN[12..11] - (RW) reg_awburst_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    VON2OFF_BIST_TX_REG_AWCACHE_EN[14..13] - (RW) reg_awcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_AWPROT_EN[16..15] - (RW) reg_awprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_AWUSER_EN[18..17] - (RW) reg_awuser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_AWDOMAIN_APC_EN[20..19] - (RW) reg_awdomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_AWULTRA_EN[22..21] - (RW) reg_awultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWULTRA_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWULTRA_EN_MASK 0x00600000u                // VON2OFF_BIST_TX_REG_AWULTRA_EN[22..21]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWULTRA_EN_SHFT 21u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWDOMAIN_APC_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWDOMAIN_APC_EN_MASK 0x00180000u                // VON2OFF_BIST_TX_REG_AWDOMAIN_APC_EN[20..19]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWDOMAIN_APC_EN_SHFT 19u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWUSER_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWUSER_EN_MASK 0x00060000u                // VON2OFF_BIST_TX_REG_AWUSER_EN[18..17]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWUSER_EN_SHFT 17u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWPROT_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWPROT_EN_MASK 0x00018000u                // VON2OFF_BIST_TX_REG_AWPROT_EN[16..15]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWPROT_EN_SHFT 15u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWCACHE_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWCACHE_EN_MASK 0x00006000u                // VON2OFF_BIST_TX_REG_AWCACHE_EN[14..13]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWCACHE_EN_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWBURST_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWBURST_EN_MASK 0x00001800u                // VON2OFF_BIST_TX_REG_AWBURST_EN[12..11]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWBURST_EN_SHFT 11u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWSIZE_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWSIZE_EN_MASK 0x00000600u                // VON2OFF_BIST_TX_REG_AWSIZE_EN[10..9]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWSIZE_EN_SHFT 9u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWADDR_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWADDR_EN_MASK 0x00000180u                // VON2OFF_BIST_TX_REG_AWADDR_EN[8..7]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWADDR_EN_SHFT 7u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWLEN_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWLEN_EN_MASK 0x00000060u                // VON2OFF_BIST_TX_REG_AWLEN_EN[6..5]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWLEN_EN_SHFT 5u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWID_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWID_EN_MASK 0x00000018u                // VON2OFF_BIST_TX_REG_AWID_EN[4..3]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_REG_AWID_EN_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_FAIL_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_FAIL_MASK 0x00000004u                // VON2OFF_BIST_TX_BIST_FAIL[2]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_FAIL_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_DONE_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_DONE_MASK 0x00000002u                // VON2OFF_BIST_TX_BIST_DONE[1]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_DONE_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_EN_MASK 0x00000001u                // VON2OFF_BIST_TX_BIST_EN[0]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_0_VON2OFF_BIST_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_VON2OFF_AXI_BIST_CFG_1 (0x18095000 + 0x40cu)---

    VON2OFF_BIST_TX_REG_ARID_EN[1..0] - (RW) reg_arid_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_ARLEN_EN[3..2] - (RW) reg_arlen_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_ARADDR_EN[5..4] - (RW) reg_araddr_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 0xFFFFF800 enable
                                     2'b10: 0xFFFFFFFF enable
                                     2'b11: 0x00000000 enable
    VON2OFF_BIST_TX_REG_ARSIZE_EN[7..6] - (RW) reg_arsize_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_ARBURST_EN[9..8] - (RW) reg_arburst_en[1:-]
                                     2'b00: designed functional pattern enable
                                     2'b01: INCR(01) enable
                                     2'b10: WRAP(10) enable
                                     2'b11: FIXED(00) enable
    VON2OFF_BIST_TX_REG_ARCACHE_EN[11..10] - (RW) reg_arcache_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_ARPROT_EN[13..12] - (RW) reg_arprot_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 7 enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_ARUSER_EN[15..14] - (RW) reg_aruser_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_ARDOMAIN_APC_EN[17..16] - (RW) reg_ardomain_apc_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_ARULTRA_EN[19..18] - (RW) reg_arultra_en[1:0]
                                     2'b00: designed functional
                                     pattern enable
                                     2'b01: F enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_WDATA_EN[21..20] - (RW) reg_wdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_WSTRB_EN[23..22] - (RW) reg_wstrb_en[1:0]
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_BRESP_EN[25..24] - (RW) reg_bresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    VON2OFF_BIST_TX_REG_RDATA_EN[27..26] - (RW) reg_rdata_en[1:0]:
                                     2'b00: 00-FF enable
                                     2'b01: F enable
                                     2'b10: 55-AA enable
                                     2'b11: 0 enable
    VON2OFF_BIST_TX_REG_RRESP_EN[29..28] - (RW) reg_rresp_en[1:0]
                                     2'b00: designed functional pattern enable
                                     2'b01: 11 enable
                                     2'b11: 00 enable
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_RRESP_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_RRESP_EN_MASK 0x30000000u                // VON2OFF_BIST_TX_REG_RRESP_EN[29..28]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_RRESP_EN_SHFT 28u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_RDATA_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_RDATA_EN_MASK 0x0C000000u                // VON2OFF_BIST_TX_REG_RDATA_EN[27..26]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_RDATA_EN_SHFT 26u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_BRESP_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_BRESP_EN_MASK 0x03000000u                // VON2OFF_BIST_TX_REG_BRESP_EN[25..24]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_BRESP_EN_SHFT 24u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_WSTRB_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_WSTRB_EN_MASK 0x00C00000u                // VON2OFF_BIST_TX_REG_WSTRB_EN[23..22]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_WSTRB_EN_SHFT 22u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_WDATA_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_WDATA_EN_MASK 0x00300000u                // VON2OFF_BIST_TX_REG_WDATA_EN[21..20]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_WDATA_EN_SHFT 20u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARULTRA_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARULTRA_EN_MASK 0x000C0000u                // VON2OFF_BIST_TX_REG_ARULTRA_EN[19..18]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARULTRA_EN_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARDOMAIN_APC_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARDOMAIN_APC_EN_MASK 0x00030000u                // VON2OFF_BIST_TX_REG_ARDOMAIN_APC_EN[17..16]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARDOMAIN_APC_EN_SHFT 16u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARUSER_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARUSER_EN_MASK 0x0000C000u                // VON2OFF_BIST_TX_REG_ARUSER_EN[15..14]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARUSER_EN_SHFT 14u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARPROT_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARPROT_EN_MASK 0x00003000u                // VON2OFF_BIST_TX_REG_ARPROT_EN[13..12]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARPROT_EN_SHFT 12u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARCACHE_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARCACHE_EN_MASK 0x00000C00u                // VON2OFF_BIST_TX_REG_ARCACHE_EN[11..10]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARCACHE_EN_SHFT 10u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARBURST_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARBURST_EN_MASK 0x00000300u                // VON2OFF_BIST_TX_REG_ARBURST_EN[9..8]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARBURST_EN_SHFT 8u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARSIZE_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARSIZE_EN_MASK 0x000000C0u                // VON2OFF_BIST_TX_REG_ARSIZE_EN[7..6]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARSIZE_EN_SHFT 6u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARADDR_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARADDR_EN_MASK 0x00000030u                // VON2OFF_BIST_TX_REG_ARADDR_EN[5..4]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARADDR_EN_SHFT 4u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARLEN_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARLEN_EN_MASK 0x0000000Cu                // VON2OFF_BIST_TX_REG_ARLEN_EN[3..2]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARLEN_EN_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARID_EN_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARID_EN_MASK 0x00000003u                // VON2OFF_BIST_TX_REG_ARID_EN[1..0]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_BIST_CFG_1_VON2OFF_BIST_TX_REG_ARID_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_VON2OFF_AXI_GALS_DBG (0x18095000 + 0x410u)---

    VON2OFF_GALS_TX_GALS_AXI_DBG_MST[31..0] - (RO) von2off_ gals mst dbg signals

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_DBG_VON2OFF_GALS_TX_GALS_AXI_DBG_MST_ADDR CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_DBG_ADDR
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_DBG_VON2OFF_GALS_TX_GALS_AXI_DBG_MST_MASK 0xFFFFFFFFu                // VON2OFF_GALS_TX_GALS_AXI_DBG_MST[31..0]
#define CONN_BUS_CR_VON_ADDR_VON2OFF_AXI_GALS_DBG_VON2OFF_GALS_TX_GALS_AXI_DBG_MST_SHFT 0u

/* =====================================================================================

  ---ADDR_P_D_N12_TO_P_A_N19_VIO_0 (0x18095000 + 0x500u)---

    P_D_N12_TO_P_A_N9_ASYNC_VIO_ADDR[31..0] - (RO) Current address output when error flag is active (no pready or penable)

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_0_P_D_N12_TO_P_A_N9_ASYNC_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_0_P_D_N12_TO_P_A_N9_ASYNC_VIO_ADDR_MASK 0xFFFFFFFFu                // P_D_N12_TO_P_A_N9_ASYNC_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_0_P_D_N12_TO_P_A_N9_ASYNC_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_D_N12_TO_P_A_N19_VIO_1 (0x18095000 + 0x504u)---

    P_D_N12_TO_P_A_N9_ASYNC_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active (no pready or penable)
    P_D_N12_TO_P_A_N9_ASYNC_VIO_TIMEOUT[1] - (RO) 1T pulse single in TX clock to indicate there is a timeoue APB command (no pready or penable)
    P_D_N12_TO_P_A_N9_ASYNC_VIO_RD[2] - (RO) Current transaction is read or not when error flag is active (no pready or penable)
    P_D_N12_TO_P_A_N9_ASYNC_VIO_ID[12..3] - (RO) Master ID output when error flag is active (no pready or penable)
    P_D_N12_TO_P_A_N9_ASYNC_VIO_DOMAIN[16..13] - (RO) Master domain output when error flag is active (no pready or penable)
    P_D_N12_TO_P_A_N9_ASYNC_TX_IDLE[17] - (RO) idle signal of p2p bridge for DCM
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_TX_IDLE_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_TX_IDLE_MASK 0x00020000u                // P_D_N12_TO_P_A_N9_ASYNC_TX_IDLE[17]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_TX_IDLE_SHFT 17u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_DOMAIN_MASK 0x0001E000u                // P_D_N12_TO_P_A_N9_ASYNC_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_ID_MASK 0x00001FF8u                // P_D_N12_TO_P_A_N9_ASYNC_VIO_ID[12..3]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_RD_MASK 0x00000004u                // P_D_N12_TO_P_A_N9_ASYNC_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_TIMEOUT_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_TIMEOUT_MASK 0x00000002u                // P_D_N12_TO_P_A_N9_ASYNC_VIO_TIMEOUT[1]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_TIMEOUT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_WR_MASK 0x00000001u                // P_D_N12_TO_P_A_N9_ASYNC_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_TO_P_A_N19_VIO_1_P_D_N12_TO_P_A_N9_ASYNC_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_0 (0x18095000 + 0x508u)---

    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_0_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_0_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_0_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1 (0x18095000 + 0x50Cu)---

    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ID[12..3] - (RO) In protect state,  indicate the id of command
    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_DOMAIN[16..13] - (RO) In protect state,  indicate the domain of command
    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_SYNC_IDLE[17] - (RO) Output idle signal for subsys DCM. It will reflect whether there is command come from upstream master.
    OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_APB_ASYNC_IDLE[18] - (RO) It will reflect whether there is the condition that (protect_en != protect_ready, it will be 0)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_APB_ASYNC_IDLE_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_APB_ASYNC_IDLE_MASK 0x00040000u                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_APB_ASYNC_IDLE[18]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_APB_ASYNC_IDLE_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_SYNC_IDLE_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_SYNC_IDLE_MASK 0x00020000u                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_SYNC_IDLE[17]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_SYNC_IDLE_SHFT 17u
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_DOMAIN_MASK 0x0001E000u                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ID_MASK 0x00001FF8u                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ID[12..3]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_RD_MASK 0x00000004u                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_WR_MASK 0x00000001u                // OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_OFF2VON_INTF_TO_P_D_N12_VIO_1_OFF2VON_INTF_TO_P_D_N12_APB_PWR_PROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_D_N12_VIO_0 (0x18095000 + 0x510u)---

    P_D_N12_ERR_PADDR[31..0]     - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_0_P_D_N12_ERR_PADDR_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_0_P_D_N12_ERR_PADDR_MASK 0xFFFFFFFFu                // P_D_N12_ERR_PADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_0_P_D_N12_ERR_PADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_D_N12_VIO_1 (0x18095000 + 0x514u)---

    P_D_N12_ERR_PWRITE[0]        - (RO) Current transaction is write or not when error flag is active
    P_D_N12_ERR_PSECURE_B[1]     - (RO) Cuttent secure_b status when error flag is active
    P_D_N12_ERR_PID[11..2]       - (RO) Master ID output when error flag is active
    P_D_N12_ERR_PDOMAIN[15..12]  - (RO) Master domain output when error flag is active
    P_D_N12_DEC_ERR[16]          - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_DEC_ERR_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_DEC_ERR_MASK 0x00010000u                // P_D_N12_DEC_ERR[16]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_DEC_ERR_SHFT 16u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PDOMAIN_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PDOMAIN_MASK 0x0000F000u                // P_D_N12_ERR_PDOMAIN[15..12]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PDOMAIN_SHFT 12u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PID_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PID_MASK 0x00000FFCu                // P_D_N12_ERR_PID[11..2]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PID_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PSECURE_B_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PSECURE_B_MASK 0x00000002u                // P_D_N12_ERR_PSECURE_B[1]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PSECURE_B_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PWRITE_ADDR CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PWRITE_MASK 0x00000001u                // P_D_N12_ERR_PWRITE[0]
#define CONN_BUS_CR_VON_ADDR_P_D_N12_VIO_1_P_D_N12_ERR_PWRITE_SHFT 0u

/* =====================================================================================

  ---ADDR_P_D_N13_VIO_0 (0x18095000 + 0x518u)---

    P_D_N13_ERR_PADDR[31..0]     - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_0_P_D_N13_ERR_PADDR_ADDR CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_0_P_D_N13_ERR_PADDR_MASK 0xFFFFFFFFu                // P_D_N13_ERR_PADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_0_P_D_N13_ERR_PADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_D_N13_VIO_1 (0x18095000 + 0x51Cu)---

    P_D_N13_ERR_PWRITE[0]        - (RO) Current transaction is write or not when error flag is active
    P_D_N13_ERR_PSECURE_B[1]     - (RO) Cuttent secure_b status when error flag is active
    P_D_N13_ERR_PID[11..2]       - (RO) Master ID output when error flag is active
    P_D_N13_ERR_PDOMAIN[15..12]  - (RO) Master domain output when error flag is active
    P_D_N13_DEC_ERR[16]          - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_DEC_ERR_ADDR CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_DEC_ERR_MASK 0x00010000u                // P_D_N13_DEC_ERR[16]
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_DEC_ERR_SHFT 16u
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PDOMAIN_ADDR CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PDOMAIN_MASK 0x0000F000u                // P_D_N13_ERR_PDOMAIN[15..12]
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PDOMAIN_SHFT 12u
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PID_ADDR CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PID_MASK 0x00000FFCu                // P_D_N13_ERR_PID[11..2]
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PID_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PSECURE_B_ADDR CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PSECURE_B_MASK 0x00000002u                // P_D_N13_ERR_PSECURE_B[1]
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PSECURE_B_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PWRITE_ADDR CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PWRITE_MASK 0x00000001u                // P_D_N13_ERR_PWRITE[0]
#define CONN_BUS_CR_VON_ADDR_P_D_N13_VIO_1_P_D_N13_ERR_PWRITE_SHFT 0u

/* =====================================================================================

  ---ADDR_H2S_N11_VIO_0 (0x18095000 + 0x520u)---

    H2S_N11_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_0_H2S_N11_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_0_H2S_N11_VIO_ADDR_MASK 0xFFFFFFFFu                // H2S_N11_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_0_H2S_N11_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_H2S_N11_VIO_1 (0x18095000 + 0x524u)---

    H2S_N11_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H2S_N11_VIO_WAY_EN_SLAVE[1]  - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H2S_N11_VIO_RD[2]            - (RO) Current transaction is read or not when error flag is active
    H2S_N11_VIO_ID[12..3]        - (RO) Master ID output when error flag is active
    H2S_N11_VIO_DOMAIN[16..13]   - (RO) Master domain output when error flag is active
    H2S_N11_VIO_DECERR[17]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    H2S_N11_VIO_ADDR_UNALIGN[18] - (RO) The command's hsize!=2'b10 or haddr[1:0]!=2'b0, it will assert. (the data width of S protocol is 32bits, only support 32bits data trans)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_ADDR_UNALIGN_MASK 0x00040000u                // H2S_N11_VIO_ADDR_UNALIGN[18]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_ADDR_UNALIGN_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_DECERR_MASK 0x00020000u                // H2S_N11_VIO_DECERR[17]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_DECERR_SHFT 17u
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_DOMAIN_MASK 0x0001E000u                // H2S_N11_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_ID_MASK 0x00001FF8u                // H2S_N11_VIO_ID[12..3]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_RD_MASK 0x00000004u                // H2S_N11_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H2S_N11_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_WR_MASK 0x00000001u                // H2S_N11_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_H2S_N11_VIO_1_H2S_N11_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_H_D_N10_VIO_0 (0x18095000 + 0x528u)---

    H_D_N10_VIO_ADDR[31..0]      - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_0_H_D_N10_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_0_H_D_N10_VIO_ADDR_MASK 0xFFFFFFFFu                // H_D_N10_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_0_H_D_N10_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_H_D_N10_VIO_1 (0x18095000 + 0x52Cu)---

    H_D_N10_VIO_WR[0]            - (RO) Current transaction is write or not when error flag is active
    H_D_N10_VIO_WAY_EN_SLAVE[2..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H_D_N10_VIO_RD[3]            - (RO) Current transaction is read or not when error flag is active
    H_D_N10_VIO_ID[13..4]        - (RO) Master ID output when error flag is active
    H_D_N10_VIO_DOMAIN[17..14]   - (RO) Master domain output when error flag is active
    H_D_N10_VIO_DECAPC[19..18]   - (RO) Master no access permission flag
    H_D_N10_VIO_DECERR[20]       - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DECERR_MASK 0x00100000u                // H_D_N10_VIO_DECERR[20]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DECERR_SHFT 20u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DECAPC_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DECAPC_MASK 0x000C0000u                // H_D_N10_VIO_DECAPC[19..18]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DECAPC_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DOMAIN_MASK 0x0003C000u                // H_D_N10_VIO_DOMAIN[17..14]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_DOMAIN_SHFT 14u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_ID_MASK 0x00003FF0u                // H_D_N10_VIO_ID[13..4]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_ID_SHFT 4u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_RD_MASK 0x00000008u                // H_D_N10_VIO_RD[3]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_RD_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_WAY_EN_SLAVE_MASK 0x00000006u                // H_D_N10_VIO_WAY_EN_SLAVE[2..1]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_WR_MASK 0x00000001u                // H_D_N10_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_VIO_1_H_D_N10_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_0 (0x18095000 + 0x530u)---

    BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_0_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_0_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_0_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1 (0x18095000 + 0x534u)---

    BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID[10..3] - (RO) In protect state,  indicate the id of command
    BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN[14..11] - (RO) In protect state,  indicate the domain of command
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_MASK 0x00007800u                // BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN[14..11]
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_SHFT 11u
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_MASK 0x000007F8u                // BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID[10..3]
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_MASK 0x00000004u                // BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_MASK 0x00000001u                // BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_BT1_2CONN_HOST_TO_P_A_N9_VIO_1_BT1_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_0 (0x18095000 + 0x538u)---

    BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_0_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_0_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_0_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1 (0x18095000 + 0x53Cu)---

    BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID[10..3] - (RO) In protect state,  indicate the id of command
    BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN[14..11] - (RO) In protect state,  indicate the domain of command
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_MASK 0x00007800u                // BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN[14..11]
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_SHFT 11u
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_MASK 0x000007F8u                // BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID[10..3]
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_MASK 0x00000004u                // BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_MASK 0x00000001u                // BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_BT_2CONN_HOST_TO_P_A_N9_VIO_1_BT_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_0 (0x18095000 + 0x540u)---

    WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_0_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_0_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_0_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1 (0x18095000 + 0x544u)---

    WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID[10..3] - (RO) In protect state,  indicate the id of command
    WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN[14..11] - (RO) In protect state,  indicate the domain of command
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_MASK 0x00007800u                // WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN[14..11]
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_DOMAIN_SHFT 11u
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_MASK 0x000007F8u                // WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID[10..3]
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_MASK 0x00000004u                // WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_MASK 0x00000001u                // WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_WF_2CONN_HOST_TO_P_A_N9_VIO_1_WF_2CONN_HOST_TO_P_A_N9_APB_PWR_PROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_B2_VIO_0 (0x18095000 + 0x548u)---

    A_D_N2_SI_VIO_ADDR[31..0]    - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_0_A_D_N2_SI_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_0_A_D_N2_SI_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N2_SI_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_0_A_D_N2_SI_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_B2_VIO_1 (0x18095000 + 0x54Cu)---

    A_D_N2_SI_VIO_WR[0]          - (RO) Current transaction is write or not when error flag is active
    A_D_N2_SI_VIO_WAY_EN[2..1]   - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    A_D_N2_SI_VIO_RD[3]          - (RO) Current transaction is read or not when error flag is active
    A_D_N2_SI_VIO_ID[13..4]      - (RO) Master ID output when error flag is active
    A_D_N2_SI_VIO_DOMAIN[17..14] - (RO) Master domain output when error flag is active
    A_D_N2_SI_VIO_DECERR[18]     - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_DECERR_MASK 0x00040000u                // A_D_N2_SI_VIO_DECERR[18]
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_DECERR_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_DOMAIN_MASK 0x0003C000u                // A_D_N2_SI_VIO_DOMAIN[17..14]
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_DOMAIN_SHFT 14u
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_ID_MASK 0x00003FF0u                // A_D_N2_SI_VIO_ID[13..4]
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_ID_SHFT 4u
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_RD_MASK 0x00000008u                // A_D_N2_SI_VIO_RD[3]
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_RD_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_WAY_EN_ADDR CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_WAY_EN_MASK 0x00000006u                // A_D_N2_SI_VIO_WAY_EN[2..1]
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_WAY_EN_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_WR_MASK 0x00000001u                // A_D_N2_SI_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_A_D_B2_VIO_1_A_D_N2_SI_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_H2S_N5_VIO_0 (0x18095000 + 0x550u)---

    H2S_N5_VIO_ADDR[31..0]       - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_0_H2S_N5_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_0_H2S_N5_VIO_ADDR_MASK 0xFFFFFFFFu                // H2S_N5_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_0_H2S_N5_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_H2S_N5_VIO_1 (0x18095000 + 0x554u)---

    H2S_N5_VIO_WR[0]             - (RO) Current transaction is write or not when error flag is active
    H2S_N5_VIO_WAY_EN_SLAVE[2..1] - (RO) If current access violates way enable control (access way disable slave), this signal will be active as pulse.
    H2S_N5_VIO_RD[3]             - (RO) Current transaction is read or not when error flag is active
    H2S_N5_VIO_ID[13..4]         - (RO) Master ID output when error flag is active
    H2S_N5_VIO_DOMAIN[17..14]    - (RO) Master domain output when error flag is active
    H2S_N5_VIO_DECERR[18]        - (RO) If current address out of all addresses is defined by user, this signal will be active as a pulse. (Decode error)
    H2S_N5_VIO_ADDR_UNALIGN[19]  - (RO) The command's hsize!=2'b10 or haddr[1:0]!=2'b0, it will assert. (the data width of S protocol is 32bits, only support 32bits data trans)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_ADDR_UNALIGN_MASK 0x00080000u                // H2S_N5_VIO_ADDR_UNALIGN[19]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_ADDR_UNALIGN_SHFT 19u
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_DECERR_ADDR CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_DECERR_MASK 0x00040000u                // H2S_N5_VIO_DECERR[18]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_DECERR_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_DOMAIN_MASK 0x0003C000u                // H2S_N5_VIO_DOMAIN[17..14]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_DOMAIN_SHFT 14u
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_ID_ADDR   CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_ID_MASK   0x00003FF0u                // H2S_N5_VIO_ID[13..4]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_ID_SHFT   4u
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_RD_ADDR   CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_RD_MASK   0x00000008u                // H2S_N5_VIO_RD[3]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_RD_SHFT   3u
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_WAY_EN_SLAVE_MASK 0x00000006u                // H2S_N5_VIO_WAY_EN_SLAVE[2..1]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_WR_ADDR   CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_WR_MASK   0x00000001u                // H2S_N5_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_H2S_N5_VIO_1_H2S_N5_VIO_WR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_A_N3_VIO_0 (0x18095000 + 0x558u)---

    H_A_N3_VIO_ADDR[31..0]       - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_0_H_A_N3_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_0_H_A_N3_VIO_ADDR_MASK 0xFFFFFFFFu                // H_A_N3_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_0_H_A_N3_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_H_A_N3_VIO_1 (0x18095000 + 0x55Cu)---

    H_A_N3_VIO_WR[0]             - (RO) Current transaction is write or not when error flag is active
    H_A_N3_VIO_WAY_EN_SLAVE[1]   - (RO) If the disable slave is accessed, it will be 1
    H_A_N3_VIO_WAY_EN_MASTER[3..2] - (RO) if the disable bus layer(master) accesses the default slave, it will be 1
    H_A_N3_VIO_RD[4]             - (RO) Current transaction is read or not when error flag is active
    H_A_N3_VIO_ID[14..5]         - (RO) Master ID output when error flag is active
    H_A_N3_VIO_DOMAIN[18..15]    - (RO) Master domain output when error flag is active
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_DOMAIN_MASK 0x00078000u                // H_A_N3_VIO_DOMAIN[18..15]
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_DOMAIN_SHFT 15u
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_ID_ADDR   CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_ID_MASK   0x00007FE0u                // H_A_N3_VIO_ID[14..5]
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_ID_SHFT   5u
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_RD_ADDR   CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_RD_MASK   0x00000010u                // H_A_N3_VIO_RD[4]
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_RD_SHFT   4u
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WAY_EN_MASTER_ADDR CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WAY_EN_MASTER_MASK 0x0000000Cu                // H_A_N3_VIO_WAY_EN_MASTER[3..2]
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WAY_EN_MASTER_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WAY_EN_SLAVE_ADDR CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WAY_EN_SLAVE_MASK 0x00000002u                // H_A_N3_VIO_WAY_EN_SLAVE[1]
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WAY_EN_SLAVE_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WR_ADDR   CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WR_MASK   0x00000001u                // H_A_N3_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_H_A_N3_VIO_1_H_A_N3_VIO_WR_SHFT   0u

/* =====================================================================================

  ---ADDR_H_D_N10_TO_H_A_N3_VIO_0 (0x18095000 + 0x560u)---

    H_D_N10_TO_H_A_N3_ASYNC_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_0_H_D_N10_TO_H_A_N3_ASYNC_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_0_H_D_N10_TO_H_A_N3_ASYNC_VIO_ADDR_MASK 0xFFFFFFFFu                // H_D_N10_TO_H_A_N3_ASYNC_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_0_H_D_N10_TO_H_A_N3_ASYNC_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_H_D_N10_TO_H_A_N3_VIO_1 (0x18095000 + 0x564u)---

    H_D_N10_TO_H_A_N3_ASYNC_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    H_D_N10_TO_H_A_N3_ASYNC_VIO_RD[1] - (RO) Current transaction is read or not when error flag is active
    H_D_N10_TO_H_A_N3_ASYNC_VIO_ID[11..2] - (RO) Master ID output when error flag is active
    H_D_N10_TO_H_A_N3_ASYNC_VIO_DOMAIN[15..12] - (RO) Master domain output when error flag is active
    H_D_N10_TO_H_A_N3_ASYNC_ERR_SIZE[17..16] - (RO) Report error hsize when 1K boundary case happen
    H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_DROP_BOUNDARY[18] - (RO) 1: error of drop command case happen, this drop command reason is transfer command max length outside of inner ADDER width;
    H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_1K_BOUNDARY[19] - (RO) 1: error of crossing 1K boundary case happen;
    H_D_N10_TO_H_A_N3_ASYNC_ERR_BURST[22..20] - (RO) Report error hburst when 1K boundary case happen
    RESERVED23[31..23]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_BURST_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_BURST_MASK 0x00700000u                // H_D_N10_TO_H_A_N3_ASYNC_ERR_BURST[22..20]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_BURST_SHFT 20u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_1K_BOUNDARY_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_1K_BOUNDARY_MASK 0x00080000u                // H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_1K_BOUNDARY[19]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_1K_BOUNDARY_SHFT 19u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_DROP_BOUNDARY_MASK 0x00040000u                // H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_DROP_BOUNDARY[18]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_FLAG_DROP_BOUNDARY_SHFT 18u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_SIZE_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_SIZE_MASK 0x00030000u                // H_D_N10_TO_H_A_N3_ASYNC_ERR_SIZE[17..16]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_ERR_SIZE_SHFT 16u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_DOMAIN_MASK 0x0000F000u                // H_D_N10_TO_H_A_N3_ASYNC_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_ID_MASK 0x00000FFCu                // H_D_N10_TO_H_A_N3_ASYNC_VIO_ID[11..2]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_ID_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_RD_MASK 0x00000002u                // H_D_N10_TO_H_A_N3_ASYNC_VIO_RD[1]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_RD_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_WR_MASK 0x00000001u                // H_D_N10_TO_H_A_N3_ASYNC_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_H_D_N10_TO_H_A_N3_VIO_1_H_D_N10_TO_H_A_N3_ASYNC_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N2_TO_H_A_N3_VIO_0 (0x18095000 + 0x568u)---

    A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR[31..0] - (RO) Current address output when error flag is active

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_0_A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_0_A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_0_A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N2_TO_H_A_N3_VIO_1 (0x18095000 + 0x56Cu)---

    A_D_N2_TO_H_A_N3_ASYNC_VIO_WR[0] - (RO) Current transaction is write or not when error flag is active
    A_D_N2_TO_H_A_N3_ASYNC_VIO_RD[1] - (RO) Current transaction is read or not when error flag is active
    A_D_N2_TO_H_A_N3_ASYNC_VIO_ID[11..2] - (RO) Master ID output when error flag is active
    A_D_N2_TO_H_A_N3_ASYNC_VIO_DOMAIN[15..12] - (RO) Master domain output when error flag is active
    A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_UNALIGN[16] - (RO) decoding address error flag
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_UNALIGN_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_UNALIGN_MASK 0x00010000u                // A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_UNALIGN[16]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_ADDR_UNALIGN_SHFT 16u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_DOMAIN_MASK 0x0000F000u                // A_D_N2_TO_H_A_N3_ASYNC_VIO_DOMAIN[15..12]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_DOMAIN_SHFT 12u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_ID_MASK 0x00000FFCu                // A_D_N2_TO_H_A_N3_ASYNC_VIO_ID[11..2]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_ID_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_RD_MASK 0x00000002u                // A_D_N2_TO_H_A_N3_ASYNC_VIO_RD[1]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_RD_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_WR_MASK 0x00000001u                // A_D_N2_TO_H_A_N3_ASYNC_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_H_A_N3_VIO_1_A_D_N2_TO_H_A_N3_ASYNC_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N2_TO_VON2OFF_VIO_0 (0x18095000 + 0x570u)---

    A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_0_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_0_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_0_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_A_D_N2_TO_VON2OFF_VIO_1 (0x18095000 + 0x574u)---

    A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ID[12..3] - (RO) In protect state,  indicate the id of command
    A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_DOMAIN[16..13] - (RO) In protect state,  indicate the domain of command
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_DOMAIN_MASK 0x0001E000u                // A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ID_MASK 0x00001FF8u                // A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ID[12..3]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_RD_MASK 0x00000004u                // A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_WR_MASK 0x00000001u                // A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_A_D_N2_TO_VON2OFF_VIO_1_A_D_N2_TO_VON2OFF_INTF_S_AXI_PWR_PROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_0 (0x18095000 + 0x578u)---

    P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ADDR[31..0] - (RO) It will indicate the error command's addr (error: no pready)

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_0_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_0_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ADDR_MASK 0xFFFFFFFFu                // P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_0_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1 (0x18095000 + 0x57Cu)---

    P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_WR[0] - (RO) It will indicate the error command is write (error: no pready)
    P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_TIMEOUT[1] - (RO) It will indicate the error command's timeout status (error: no pready)
    P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_RD[2] - (RO) It will indicate the error command is read (error: no pready)
    P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ID[12..3] - (RO) It will indicate the error command's ID (error: no pready)
    P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_DOMAIN[16..13] - (RO) It will indicate the error command's domain (error: no pready)
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_DOMAIN_MASK 0x0001E000u                // P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ID_MASK 0x00001FF8u                // P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ID[12..3]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_RD_MASK 0x00000004u                // P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_TIMEOUT_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_TIMEOUT_MASK 0x00000002u                // P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_TIMEOUT[1]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_TIMEOUT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_WR_MASK 0x00000001u                // P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_GALS_TX_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_GALS_TX_VIO_WR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N7_TO_VON2ON_PWR_VIO_0 (0x18095000 + 0x580u)---

    P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ADDR[31..0] - (RO) In protect state,  indicate the addr of command

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_0_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ADDR_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_0_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_0_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ADDR[31..0]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_0_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1 (0x18095000 + 0x584u)---

    P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_WR[0] - (RO) In protect state, the coming command is write operation.
    P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_SLPPROT[1] - (RO) In protect state, if commands come in, vio_slpprot will be asserted (not in reset stage)
    P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_RD[2] - (RO) In protect state, the coming command is read operation.
    P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ID[12..3] - (RO) In protect state,  indicate the id of command
    P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_DOMAIN[16..13] - (RO) In protect state,  indicate the domain of command
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_DOMAIN_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_DOMAIN_MASK 0x0001E000u                // P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_DOMAIN[16..13]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_DOMAIN_SHFT 13u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ID_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ID_MASK 0x00001FF8u                // P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ID[12..3]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_ID_SHFT 3u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_RD_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_RD_MASK 0x00000004u                // P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_RD[2]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_RD_SHFT 2u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_SLPPROT_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_SLPPROT_MASK 0x00000002u                // P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_SLPPROT[1]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_SLPPROT_SHFT 1u
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_WR_ADDR CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_ADDR
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_WR_MASK 0x00000001u                // P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_WR[0]
#define CONN_BUS_CR_VON_ADDR_P_A_N7_TO_VON2ON_PWR_VIO_1_P_A_N7_TO_VON2ON_INTF_S_APB_PWR_PROT_VIO_WR_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_BUS_CR_VON_REGS_H__
