<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1470848643">
  <File Type="RDS-PROPCONSTRS" Name="Briscola_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="Briscola.tcl"/>
  <File Type="RDS-RDS" Name="Briscola.vds"/>
  <File Type="RDS-UTIL" Name="Briscola_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Briscola_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Briscola.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Briscola_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Briscola_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/data.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/data.vhd"/>
        <Attr Name="ImportTime" Val="1461446598"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Loader.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Loader.vhd"/>
        <Attr Name="ImportTime" Val="1462650626"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Card_Memory.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Card_Memory.vhd"/>
        <Attr Name="ImportTime" Val="1462651918"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/PRNG.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/PRNG.vhd"/>
        <Attr Name="ImportTime" Val="1464598377"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Card_Chooser.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Card_Chooser.vhd"/>
        <Attr Name="ImportTime" Val="1462652782"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/Manager.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/Manager.vhd"/>
        <Attr Name="ImportTime" Val="1462651838"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Player.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/Player.vhd"/>
        <Attr Name="ImportTime" Val="1462475784"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Server.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/Server.vhd"/>
        <Attr Name="ImportTime" Val="1462475695"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/AI/AI_block.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/AI/AI/AI_block.vhd"/>
        <Attr Name="ImportTime" Val="1462651512"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Briscola.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="briscola"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/new/Briscola.vhd"/>
        <Attr Name="ImportTime" Val="1462475739"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/images.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_640x480.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/briscola/briscola.srcs/sources_1/imports/sources_1/new/vga_640x480.vhd"/>
        <Attr Name="ImportTime" Val="1464901464"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/vga_top.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/VGA_animation/VGA.srcs/sources_1/imports/new/vga_top.vhd"/>
        <Attr Name="ImportTime" Val="1464711099"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/vga_drawer.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/VGA_animation/VGA.srcs/sources_1/new/vga_drawer.vhd"/>
        <Attr Name="ImportTime" Val="1464894858"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/sound.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/briscola_project/sound.vhd"/>
        <Attr Name="ImportTime" Val="1467300543"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Briscola"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints_xdc_vivado/Nexys4_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Google Drive/Uni/Second Year - 2015_2016/Second Semester/Computer Architecture/Assignment/2016/Material/Doc/Artix7Nexys4/constraints_xdc_vivado/Nexys4_Master.xdc"/>
        <Attr Name="ImportTime" Val="1461427227"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_2"/>
</GenRun>
