<?xml version="1.0"?>
<configuration platform="PCH_1xx">
<!-- XML configuration file for 100 series PCH
* Intel(R) 100 Series Chipset Family Platform Controller Hub (PCH)
-->
<!--
***********************************************************

                   PRE-RELEASE NOTICE

        This file contains pre-release functionality
        Please do not distribute this file publicly

***********************************************************
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    
    <!-- PCH SPIBAR registers -->
    <register name="HSFS" type="mmio" bar="SPIBAR" offset="0x04" size="4" desc="Hardware Sequencing Flash Status Register">
      <field name="FDONE"     bit="0"  size="1" desc="Flash Cycle Done"/>
      <field name="FCERR"     bit="1"  size="1" desc="Flash Cycle Error"/>
      <field name="AEL"       bit="2"  size="1" desc="Access Error Log"/>
      <field name="SAF_ERROR" bit="3"  size="1" desc="SAF Error"/>
      <field name="SAF_DLE"   bit="4"  size="1" desc="SAF Data Length Error"/>
      <field name="SCIP"      bit="5"  size="1" desc="SPI cycle in progress"/>
      <field name="WRSDIS"    bit="11" size="1" desc="Write status disable"/>
      <field name="PR34LKD"   bit="12" size="1" desc="PRR3 PRR4 Lock-Down"/>
      <field name="FDOPSS"    bit="13" size="1" desc="Flash Descriptor Override Pin-Strap Status"/>
      <field name="FDV"       bit="14" size="1" desc="Flash Descriptor Valid"/>
      <field name="FLOCKDN"   bit="15" size="1" desc="Flash Configuration Lock-Down"/>
      <field name="FGO"       bit="16" size="1" desc="Flash cycle go"/>
      <field name="FCYCLE"    bit="17" size="4" desc="Flash Cycle Type"/>
      <field name="WET"       bit="21" size="1" desc="Write Enable Type"/>
      <field name="FDBC"      bit="24" size="6" desc="Flash Data Byte Count"/>
      <field name="FSMIE"     bit="31" size="1" desc="Flash SPI SMI Enable"/>
    </register>
    
    <!-- DCI registers -->
    <register name="ECTRL" type="mm_msgbus" port="0xB8" offset="0x0004" size="4" desc="DCI Control Register">
      <field name="LOCK" bit="0" size="1"/>
      <field name="ENABLE" bit="4" size="1"/>
      <field name="AVAILABLE" bit="8" size="1"/>
    </register>
  </registers>

  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
      <control name="SpiWriteStatusDis"      register="HSFS"  field="WRSDIS"  desc="Write Status Disable"/>
  </controls>
</configuration>

