;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @727, 136
	CMP @127, 106
	CMP <0, 30
	SLT 9, 402
	CMP <0, 230
	SUB 0, 12
	SUB 0, 12
	SUB @121, 103
	CMP 0, -0
	JMP @205, 101
	SUB @0, @2
	SLT #270, <1
	SLT #270, <1
	CMP #50, <-106
	JMP 12, 260
	MOV -7, <-20
	DJN -1, @-20
	SLT #270, <1
	SUB @-410, <10
	JMP <121, 103
	SUB @121, 103
	SUB @121, 103
	ADD -1, <-20
	SUB @127, 106
	SUB @2, @0
	CMP -207, <-121
	CMP -207, <-121
	CMP @127, 106
	SUB -7, <-20
	ADD 30, 9
	CMP @127, 106
	JMP <-7, @-20
	JMP <-7, @-20
	SUB #2, -1
	SUB #2, -1
	SUB 702, 10
	SPL 0, <402
	JMP -7, @-20
	CMP @127, 106
	MOV -7, <-20
	JMP @72, #201
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
