{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516759783790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516759783829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 03:09:43 2018 " "Processing started: Wed Jan 24 03:09:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516759783829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759783829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off praca -c praca " "Command: quartus_map --read_settings_files=on --write_settings_files=off praca -c praca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759783829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516759784734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516759784735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.v" "" { Text "C:/intelFPGA_lite/praca/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759806973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759806973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759806976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759806976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759806979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759806979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "unsaved/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759806981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759806981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759807156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759807156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "unsaved/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/intelFPGA_lite/praca/unsaved/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759807349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759807349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plll/synthesis/plll.v 1 1 " "Found 1 design units, including 1 entities, in source file plll/synthesis/plll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLL " "Found entity 1: PLLL" {  } { { "PLLL/synthesis/PLLL.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759807352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759807352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plll/synthesis/submodules/plll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file plll/synthesis/submodules/plll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLLL_altpll_0_dffpipe_l2c " "Found entity 1: PLLL_altpll_0_dffpipe_l2c" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759807355 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLLL_altpll_0_stdsync_sv6 " "Found entity 2: PLLL_altpll_0_stdsync_sv6" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759807355 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLLL_altpll_0_altpll_2q22 " "Found entity 3: PLLL_altpll_0_altpll_2q22" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759807355 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLLL_altpll_0 " "Found entity 4: PLLL_altpll_0" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759807355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759807355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "praca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file praca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRACA-MAIN " "Found design unit 1: PRACA-MAIN" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808243 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRACA " "Found entity 1: PRACA" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759808243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monit1-MAIN " "Found design unit 1: monit1-MAIN" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808245 ""} { "Info" "ISGN_ENTITY_NAME" "1 monit1 " "Found entity 1: monit1" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759808245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monit2-MAIN " "Found design unit 1: monit2-MAIN" {  } { { "Vhdl1.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808248 ""} { "Info" "ISGN_ENTITY_NAME" "1 monit2 " "Found entity 1: monit2" {  } { { "Vhdl1.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759808248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monit3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monit3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monit3-MAIN " "Found design unit 1: monit3-MAIN" {  } { { "monit3.vhd" "" { Text "C:/intelFPGA_lite/praca/monit3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808250 ""} { "Info" "ISGN_ENTITY_NAME" "1 monit3 " "Found entity 1: monit3" {  } { { "monit3.vhd" "" { Text "C:/intelFPGA_lite/praca/monit3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759808250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monit4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monit4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monit4-MAIN " "Found design unit 1: monit4-MAIN" {  } { { "monit4.vhd" "" { Text "C:/intelFPGA_lite/praca/monit4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808252 ""} { "Info" "ISGN_ENTITY_NAME" "1 monit4 " "Found entity 1: monit4" {  } { { "monit4.vhd" "" { Text "C:/intelFPGA_lite/praca/monit4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759808252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-main " "Found design unit 1: rom-main" {  } { { "rom.vhd" "" { Text "C:/intelFPGA_lite/praca/rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808254 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/intelFPGA_lite/praca/rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759808254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom2-SYN " "Found design unit 1: rom2-SYN" {  } { { "rom2.vhd" "" { Text "C:/intelFPGA_lite/praca/rom2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808262 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.vhd" "" { Text "C:/intelFPGA_lite/praca/rom2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759808262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759808262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "praca " "Elaborating entity \"praca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516759809228 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET praca.vhd(23) " "VHDL Signal Declaration warning at praca.vhd(23): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1516759809230 "|praca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "licznik praca.vhd(128) " "VHDL Process Statement warning at praca.vhd(128): signal \"licznik\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1516759809231 "|praca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSX praca.vhd(130) " "VHDL Process Statement warning at praca.vhd(130): signal \"POSX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1516759809231 "|praca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY praca.vhd(131) " "VHDL Process Statement warning at praca.vhd(131): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1516759809231 "|praca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSX praca.vhd(134) " "VHDL Process Statement warning at praca.vhd(134): signal \"POSX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1516759809231 "|praca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY praca.vhd(137) " "VHDL Process Statement warning at praca.vhd(137): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1516759809231 "|praca"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "POSX praca.vhd(113) " "VHDL Process Statement warning at praca.vhd(113): inferring latch(es) for signal or variable \"POSX\", which holds its previous value in one or more paths through the process" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516759809232 "|praca"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "POSY praca.vhd(113) " "VHDL Process Statement warning at praca.vhd(113): inferring latch(es) for signal or variable \"POSY\", which holds its previous value in one or more paths through the process" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516759809232 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[0\] praca.vhd(113) " "Inferred latch for \"POSY\[0\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[1\] praca.vhd(113) " "Inferred latch for \"POSY\[1\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[2\] praca.vhd(113) " "Inferred latch for \"POSY\[2\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[3\] praca.vhd(113) " "Inferred latch for \"POSY\[3\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[4\] praca.vhd(113) " "Inferred latch for \"POSY\[4\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[5\] praca.vhd(113) " "Inferred latch for \"POSY\[5\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[6\] praca.vhd(113) " "Inferred latch for \"POSY\[6\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[7\] praca.vhd(113) " "Inferred latch for \"POSY\[7\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[8\] praca.vhd(113) " "Inferred latch for \"POSY\[8\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[9\] praca.vhd(113) " "Inferred latch for \"POSY\[9\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSY\[10\] praca.vhd(113) " "Inferred latch for \"POSY\[10\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809237 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[0\] praca.vhd(113) " "Inferred latch for \"POSX\[0\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[1\] praca.vhd(113) " "Inferred latch for \"POSX\[1\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[2\] praca.vhd(113) " "Inferred latch for \"POSX\[2\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[3\] praca.vhd(113) " "Inferred latch for \"POSX\[3\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[4\] praca.vhd(113) " "Inferred latch for \"POSX\[4\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[5\] praca.vhd(113) " "Inferred latch for \"POSX\[5\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[6\] praca.vhd(113) " "Inferred latch for \"POSX\[6\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[7\] praca.vhd(113) " "Inferred latch for \"POSX\[7\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[8\] praca.vhd(113) " "Inferred latch for \"POSX\[8\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POSX\[9\] praca.vhd(113) " "Inferred latch for \"POSX\[9\]\" at praca.vhd(113)" {  } { { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809238 "|praca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL PLLL:C " "Elaborating entity \"PLLL\" for hierarchy \"PLLL:C\"" {  } { { "praca.vhd" "C" { Text "C:/intelFPGA_lite/praca/praca.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0 PLLL:C\|PLLL_altpll_0:altpll_0 " "Elaborating entity \"PLLL_altpll_0\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\"" {  } { { "PLLL/synthesis/PLLL.v" "altpll_0" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0_stdsync_sv6 PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLLL_altpll_0_stdsync_sv6\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "stdsync2" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0_dffpipe_l2c PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2\|PLLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_stdsync_sv6:stdsync2\|PLLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "dffpipe3" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLLL_altpll_0_altpll_2q22 PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_altpll_2q22:sd1 " "Elaborating entity \"PLLL_altpll_0_altpll_2q22\" for hierarchy \"PLLL:C\|PLLL_altpll_0:altpll_0\|PLLL_altpll_0_altpll_2q22:sd1\"" {  } { { "PLLL/synthesis/submodules/PLLL_altpll_0.v" "sd1" { Text "C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom2 rom2:c0 " "Elaborating entity \"rom2\" for hierarchy \"rom2:c0\"" {  } { { "praca.vhd" "c0" { Text "C:/intelFPGA_lite/praca/praca.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom2:c0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom2:c0\|altsyncram:altsyncram_component\"" {  } { { "rom2.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/praca/rom2.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom2:c0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom2:c0\|altsyncram:altsyncram_component\"" {  } { { "rom2.vhd" "" { Text "C:/intelFPGA_lite/praca/rom2.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom2:c0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom2:c0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Users/Marcin/Documents/MATLAB/logo.mif " "Parameter \"init_file\" = \"../../../Users/Marcin/Documents/MATLAB/logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759809397 ""}  } { { "rom2.vhd" "" { Text "C:/intelFPGA_lite/praca/rom2.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1516759809397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlt3 " "Found entity 1: altsyncram_vlt3" {  } { { "db/altsyncram_vlt3.tdf" "" { Text "C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759809467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlt3 rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated " "Elaborating entity \"altsyncram_vlt3\" for hierarchy \"rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/intelFPGA_lite/praca/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759809836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_vlt3.tdf" "rden_decode" { Text "C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_43b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_43b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_43b " "Found entity 1: mux_43b" {  } { { "db/mux_43b.tdf" "" { Text "C:/intelFPGA_lite/praca/db/mux_43b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759809908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759809908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_43b rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|mux_43b:mux2 " "Elaborating entity \"mux_43b\" for hierarchy \"rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|mux_43b:mux2\"" {  } { { "db/altsyncram_vlt3.tdf" "mux2" { Text "C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monit1 monit1:C1 " "Elaborating entity \"monit1\" for hierarchy \"monit1:C1\"" {  } { { "praca.vhd" "C1" { Text "C:/intelFPGA_lite/praca/praca.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x Vhdl2.vhd(24) " "Verilog HDL or VHDL warning at Vhdl2.vhd(24): object \"x\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl2.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1516759809926 "|praca|monit1:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xpix Vhdl2.vhd(28) " "Verilog HDL or VHDL warning at Vhdl2.vhd(28): object \"xpix\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl2.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1516759809926 "|praca|monit1:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ypix Vhdl2.vhd(28) " "Verilog HDL or VHDL warning at Vhdl2.vhd(28): object \"ypix\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl2.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1516759809926 "|praca|monit1:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monit2 monit2:C2 " "Elaborating entity \"monit2\" for hierarchy \"monit2:C2\"" {  } { { "praca.vhd" "C2" { Text "C:/intelFPGA_lite/praca/praca.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monit3 monit3:C3 " "Elaborating entity \"monit3\" for hierarchy \"monit3:C3\"" {  } { { "praca.vhd" "C3" { Text "C:/intelFPGA_lite/praca/praca.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monit4 monit4:C4 " "Elaborating entity \"monit4\" for hierarchy \"monit4:C4\"" {  } { { "praca.vhd" "C4" { Text "C:/intelFPGA_lite/praca/praca.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759809951 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|ram_block1a8 " "Synthesized away node \"rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_vlt3.tdf" "" { Text "C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.vhd" "" { Text "C:/intelFPGA_lite/praca/rom2.vhd" 60 0 0 } } { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1516759810116 "|PRACA|rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|ram_block1a20 " "Synthesized away node \"rom2:c0\|altsyncram:altsyncram_component\|altsyncram_vlt3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_vlt3.tdf" "" { Text "C:/intelFPGA_lite/praca/db/altsyncram_vlt3.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom2.vhd" "" { Text "C:/intelFPGA_lite/praca/rom2.vhd" 60 0 0 } } { "praca.vhd" "" { Text "C:/intelFPGA_lite/praca/praca.vhd" 143 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1516759810116 "|PRACA|rom2:c0|altsyncram:altsyncram_component|altsyncram_vlt3:auto_generated|ram_block1a20"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1516759810116 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1516759810116 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monit2:C2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monit2:C2\|Div0\"" {  } { { "Vhdl1.vhd" "Div0" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1516759810662 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monit2:C2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monit2:C2\|Div1\"" {  } { { "Vhdl1.vhd" "Div1" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1516759810662 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1516759810662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monit2:C2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"monit2:C2\|lpm_divide:Div0\"" {  } { { "Vhdl1.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759810746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monit2:C2\|lpm_divide:Div0 " "Instantiated megafunction \"monit2:C2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759810746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759810746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759810746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759810746 ""}  } { { "Vhdl1.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1516759810746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "C:/intelFPGA_lite/praca/db/lpm_divide_ktl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759810828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759810828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/intelFPGA_lite/praca/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759810846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759810846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "C:/intelFPGA_lite/praca/db/alt_u_div_mhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759810882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759810882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/praca/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759810960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759810960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/praca/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759811038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759811038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monit2:C2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"monit2:C2\|lpm_divide:Div1\"" {  } { { "Vhdl1.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759811048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monit2:C2\|lpm_divide:Div1 " "Instantiated megafunction \"monit2:C2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759811048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759811048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759811048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1516759811048 ""}  } { { "Vhdl1.vhd" "" { Text "C:/intelFPGA_lite/praca/Vhdl1.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1516759811048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/intelFPGA_lite/praca/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759811132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759811132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/intelFPGA_lite/praca/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759811152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759811152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/intelFPGA_lite/praca/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516759811187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759811187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1516759812253 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_dual_boot 14 " "Ignored 14 assignments for entity \"altera_dual_boot\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1516759813594 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1516759813594 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved 19 " "Ignored 19 assignments for entity \"unsaved\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1516759813594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1516759814445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516759814445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "600 " "Implemented 600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1516759814570 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1516759814570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "528 " "Implemented 528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1516759814570 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1516759814570 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1516759814570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1516759814570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516759814591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 03:10:14 2018 " "Processing ended: Wed Jan 24 03:10:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516759814591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516759814591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516759814591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516759814591 ""}
