Timing Analyzer report for 16bAccumulator
Sat May 21 19:58:57 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'AccMemory:memsub|control:control_inst|ALUOp[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Jal'
 15. Slow 1200mV 85C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Beq'
 16. Slow 1200mV 85C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Jal'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'AccMemory:memsub|control:control_inst|ALUOp[0]'
 19. Slow 1200mV 85C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Beq'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|ALUOp[0]'
 28. Slow 1200mV 0C Model Setup: 'CLK'
 29. Slow 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Jal'
 30. Slow 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Beq'
 31. Slow 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Jal'
 32. Slow 1200mV 0C Model Hold: 'CLK'
 33. Slow 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|ALUOp[0]'
 34. Slow 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Beq'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|ALUOp[0]'
 42. Fast 1200mV 0C Model Setup: 'CLK'
 43. Fast 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Jal'
 44. Fast 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Beq'
 45. Fast 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Jal'
 46. Fast 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|ALUOp[0]'
 47. Fast 1200mV 0C Model Hold: 'CLK'
 48. Fast 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Beq'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; 16bAccumulator                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.2%      ;
;     Processor 3            ;   2.4%      ;
;     Processor 4            ;   1.7%      ;
;     Processors 5-6         ;   1.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AccMemory:memsub|control:control_inst|ALUOp[0] }          ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AccMemory:memsub|control:control_inst|current_state.Beq } ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AccMemory:memsub|control:control_inst|current_state.Jal } ;
; CLK                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 101.03 MHz ; 101.03 MHz      ; CLK                                                     ;      ;
; 175.44 MHz ; 175.44 MHz      ; AccMemory:memsub|control:control_inst|ALUOp[0]          ;      ;
; 435.92 MHz ; 435.92 MHz      ; AccMemory:memsub|control:control_inst|current_state.Jal ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; -7.093 ; -109.820      ;
; CLK                                                     ; -4.449 ; -373.134      ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; -2.982 ; -17.814       ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; -2.407 ; -7.584        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.228 ; -0.541        ;
; CLK                                                     ; 0.391  ; 0.000         ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 0.418  ; 0.000         ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.521  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK                                                     ; -3.000 ; -137.522      ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.290  ; 0.000         ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.416  ; 0.000         ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 0.427  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AccMemory:memsub|control:control_inst|ALUOp[0]'                                                                                                                                                                   ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                         ; Launch Clock                                            ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -7.093 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.919     ; 6.231      ;
; -7.086 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.934     ; 6.377      ;
; -7.054 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.934     ; 6.215      ;
; -7.043 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.918     ; 6.343      ;
; -7.016 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.813     ; 6.293      ;
; -6.983 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.930     ; 6.253      ;
; -6.982 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.941     ; 6.231      ;
; -6.972 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.916     ; 6.276      ;
; -6.960 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.933     ; 6.410      ;
; -6.954 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.922     ; 6.222      ;
; -6.924 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.654     ; 6.327      ;
; -6.917 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.669     ; 6.473      ;
; -6.899 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.934     ; 6.327      ;
; -6.885 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.669     ; 6.311      ;
; -6.874 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.653     ; 6.439      ;
; -6.859 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.921     ; 6.152      ;
; -6.847 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.548     ; 6.389      ;
; -6.813 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.676     ; 6.327      ;
; -6.803 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.651     ; 6.372      ;
; -6.791 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.668     ; 6.506      ;
; -6.760 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.668     ; 6.317      ;
; -6.730 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.669     ; 6.423      ;
; -6.727 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.929     ; 6.181      ;
; -6.721 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.668     ; 6.148      ;
; -6.717 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.652     ; 6.283      ;
; -6.678 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.653     ; 6.082      ;
; -6.668 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.916     ; 6.123      ;
; -6.667 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.657     ; 6.200      ;
; -6.607 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.655     ; 6.166      ;
; -6.601 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.547     ; 6.144      ;
; -6.595 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.664     ; 6.131      ;
; -6.568 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.675     ; 6.083      ;
; -6.558 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.650     ; 6.128      ;
; -6.545 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.667     ; 6.261      ;
; -6.536 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.656     ; 6.070      ;
; -6.485 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.668     ; 6.179      ;
; -6.473 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.656     ; 6.031      ;
; -6.461 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.665     ; 5.996      ;
; -6.445 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.650     ; 6.166      ;
; -6.389 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.921     ; 5.831      ;
; -6.311 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.651     ; 6.031      ;
; -6.157 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.626     ; 5.731      ;
; -6.139 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.630     ; 5.604      ;
; -6.135 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.939     ; 5.263      ;
; -6.128 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.618     ; 5.700      ;
; -6.117 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.664     ; 5.836      ;
; -6.116 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.663     ; 5.836      ;
; -6.067 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.637     ; 5.620      ;
; -6.057 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.612     ; 5.665      ;
; -6.057 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.674     ; 5.450      ;
; -6.053 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.615     ; 5.495      ;
; -6.050 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.630     ; 5.645      ;
; -6.033 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.617     ; 5.630      ;
; -6.028 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.739     ; 5.384      ;
; -6.006 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.614     ; 5.610      ;
; -5.995 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.724     ; 5.328      ;
; -5.988 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.739     ; 5.474      ;
; -5.984 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.630     ; 5.716      ;
; -5.982 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.735     ; 5.447      ;
; -5.971 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.726     ; 5.459      ;
; -5.956 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.746     ; 5.400      ;
; -5.953 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.727     ; 5.416      ;
; -5.945 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.723     ; 5.440      ;
; -5.939 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.509     ; 5.520      ;
; -5.921 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.629     ; 5.675      ;
; -5.918 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.618     ; 5.390      ;
; -5.882 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.721     ; 5.381      ;
; -5.862 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.738     ; 5.507      ;
; -5.832 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.656     ; 5.539      ;
; -5.809 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.739     ; 5.432      ;
; -5.809 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.721     ; 5.459      ;
; -5.796 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.095     ; 5.921      ;
; -5.778 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.655     ; 5.486      ;
; -5.760 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.673     ; 5.154      ;
; -5.731 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.113     ; 5.713      ;
; -5.726 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.734     ; 5.375      ;
; -5.693 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.098     ; 5.652      ;
; -5.672 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.617     ; 5.418      ;
; -5.649 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.726     ; 5.286      ;
; -5.647 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.635     ; 5.079      ;
; -5.621 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.008      ; 5.719      ;
; -5.617 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.612     ; 5.376      ;
; -5.610 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.744     ; 4.933      ;
; -5.570 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.625     ; 5.328      ;
; -5.479 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.118     ; 5.428      ;
; -5.470 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.097     ; 5.591      ;
; -5.396 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.113     ; 5.508      ;
; -5.301 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.100     ; 5.415      ;
; -5.146 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.101     ; 5.235      ;
; -5.107 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.100     ; 5.370      ;
; -5.097 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.120     ; 5.167      ;
; -4.972 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.215      ; 5.407      ;
; -4.907 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.197      ; 5.199      ;
; -4.869 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.212      ; 5.138      ;
; -4.801 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.095     ; 5.077      ;
; -4.797 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 1.577      ; 6.421      ;
; -4.797 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.318      ; 5.205      ;
; -4.792 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.112     ; 5.063      ;
; -4.790 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 1.562      ; 6.567      ;
; -4.751 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 1.562      ; 6.398      ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.449 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.577     ; 4.367      ;
; -4.400 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.573     ; 4.322      ;
; -4.384 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.571     ; 4.308      ;
; -4.280 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.577     ; 4.198      ;
; -4.251 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.577     ; 4.169      ;
; -4.227 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.573     ; 4.149      ;
; -4.199 ; AccMemory:memsub|control:control_inst|current_state.Lw                                                            ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.181     ; 5.013      ;
; -4.190 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.574     ; 4.111      ;
; -4.188 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.573     ; 4.110      ;
; -4.127 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.574     ; 4.048      ;
; -4.125 ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.061     ; 5.059      ;
; -4.123 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.577     ; 4.041      ;
; -4.113 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.574     ; 4.034      ;
; -4.111 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.574     ; 4.032      ;
; -4.109 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.574     ; 4.030      ;
; -4.086 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.574     ; 4.007      ;
; -4.080 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[2]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.568     ; 4.007      ;
; -4.080 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[13]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.570     ; 4.005      ;
; -4.078 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[1]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.568     ; 4.005      ;
; -4.074 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.570     ; 3.999      ;
; -4.062 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.570     ; 3.987      ;
; -4.061 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.573     ; 3.983      ;
; -4.057 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.573     ; 3.979      ;
; -4.052 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.570     ; 3.977      ;
; -4.037 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[0]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.568     ; 3.964      ;
; -4.026 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.575     ; 3.946      ;
; -4.020 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[3]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.568     ; 3.947      ;
; -4.020 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.572     ; 3.943      ;
; -4.015 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[3]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.568     ; 3.942      ;
; -4.011 ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.059     ; 4.947      ;
; -3.985 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[11]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.250     ; 4.230      ;
; -3.953 ; AccMemory:memsub|control:control_inst|current_state.Lw                                                            ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.313      ; 4.794      ;
; -3.936 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.572     ; 3.859      ;
; -3.936 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.572     ; 3.859      ;
; -3.908 ; alu_sub:alus|reg16:ALUOut|Out[7]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.423     ; 4.480      ;
; -3.903 ; alu_sub:alus|reg16:ALUOut|Out[2]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.048     ; 4.850      ;
; -3.887 ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.435      ; 4.850      ;
; -3.835 ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                            ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.769      ;
; -3.799 ; alu_sub:alus|reg16:ALUOut|Out[2]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.446      ; 4.773      ;
; -3.795 ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.729      ;
; -3.779 ; alu_sub:alus|reg16:ALUOut|Out[6]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.720      ;
; -3.779 ; alu_sub:alus|reg16:ALUOut|Out[5]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.718      ;
; -3.773 ; alu_sub:alus|reg16:ALUOut|Out[9]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.721      ;
; -3.760 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[13]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.250     ; 4.005      ;
; -3.755 ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.433      ; 4.716      ;
; -3.751 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[8]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.996      ;
; -3.747 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[15]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.992      ;
; -3.738 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[10]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.983      ;
; -3.732 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[9]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.977      ;
; -3.719 ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                            ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.433      ; 4.680      ;
; -3.717 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[14]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.962      ;
; -3.705 ; alu_sub:alus|reg16:ALUOut|Out[9]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.446      ; 4.679      ;
; -3.691 ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.435      ; 4.654      ;
; -3.688 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[6]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.933      ;
; -3.687 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[12]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.246     ; 3.936      ;
; -3.668 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.316     ; 4.347      ;
; -3.655 ; alu_sub:alus|reg16:ALUOut|Out[5]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.438      ; 4.621      ;
; -3.652 ; alu_sub:alus|reg16:ALUOut|Out[1]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.590      ;
; -3.639 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[14]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.254     ; 3.880      ;
; -3.638 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[15]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.208     ; 3.925      ;
; -3.636 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[4]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.246     ; 3.885      ;
; -3.633 ; alu_sub:alus|reg16:ALUOut|Out[7]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.071      ; 4.232      ;
; -3.622 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[5]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.867      ;
; -3.615 ; alu_sub:alus|reg16:ALUOut|Out[4]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.448      ; 4.591      ;
; -3.568 ; alu_sub:alus|reg16:ALUOut|Out[8]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.517      ;
; -3.546 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg       ; CLK          ; CLK         ; 0.500        ; 0.313      ; 4.387      ;
; -3.520 ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.433      ; 4.481      ;
; -3.508 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[11]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.208     ; 3.795      ;
; -3.506 ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.059     ; 4.442      ;
; -3.505 ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.435      ; 4.468      ;
; -3.498 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[7]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.250     ; 3.743      ;
; -3.455 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.181     ; 4.269      ;
; -3.451 ; alu_sub:alus|reg16:ALUOut|Out[1]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.437      ; 4.416      ;
; -3.449 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.187     ; 4.257      ;
; -3.441 ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.059     ; 4.377      ;
; -3.439 ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.377      ;
; -3.423 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.178      ; 4.129      ;
; -3.409 ; alu_sub:alus|reg16:ALUOut|Out[6]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.440      ; 4.377      ;
; -3.397 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.190     ; 4.202      ;
; -3.397 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.190     ; 4.202      ;
; -3.397 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.190     ; 4.202      ;
; -3.397 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.190     ; 4.202      ;
; -3.392 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.322     ; 4.065      ;
; -3.392 ; PC:pcs|reg16:pc_reg|Out[6]                                                                                        ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.047     ; 4.340      ;
; -3.380 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[2]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.241     ; 3.634      ;
; -3.365 ; alu_sub:alus|reg16:ALUOut|Out[4]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.046     ; 4.314      ;
; -3.340 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.325     ; 4.010      ;
; -3.340 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.325     ; 4.010      ;
; -3.340 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.325     ; 4.010      ;
; -3.340 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.325     ; 4.010      ;
; -3.335 ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.437      ; 4.300      ;
; -3.332 ; alu_sub:alus|reg16:ALUOut|Out[3]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.407     ; 3.920      ;
; -3.331 ; alu_sub:alus|reg16:ALUOut|Out[3]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.087      ; 3.946      ;
; -3.312 ; AccMemory:memsub|control:control_inst|current_state.Jump                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.187     ; 4.120      ;
; -3.303 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.184     ; 4.114      ;
; -3.300 ; alu_sub:alus|reg16:ALUOut|Out[8]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.448      ; 4.276      ;
; -3.299 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[0]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.241     ; 3.553      ;
; -3.294 ; AccMemory:memsub|control:control_inst|current_state.Ms                                                            ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.187     ; 4.102      ;
; -3.274 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.186     ; 4.083      ;
; -3.274 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.186     ; 4.083      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Jal'                                                                                                                                                                                              ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.982 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.942      ; 5.213      ;
; -2.674 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.069      ; 4.945      ;
; -2.434 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.941      ; 4.732      ;
; -2.420 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.137      ; 4.846      ;
; -2.281 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.066      ; 4.549      ;
; -2.123 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.066      ; 4.391      ;
; -2.112 ; AccMemory:memsub|control:control_inst|current_state.Jump   ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; -0.497     ; 1.370      ;
; -2.027 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.134      ; 4.450      ;
; -2.001 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.072      ; 4.275      ;
; -1.997 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.072      ; 4.271      ;
; -1.938 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.263      ; 3.104      ;
; -1.869 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.134      ; 4.292      ;
; -1.845 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.266      ; 3.014      ;
; -1.779 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.874      ; 3.855      ;
; -1.777 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.260      ; 2.940      ;
; -1.751 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.260      ; 2.957      ;
; -1.748 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.147      ; 4.184      ;
; -1.747 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.140      ; 4.176      ;
; -1.743 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.140      ; 4.172      ;
; -1.708 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.266      ; 2.877      ;
; -1.679 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.134      ; 4.102      ;
; -1.655 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.263      ; 2.864      ;
; -1.634 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.260      ; 2.797      ;
; -1.624 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.260      ; 2.787      ;
; -1.615 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.273      ; 2.791      ;
; -1.597 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.257      ; 2.800      ;
; -1.530 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.133      ; 4.020      ;
; -1.528 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.263      ; 2.737      ;
; -1.495 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.134      ; 3.918      ;
; -1.467 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.145      ; 2.558      ;
; -1.454 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.257      ; 2.657      ;
; -1.439 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.145      ; 2.530      ;
; -1.435 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.270      ; 2.651      ;
; -1.426 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.257      ; 2.629      ;
; -1.377 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.066      ; 3.645      ;
; -1.312 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.139      ; 3.808      ;
; -1.218 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 4.120      ; 5.249      ;
; -1.050 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.260      ; 2.213      ;
; -1.029 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.051      ; 2.377      ;
; -0.909 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 4.188      ; 5.095      ;
; -0.852 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.257      ; 2.055      ;
; -0.838 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.133      ; 3.328      ;
; -0.792 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.051      ; 2.140      ;
; -0.662 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.536      ; 2.565      ;
; -0.647 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 1.669      ; 2.280      ;
; -0.639 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.079      ; 2.868      ;
; -0.596 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.069      ; 2.815      ;
; -0.588 ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.954      ; 2.692      ;
; -0.572 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 1.326      ; 1.864      ;
; -0.570 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.066      ; 2.786      ;
; -0.567 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 4.120      ; 5.098      ;
; -0.521 ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.874      ; 2.545      ;
; -0.510 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.211      ; 1.974      ;
; -0.454 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.072      ; 2.676      ;
; -0.346 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 4.187      ; 4.599      ;
; -0.338 ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.917      ; 2.469      ;
; -0.308 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.533      ; 2.208      ;
; -0.305 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 4.188      ; 4.991      ;
; -0.271 ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.837      ; 2.322      ;
; -0.181 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.669      ; 2.314      ;
; -0.173 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.045      ; 2.269      ;
; -0.131 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.326      ; 1.923      ;
; -0.129 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.208      ; 1.590      ;
; -0.118 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.533      ; 2.018      ;
; 0.003  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.539      ; 1.903      ;
; 0.013  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.539      ; 1.893      ;
; 0.147  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 4.187      ; 4.606      ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Beq'                                                                                                                                                    ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                           ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; -2.407 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|BneOrBeq[0] ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.500        ; -1.267     ; 0.776      ;
; -2.091 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.110      ; 3.104      ;
; -1.998 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.113      ; 3.014      ;
; -1.930 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.107      ; 2.940      ;
; -1.904 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.107      ; 2.957      ;
; -1.861 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.113      ; 2.877      ;
; -1.808 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.110      ; 2.864      ;
; -1.787 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.107      ; 2.797      ;
; -1.777 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.107      ; 2.787      ;
; -1.768 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.120      ; 2.791      ;
; -1.750 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.104      ; 2.800      ;
; -1.681 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.110      ; 2.737      ;
; -1.620 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.992      ; 2.558      ;
; -1.607 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.104      ; 2.657      ;
; -1.592 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.992      ; 2.530      ;
; -1.588 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.117      ; 2.651      ;
; -1.579 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.104      ; 2.629      ;
; -1.203 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.107      ; 2.213      ;
; -1.182 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.898      ; 2.377      ;
; -1.005 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 1.104      ; 2.055      ;
; -0.945 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.898      ; 2.140      ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Jal'                                                                                                                                                                                               ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.228 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.341      ; 2.143      ;
; -0.227 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 4.361      ; 4.353      ;
; -0.049 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.763      ; 1.744      ;
; -0.039 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.763      ; 1.754      ;
; -0.029 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.447      ; 1.448      ;
; -0.008 ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.090      ; 2.112      ;
; 0.077  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.757      ; 1.864      ;
; 0.099  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.167      ; 2.296      ;
; 0.154  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 4.362      ; 4.735      ;
; 0.163  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.767      ; 2.129      ;
; 0.165  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.318      ; 2.513      ;
; 0.199  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.454      ; 1.852      ;
; 0.202  ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.128      ; 2.360      ;
; 0.226  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.757      ; 2.013      ;
; 0.257  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.315      ; 2.602      ;
; 0.276  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 4.361      ; 4.356      ;
; 0.309  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.205      ; 2.544      ;
; 0.311  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.450      ; 1.791      ;
; 0.316  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.312      ; 2.658      ;
; 0.360  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.533      ; 1.923      ;
; 0.390  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 4.292      ; 4.901      ;
; 0.392  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.325      ; 2.747      ;
; 0.491  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.535      ; 2.056      ;
; 0.560  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.760      ; 2.350      ;
; 0.603  ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.265      ; 1.898      ;
; 0.622  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 1.454      ; 1.795      ;
; 0.633  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 1.767      ; 2.119      ;
; 0.684  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.382      ; 3.096      ;
; 0.742  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 4.362      ; 4.823      ;
; 0.827  ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.265      ; 2.122      ;
; 0.885  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.533      ; 2.448      ;
; 0.924  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.546      ; 2.500      ;
; 0.927  ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.426      ; 2.383      ;
; 0.935  ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.426      ; 2.391      ;
; 0.962  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.533      ; 2.525      ;
; 1.016  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.535      ; 2.581      ;
; 1.035  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 4.292      ; 5.046      ;
; 1.044  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.539      ; 2.613      ;
; 1.061  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.313      ; 3.404      ;
; 1.074  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.548      ; 2.652      ;
; 1.107  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.533      ; 2.670      ;
; 1.112  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.535      ; 2.677      ;
; 1.156  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.388      ; 3.574      ;
; 1.179  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.383      ; 3.592      ;
; 1.179  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.539      ; 2.748      ;
; 1.194  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.541      ; 2.765      ;
; 1.257  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.535      ; 2.822      ;
; 1.269  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.536      ; 2.835      ;
; 1.318  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.541      ; 2.889      ;
; 1.369  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.382      ; 3.781      ;
; 1.400  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.383      ; 3.813      ;
; 1.411  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.538      ; 2.979      ;
; 1.427  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.389      ; 3.846      ;
; 1.437  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.389      ; 3.856      ;
; 1.476  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.396      ; 3.902      ;
; 1.480  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.129      ; 3.639      ;
; 1.553  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.383      ; 3.966      ;
; 1.685  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.319      ; 4.034      ;
; 1.695  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.319      ; 4.044      ;
; 1.715  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.383      ; 4.128      ;
; 1.811  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.313      ; 4.154      ;
; 1.973  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.313      ; 4.316      ;
; 2.003  ; AccMemory:memsub|control:control_inst|current_state.Jump   ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; -0.319     ; 1.214      ;
; 2.036  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.386      ; 4.452      ;
; 2.241  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.198      ; 4.469      ;
; 2.294  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.316      ; 4.640      ;
; 2.628  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.199      ; 4.857      ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                           ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[14]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.039      ; 2.816      ;
; 0.392 ; wires_subsystem:wiresub|reg16:Acc|Out[9]                   ; AccMemory:memsub|reg16:IO_inst|Out[9]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.063      ; 0.612      ;
; 0.398 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[15]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.040      ; 2.824      ;
; 0.475 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[1]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.045      ; 2.906      ;
; 0.475 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[7]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.045      ; 2.906      ;
; 0.475 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[9]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.045      ; 2.906      ;
; 0.475 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[0]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.045      ; 2.906      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[4]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[2]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[3]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[5]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[6]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[8]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[10]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.486 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[12]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.044      ; 2.916      ;
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[13]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.036      ; 2.943      ;
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 2.962      ;
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 2.962      ;
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 2.962      ;
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 2.962      ;
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 2.962      ;
; 0.534 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[11]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.038      ; 2.958      ;
; 0.568 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 3.009      ;
; 0.568 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 3.009      ;
; 0.568 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 3.009      ;
; 0.568 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 3.009      ;
; 0.568 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.055      ; 3.009      ;
; 0.574 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.058      ; 3.018      ;
; 0.672 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.051      ; 3.109      ;
; 0.672 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.051      ; 3.109      ;
; 0.672 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.051      ; 3.109      ;
; 0.672 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.051      ; 3.109      ;
; 0.674 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.115      ;
; 0.674 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.115      ;
; 0.674 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.115      ;
; 0.674 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.115      ;
; 0.674 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.115      ;
; 0.676 ; AccMemory:memsub|control:control_inst|current_state.Fetch  ; AccMemory:memsub|reg16:IR_inst|Out[14]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.302      ; 1.135      ;
; 0.701 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 2.054      ; 3.141      ;
; 0.702 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.044      ; 3.132      ;
; 0.702 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.044      ; 3.132      ;
; 0.702 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.044      ; 3.132      ;
; 0.702 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[14]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.044      ; 3.132      ;
; 0.721 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.162      ;
; 0.721 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.162      ;
; 0.721 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.162      ;
; 0.721 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.162      ;
; 0.721 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.162      ;
; 0.727 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.058      ; 3.171      ;
; 0.750 ; wires_subsystem:wiresub|reg16:Acc|Out[4]                   ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.052      ; 0.959      ;
; 0.788 ; PC:pcs|reg16:pc_reg|Out[5]                                 ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.063      ; 1.008      ;
; 0.803 ; PC:pcs|reg16:pc_reg|Out[12]                                ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.063      ; 1.023      ;
; 0.825 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.051      ; 3.262      ;
; 0.825 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.051      ; 3.262      ;
; 0.825 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.051      ; 3.262      ;
; 0.825 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.051      ; 3.262      ;
; 0.828 ; wires_subsystem:wiresub|reg16:Acc|Out[1]                   ; AccMemory:memsub|reg16:IO_inst|Out[1]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.054      ; 1.039      ;
; 0.837 ; wires_subsystem:wiresub|reg16:Acc|Out[6]                   ; AccMemory:memsub|reg16:IO_inst|Out[6]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.067      ; 1.061      ;
; 0.854 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.054      ; 3.294      ;
; 0.869 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[9]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.310      ;
; 0.871 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[1]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.045      ; 3.302      ;
; 0.871 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[10]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.045      ; 3.302      ;
; 0.871 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[11]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.045      ; 3.302      ;
; 0.871 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[13]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.045      ; 3.302      ;
; 0.871 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.045      ; 3.302      ;
; 0.895 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[6]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.055      ; 3.336      ;
; 0.907 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[0]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.048      ; 3.341      ;
; 0.907 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[2]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.048      ; 3.341      ;
; 0.907 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[3]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.048      ; 3.341      ;
; 0.907 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[7]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.048      ; 3.341      ;
; 0.907 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[8]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.048      ; 3.341      ;
; 0.914 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|current_state.Bne                                                           ; CLK                                                     ; CLK         ; 0.000        ; 0.017      ; 1.088      ;
; 0.920 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[14]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.039      ; 2.845      ;
; 0.923 ; wires_subsystem:wiresub|reg16:Acc|Out[5]                   ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.053      ; 1.133      ;
; 0.931 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[15]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.040      ; 2.857      ;
; 0.944 ; AccMemory:memsub|control:control_inst|PCSrc[0]             ; PC:pcs|reg16:pc_reg|Out[1]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.376      ; 1.007      ;
; 0.944 ; AccMemory:memsub|control:control_inst|PCSrc[0]             ; PC:pcs|reg16:pc_reg|Out[0]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.376      ; 1.007      ;
; 0.947 ; AccMemory:memsub|control:control_inst|PCSrc[0]             ; PC:pcs|reg16:pc_reg|Out[7]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.376      ; 1.010      ;
; 0.982 ; PC:pcs|reg16:pc_reg|Out[4]                                 ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.063      ; 1.202      ;
; 0.993 ; wires_subsystem:wiresub|reg16:Acc|Out[15]                  ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.054      ; 1.204      ;
; 0.995 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[1]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.045      ; 2.926      ;
; 0.995 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[7]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.045      ; 2.926      ;
; 0.995 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[9]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.045      ; 2.926      ;
; 0.995 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[0]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.045      ; 2.926      ;
; 0.999 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.718      ; 1.404      ;
; 1.000 ; PC:pcs|reg16:pc_reg|Out[15]                                ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.073      ; 1.230      ;
; 1.002 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.718      ; 1.407      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[4]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[2]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[3]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[5]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[6]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[8]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[10]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.023 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[12]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.044      ; 2.953      ;
; 1.025 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.718      ; 1.430      ;
; 1.041 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.565      ; 4.022      ;
; 1.054 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[13]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.036      ; 2.976      ;
; 1.070 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[11]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 2.038      ; 2.994      ;
; 1.074 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|reg16:IO_inst|Out[13]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.719      ; 1.480      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AccMemory:memsub|control:control_inst|ALUOp[0]'                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                         ; Launch Clock                                            ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.418 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.900      ; 4.318      ;
; 0.451 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.769      ; 4.220      ;
; 0.455 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.790      ; 4.245      ;
; 0.563 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.775      ; 4.338      ;
; 0.564 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.791      ; 4.355      ;
; 0.572 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.793      ; 4.365      ;
; 0.583 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.788      ; 4.371      ;
; 0.584 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.788      ; 4.372      ;
; 0.594 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.774      ; 4.368      ;
; 0.596 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.780      ; 4.376      ;
; 0.604 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.768      ; 4.372      ;
; 0.612 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.793      ; 4.405      ;
; 0.629 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.787      ; 4.416      ;
; 0.641 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.776      ; 4.417      ;
; 0.653 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.775      ; 4.428      ;
; 0.696 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.778      ; 4.474      ;
; 0.937 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.769      ; 4.226      ;
; 0.975 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.900      ; 4.395      ;
; 1.037 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.790      ; 4.347      ;
; 1.043 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.775      ; 4.338      ;
; 1.072 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.780      ; 4.372      ;
; 1.080 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.768      ; 4.368      ;
; 1.097 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.793      ; 4.410      ;
; 1.129 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.793      ; 4.442      ;
; 1.134 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.787      ; 4.441      ;
; 1.143 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.791      ; 4.454      ;
; 1.150 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.775      ; 4.445      ;
; 1.169 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.788      ; 4.477      ;
; 1.170 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.788      ; 4.478      ;
; 1.173 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.778      ; 4.471      ;
; 1.177 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.516      ; 1.713      ;
; 1.180 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.774      ; 4.474      ;
; 1.221 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.776      ; 4.517      ;
; 1.348 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.525      ; 1.893      ;
; 1.369 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.526      ; 1.915      ;
; 1.404 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.526      ; 1.950      ;
; 1.405 ; AccMemory:memsub|reg16:IR_inst|Out[10]         ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.786      ; 3.221      ;
; 1.410 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.506      ; 1.936      ;
; 1.469 ; wires_subsystem:wiresub|reg16:Sp|Out[7]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.800      ; 3.299      ;
; 1.509 ; PC:pcs|reg16:pc_reg|Out[15]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.804      ; 3.343      ;
; 1.510 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.810      ; 3.350      ;
; 1.523 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.490      ; 3.043      ;
; 1.550 ; wires_subsystem:wiresub|reg16:Sp|Out[15]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.484      ; 3.064      ;
; 1.601 ; wires_subsystem:wiresub|reg16:Acc|Out[15]      ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.790      ; 3.421      ;
; 1.621 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.488      ; 3.139      ;
; 1.669 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.510      ; 3.209      ;
; 1.682 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.518      ; 2.220      ;
; 1.713 ; PC:pcs|reg16:pc_reg|Out[7]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.799      ; 3.542      ;
; 1.752 ; PC:pcs|reg16:pc_reg|Out[15]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.809      ; 3.591      ;
; 1.776 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.476      ; 3.282      ;
; 1.793 ; wires_subsystem:wiresub|reg16:Sp|Out[15]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.489      ; 3.312      ;
; 1.805 ; AccMemory:memsub|reg16:MDR_inst|Out[12]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.462      ; 3.297      ;
; 1.806 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.182      ; 2.008      ;
; 1.808 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.809      ; 3.647      ;
; 1.810 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.638      ; 2.468      ;
; 1.821 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.489      ; 3.340      ;
; 1.824 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.494      ; 3.348      ;
; 1.844 ; wires_subsystem:wiresub|reg16:Acc|Out[15]      ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.795      ; 3.669      ;
; 1.854 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.808      ; 3.692      ;
; 1.873 ; wires_subsystem:wiresub|reg16:Acc|Out[10]      ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.793      ; 3.696      ;
; 1.878 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.493      ; 3.401      ;
; 1.902 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.830      ; 3.762      ;
; 1.905 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.512      ; 2.437      ;
; 1.912 ; AccMemory:memsub|reg16:IR_inst|Out[9]          ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.786      ; 3.728      ;
; 1.913 ; wires_subsystem:wiresub|reg16:Sp|Out[11]       ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.506      ; 3.449      ;
; 1.919 ; wires_subsystem:wiresub|reg16:Sp|Out[7]        ; alu_sub:alus|alu16:ALUC|Out[7]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.931      ; 3.880      ;
; 1.923 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.804      ; 3.757      ;
; 1.927 ; AccMemory:memsub|memory:memory_inst|IsIO[0]    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.784      ; 3.741      ;
; 1.929 ; AccMemory:memsub|reg16:MDR_inst|Out[15]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.466      ; 3.425      ;
; 1.936 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.484      ; 3.450      ;
; 1.938 ; wires_subsystem:wiresub|reg16:Sp|Out[12]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.476      ; 3.444      ;
; 1.945 ; AccMemory:memsub|reg16:MDR_inst|Out[11]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.466      ; 3.441      ;
; 1.960 ; wires_subsystem:wiresub|reg16:Sp|Out[0]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.453      ; 3.443      ;
; 1.967 ; AccMemory:memsub|reg16:MDR_inst|Out[13]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.466      ; 3.463      ;
; 1.988 ; AccMemory:memsub|reg16:IR_inst|Out[8]          ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.786      ; 3.804      ;
; 2.005 ; wires_subsystem:wiresub|reg16:Acc|Out[14]      ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.799      ; 3.834      ;
; 2.017 ; PC:pcs|reg16:pc_reg|Out[10]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.800      ; 3.847      ;
; 2.020 ; wires_subsystem:wiresub|reg16:Sp|Out[11]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.485      ; 3.535      ;
; 2.020 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.528      ; 2.568      ;
; 2.022 ; PC:pcs|reg16:pc_reg|Out[11]                    ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.827      ; 3.879      ;
; 2.029 ; PC:pcs|reg16:pc_reg|Out[9]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.799      ; 3.858      ;
; 2.031 ; wires_subsystem:wiresub|reg16:Acc|Out[7]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.790      ; 3.851      ;
; 2.035 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.181      ; 2.236      ;
; 2.037 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.193      ; 2.250      ;
; 2.044 ; PC:pcs|reg16:pc_reg|Out[0]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.799      ; 3.873      ;
; 2.069 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.514      ; 2.603      ;
; 2.074 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.513      ; 2.607      ;
; 2.080 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.814      ; 3.924      ;
; 2.102 ; wires_subsystem:wiresub|reg16:Sp|Out[4]        ; alu_sub:alus|alu16:ALUC|Out[4]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.485      ; 3.617      ;
; 2.109 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.191      ; 2.320      ;
; 2.111 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.813      ; 3.954      ;
; 2.113 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[8]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.482      ; 3.625      ;
; 2.129 ; PC:pcs|reg16:pc_reg|Out[11]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.806      ; 3.965      ;
; 2.131 ; wires_subsystem:wiresub|reg16:Sp|Out[9]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.449      ; 3.610      ;
; 2.135 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.513      ; 2.668      ;
; 2.141 ; wires_subsystem:wiresub|reg16:Sp|Out[6]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.445      ; 3.616      ;
; 2.148 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.529      ; 2.697      ;
; 2.158 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.531      ; 2.709      ;
; 2.167 ; AccMemory:memsub|reg16:IR_inst|Out[10]         ; alu_sub:alus|alu16:ALUC|Out[8]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.792      ; 3.989      ;
; 2.169 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.497      ; 3.696      ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Beq'                                                                                                                                                    ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                           ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.372      ; 1.923      ;
; 0.652 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.374      ; 2.056      ;
; 0.764 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.104      ; 1.898      ;
; 0.988 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.104      ; 2.122      ;
; 1.046 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.372      ; 2.448      ;
; 1.085 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.385      ; 2.500      ;
; 1.088 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.265      ; 2.383      ;
; 1.096 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.265      ; 2.391      ;
; 1.123 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.372      ; 2.525      ;
; 1.177 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.374      ; 2.581      ;
; 1.205 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.378      ; 2.613      ;
; 1.235 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.387      ; 2.652      ;
; 1.268 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.372      ; 2.670      ;
; 1.273 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.374      ; 2.677      ;
; 1.340 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.378      ; 2.748      ;
; 1.355 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.380      ; 2.765      ;
; 1.418 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.374      ; 2.822      ;
; 1.430 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.375      ; 2.835      ;
; 1.479 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.380      ; 2.889      ;
; 1.572 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.377      ; 2.979      ;
; 2.310 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|BneOrBeq[0] ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; -0.500       ; -1.144     ; 0.696      ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+---------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note ;
+------------+-----------------+---------------------------------------------------------+------+
; 112.13 MHz ; 112.13 MHz      ; CLK                                                     ;      ;
; 192.01 MHz ; 192.01 MHz      ; AccMemory:memsub|control:control_inst|ALUOp[0]          ;      ;
; 480.31 MHz ; 480.31 MHz      ; AccMemory:memsub|control:control_inst|current_state.Jal ;      ;
+------------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; -6.314 ; -98.358       ;
; CLK                                                     ; -3.959 ; -325.754      ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; -2.676 ; -15.420       ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; -2.170 ; -6.781        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.231 ; -0.555        ;
; CLK                                                     ; 0.339  ; 0.000         ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 0.384  ; 0.000         ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.540  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK                                                     ; -3.000 ; -137.522      ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.400  ; 0.000         ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.421  ; 0.000         ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 0.476  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|ALUOp[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                         ; Launch Clock                                            ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.314 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.883     ; 5.585      ;
; -6.304 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.892     ; 5.695      ;
; -6.283 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.895     ; 5.581      ;
; -6.275 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.885     ; 5.663      ;
; -6.274 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.896     ; 5.683      ;
; -6.261 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.882     ; 5.678      ;
; -6.259 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.784     ; 5.660      ;
; -6.254 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.901     ; 5.627      ;
; -6.241 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.880     ; 5.662      ;
; -6.230 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.895     ; 5.772      ;
; -6.216 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.895     ; 5.738      ;
; -6.185 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.646     ; 5.693      ;
; -6.160 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.658     ; 5.695      ;
; -6.145 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.659     ; 5.791      ;
; -6.144 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.884     ; 5.556      ;
; -6.132 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.645     ; 5.786      ;
; -6.131 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.664     ; 5.741      ;
; -6.130 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.547     ; 5.768      ;
; -6.118 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.643     ; 5.776      ;
; -6.101 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.658     ; 5.880      ;
; -6.093 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.658     ; 5.852      ;
; -6.074 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.890     ; 5.621      ;
; -6.024 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.880     ; 5.571      ;
; -6.018 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.648     ; 5.643      ;
; -6.004 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.658     ; 5.651      ;
; -5.991 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.644     ; 5.646      ;
; -5.987 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.645     ; 5.496      ;
; -5.962 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.657     ; 5.498      ;
; -5.933 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.663     ; 5.544      ;
; -5.932 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.546     ; 5.571      ;
; -5.931 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.654     ; 5.560      ;
; -5.929 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.646     ; 5.579      ;
; -5.920 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.642     ; 5.579      ;
; -5.903 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.657     ; 5.683      ;
; -5.902 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.647     ; 5.528      ;
; -5.895 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.657     ; 5.655      ;
; -5.818 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.655     ; 5.446      ;
; -5.809 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.642     ; 5.594      ;
; -5.779 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.647     ; 5.428      ;
; -5.748 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.884     ; 5.282      ;
; -5.659 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.643     ; 5.443      ;
; -5.564 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.626     ; 5.221      ;
; -5.554 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.653     ; 5.338      ;
; -5.538 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.652     ; 5.323      ;
; -5.535 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.619     ; 5.189      ;
; -5.487 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.629     ; 5.051      ;
; -5.458 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.635     ; 5.097      ;
; -5.457 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.900     ; 4.722      ;
; -5.445 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.614     ; 5.132      ;
; -5.424 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.723     ; 4.984      ;
; -5.420 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.629     ; 5.208      ;
; -5.410 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.726     ; 4.877      ;
; -5.404 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.618     ; 5.082      ;
; -5.399 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.617     ; 4.936      ;
; -5.395 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.716     ; 4.952      ;
; -5.381 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.732     ; 4.923      ;
; -5.361 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.715     ; 4.942      ;
; -5.359 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.630     ; 5.034      ;
; -5.356 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.714     ; 4.796      ;
; -5.346 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.616     ; 5.029      ;
; -5.344 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.518     ; 5.011      ;
; -5.336 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.663     ; 4.838      ;
; -5.316 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.727     ; 4.894      ;
; -5.315 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.629     ; 5.123      ;
; -5.305 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.711     ; 4.895      ;
; -5.303 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.713     ; 4.889      ;
; -5.301 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.615     ; 4.871      ;
; -5.280 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.726     ; 4.971      ;
; -5.272 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.726     ; 4.983      ;
; -5.241 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.711     ; 4.957      ;
; -5.236 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.174     ; 5.363      ;
; -5.228 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.647     ; 4.999      ;
; -5.212 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.646     ; 4.984      ;
; -5.194 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.721     ; 4.910      ;
; -5.167 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.662     ; 4.670      ;
; -5.106 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.177     ; 5.083      ;
; -5.087 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.189     ; 5.091      ;
; -5.077 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.618     ; 4.877      ;
; -5.062 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.614     ; 4.875      ;
; -5.050 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.078     ; 5.157      ;
; -5.049 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.715     ; 4.752      ;
; -5.032 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.624     ; 4.845      ;
; -4.994 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.634     ; 4.525      ;
; -4.987 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.731     ; 4.421      ;
; -4.906 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.176     ; 5.029      ;
; -4.896 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.194     ; 4.867      ;
; -4.811 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.190     ; 4.926      ;
; -4.778 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.178     ; 4.896      ;
; -4.585 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.179     ; 4.679      ;
; -4.584 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.195     ; 4.663      ;
; -4.552 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.178     ; 4.792      ;
; -4.524 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.113      ; 4.938      ;
; -4.394 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.110      ; 4.658      ;
; -4.348 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.098      ; 4.639      ;
; -4.338 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.209      ; 4.732      ;
; -4.312 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.174     ; 4.565      ;
; -4.284 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.189     ; 4.532      ;
; -4.269 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 1.370      ; 5.783      ;
; -4.229 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 1.357      ; 5.881      ;
; -4.216 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 1.371      ; 5.876      ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.959 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.503     ; 3.951      ;
; -3.881 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.498     ; 3.878      ;
; -3.881 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.498     ; 3.878      ;
; -3.814 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.503     ; 3.806      ;
; -3.768 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.503     ; 3.760      ;
; -3.746 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.498     ; 3.743      ;
; -3.691 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.498     ; 3.688      ;
; -3.688 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.499     ; 3.684      ;
; -3.674 ; AccMemory:memsub|control:control_inst|current_state.Lw                                                            ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.185     ; 4.484      ;
; -3.666 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.499     ; 3.662      ;
; -3.642 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.499     ; 3.638      ;
; -3.639 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.503     ; 3.631      ;
; -3.628 ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.569      ;
; -3.626 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.499     ; 3.622      ;
; -3.620 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.499     ; 3.616      ;
; -3.614 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[2]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.495     ; 3.614      ;
; -3.612 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.497     ; 3.610      ;
; -3.610 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[1]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.495     ; 3.610      ;
; -3.607 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[13]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.497     ; 3.605      ;
; -3.598 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.499     ; 3.594      ;
; -3.596 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.497     ; 3.594      ;
; -3.587 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.502     ; 3.580      ;
; -3.586 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.497     ; 3.584      ;
; -3.579 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.498     ; 3.576      ;
; -3.573 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.498     ; 3.570      ;
; -3.570 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[0]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.495     ; 3.570      ;
; -3.569 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[3]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.495     ; 3.569      ;
; -3.565 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.500     ; 3.560      ;
; -3.559 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[3]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.495     ; 3.559      ;
; -3.547 ; AccMemory:memsub|control:control_inst|current_state.Lw                                                            ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.252      ; 4.319      ;
; -3.536 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[11]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.830      ;
; -3.507 ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.052     ; 4.450      ;
; -3.506 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.500     ; 3.501      ;
; -3.493 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.500     ; 3.488      ;
; -3.416 ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.385      ; 4.321      ;
; -3.411 ; alu_sub:alus|reg16:ALUOut|Out[2]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.393      ; 4.324      ;
; -3.397 ; alu_sub:alus|reg16:ALUOut|Out[2]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.044     ; 4.348      ;
; -3.389 ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.383      ; 4.292      ;
; -3.384 ; alu_sub:alus|reg16:ALUOut|Out[7]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.390     ; 3.989      ;
; -3.346 ; alu_sub:alus|reg16:ALUOut|Out[5]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.052     ; 4.289      ;
; -3.315 ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                            ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.256      ;
; -3.314 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[8]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.608      ;
; -3.312 ; alu_sub:alus|reg16:ALUOut|Out[9]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.395      ; 4.227      ;
; -3.310 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[13]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.604      ;
; -3.310 ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                            ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.383      ; 4.213      ;
; -3.301 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[15]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.595      ;
; -3.300 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[14]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.594      ;
; -3.299 ; alu_sub:alus|reg16:ALUOut|Out[9]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 4.252      ;
; -3.297 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[10]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.591      ;
; -3.294 ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.235      ;
; -3.290 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[9]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.584      ;
; -3.288 ; alu_sub:alus|reg16:ALUOut|Out[6]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.049     ; 4.234      ;
; -3.280 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg       ; CLK          ; CLK         ; 0.500        ; 0.252      ; 4.052      ;
; -3.270 ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.385      ; 4.175      ;
; -3.268 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[12]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.198     ; 3.565      ;
; -3.255 ; alu_sub:alus|reg16:ALUOut|Out[5]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.385      ; 4.160      ;
; -3.249 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[6]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.543      ;
; -3.219 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[14]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.203     ; 3.511      ;
; -3.218 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.305     ; 3.908      ;
; -3.209 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[4]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.198     ; 3.506      ;
; -3.204 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[15]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.159     ; 3.540      ;
; -3.204 ; alu_sub:alus|reg16:ALUOut|Out[7]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.047      ; 3.771      ;
; -3.198 ; alu_sub:alus|reg16:ALUOut|Out[4]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.395      ; 4.113      ;
; -3.197 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[5]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.491      ;
; -3.167 ; alu_sub:alus|reg16:ALUOut|Out[1]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.052     ; 4.110      ;
; -3.118 ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.385      ; 4.023      ;
; -3.101 ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.383      ; 4.004      ;
; -3.097 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[11]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.159     ; 3.433      ;
; -3.087 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[7]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.201     ; 3.381      ;
; -3.082 ; alu_sub:alus|reg16:ALUOut|Out[8]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.042     ; 4.035      ;
; -3.080 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.132      ; 3.732      ;
; -3.061 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.189     ; 3.867      ;
; -3.054 ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.052     ; 3.997      ;
; -3.049 ; alu_sub:alus|reg16:ALUOut|Out[6]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.388      ; 3.957      ;
; -3.033 ; alu_sub:alus|reg16:ALUOut|Out[1]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.385      ; 3.938      ;
; -3.025 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.827      ;
; -3.025 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.827      ;
; -3.025 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.827      ;
; -3.025 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.827      ;
; -3.017 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.185     ; 3.827      ;
; -3.008 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.309     ; 3.694      ;
; -3.005 ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.052     ; 3.948      ;
; -2.972 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.313     ; 3.654      ;
; -2.972 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.313     ; 3.654      ;
; -2.972 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.313     ; 3.654      ;
; -2.972 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.313     ; 3.654      ;
; -2.970 ; alu_sub:alus|reg16:ALUOut|Out[3]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.061      ; 3.551      ;
; -2.965 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[2]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.191     ; 3.269      ;
; -2.964 ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.388      ; 3.872      ;
; -2.962 ; PC:pcs|reg16:pc_reg|Out[6]                                                                                        ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.043     ; 3.914      ;
; -2.962 ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.049     ; 3.908      ;
; -2.947 ; AccMemory:memsub|control:control_inst|current_state.Jump                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.189     ; 3.753      ;
; -2.934 ; AccMemory:memsub|control:control_inst|current_state.Ms                                                            ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.189     ; 3.740      ;
; -2.921 ; alu_sub:alus|reg16:ALUOut|Out[8]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.395      ; 3.836      ;
; -2.915 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.188     ; 3.722      ;
; -2.911 ; AccMemory:memsub|control:control_inst|current_state.Jump                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.713      ;
; -2.911 ; AccMemory:memsub|control:control_inst|current_state.Jump                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.713      ;
; -2.911 ; AccMemory:memsub|control:control_inst|current_state.Jump                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.713      ;
; -2.911 ; AccMemory:memsub|control:control_inst|current_state.Jump                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.193     ; 3.713      ;
; -2.906 ; alu_sub:alus|reg16:ALUOut|Out[3]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.376     ; 3.525      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Jal'                                                                                                                                                                                               ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.676 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.720      ; 4.745      ;
; -2.347 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.868      ; 4.493      ;
; -2.188 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.719      ; 4.322      ;
; -2.109 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.933      ; 4.391      ;
; -1.997 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.865      ; 4.140      ;
; -1.898 ; AccMemory:memsub|control:control_inst|current_state.Jump   ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; -0.490     ; 1.235      ;
; -1.824 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.865      ; 3.967      ;
; -1.759 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.930      ; 4.038      ;
; -1.707 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.087      ; 2.812      ;
; -1.705 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.871      ; 3.854      ;
; -1.700 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.871      ; 3.849      ;
; -1.635 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.090      ; 2.743      ;
; -1.586 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.930      ; 3.865      ;
; -1.566 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.084      ; 2.668      ;
; -1.539 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.655      ; 3.472      ;
; -1.525 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.085      ; 2.663      ;
; -1.525 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.090      ; 2.633      ;
; -1.474 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.942      ; 3.765      ;
; -1.467 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.936      ; 3.752      ;
; -1.462 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.936      ; 3.747      ;
; -1.452 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.088      ; 2.593      ;
; -1.444 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.084      ; 2.546      ;
; -1.411 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.096      ; 2.525      ;
; -1.411 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.930      ; 3.690      ;
; -1.385 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.084      ; 2.487      ;
; -1.383 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.082      ; 2.518      ;
; -1.342 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.088      ; 2.483      ;
; -1.299 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.929      ; 3.643      ;
; -1.268 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.959      ; 2.280      ;
; -1.262 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.959      ; 2.274      ;
; -1.261 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.082      ; 2.396      ;
; -1.245 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.930      ; 3.524      ;
; -1.228 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.094      ; 2.375      ;
; -1.217 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.082      ; 2.352      ;
; -1.142 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.865      ; 3.285      ;
; -1.090 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.935      ; 3.440      ;
; -1.030 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 3.732      ; 4.730      ;
; -0.911 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.881      ; 2.148      ;
; -0.875 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.084      ; 1.977      ;
; -0.800 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 3.797      ; 4.636      ;
; -0.707 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.082      ; 1.842      ;
; -0.699 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.881      ; 1.936      ;
; -0.677 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.929      ; 3.021      ;
; -0.541 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 1.500      ; 2.058      ;
; -0.518 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 1.181      ; 1.713      ;
; -0.498 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.876      ; 2.604      ;
; -0.495 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.417      ; 2.336      ;
; -0.490 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 3.732      ; 4.690      ;
; -0.434 ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.741      ; 2.405      ;
; -0.428 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.864      ; 2.522      ;
; -0.415 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.867      ; 2.512      ;
; -0.386 ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.654      ; 2.270      ;
; -0.335 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.121      ; 1.781      ;
; -0.312 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 3.796      ; 4.213      ;
; -0.301 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.870      ; 2.401      ;
; -0.243 ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.714      ; 2.248      ;
; -0.195 ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.627      ; 2.113      ;
; -0.195 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 3.797      ; 4.531      ;
; -0.145 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.414      ; 1.983      ;
; -0.079 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.827      ; 2.053      ;
; -0.056 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.500      ; 2.073      ;
; -0.035 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.181      ; 1.730      ;
; 0.000  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.414      ; 1.838      ;
; 0.015  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.118      ; 1.428      ;
; 0.132  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.420      ; 1.712      ;
; 0.142  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.420      ; 1.702      ;
; 0.250  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 3.796      ; 4.151      ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Beq'                                                                                                                                                     ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                           ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; -2.170 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|BneOrBeq[0] ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.500        ; -1.191     ; 0.698      ;
; -1.863 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.931      ; 2.812      ;
; -1.791 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.934      ; 2.743      ;
; -1.722 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.928      ; 2.668      ;
; -1.681 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.929      ; 2.663      ;
; -1.681 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.934      ; 2.633      ;
; -1.608 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.932      ; 2.593      ;
; -1.600 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.928      ; 2.546      ;
; -1.567 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.940      ; 2.525      ;
; -1.541 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.928      ; 2.487      ;
; -1.539 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.926      ; 2.518      ;
; -1.498 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.932      ; 2.483      ;
; -1.424 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.803      ; 2.280      ;
; -1.418 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.803      ; 2.274      ;
; -1.417 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.926      ; 2.396      ;
; -1.384 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.938      ; 2.375      ;
; -1.373 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.926      ; 2.352      ;
; -1.067 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.725      ; 2.148      ;
; -1.031 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.928      ; 1.977      ;
; -0.863 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.926      ; 1.842      ;
; -0.855 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.725      ; 1.936      ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Jal'                                                                                                                                                                                                ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.231 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 3.954      ; 3.923      ;
; -0.177 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.091      ; 1.944      ;
; -0.084 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.624      ; 1.570      ;
; -0.075 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.624      ; 1.579      ;
; -0.063 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.331      ; 1.298      ;
; 0.005  ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.857      ; 1.892      ;
; 0.042  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.618      ; 1.690      ;
; 0.093  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.940      ; 2.063      ;
; 0.140  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 3.956      ; 4.296      ;
; 0.148  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.585      ; 1.913      ;
; 0.158  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.618      ; 1.806      ;
; 0.165  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.092      ; 2.287      ;
; 0.194  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.292      ; 1.666      ;
; 0.230  ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.885      ; 2.145      ;
; 0.248  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.335      ; 1.613      ;
; 0.279  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.090      ; 2.399      ;
; 0.282  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.086      ; 2.398      ;
; 0.318  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.968      ; 2.316      ;
; 0.338  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 3.954      ; 3.992      ;
; 0.342  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.098      ; 2.470      ;
; 0.377  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.328      ; 1.735      ;
; 0.422  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 3.888      ; 4.510      ;
; 0.469  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.622      ; 2.121      ;
; 0.517  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.331      ; 1.878      ;
; 0.601  ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.073      ; 1.704      ;
; 0.623  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.153      ; 2.806      ;
; 0.631  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 1.585      ; 1.916      ;
; 0.658  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 1.292      ; 1.650      ;
; 0.731  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 3.956      ; 4.387      ;
; 0.819  ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.073      ; 1.922      ;
; 0.851  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.328      ; 2.209      ;
; 0.890  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.340      ; 2.260      ;
; 0.911  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.328      ; 2.269      ;
; 0.935  ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.210      ; 2.175      ;
; 0.946  ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.210      ; 2.186      ;
; 0.959  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 3.888      ; 4.547      ;
; 0.991  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.331      ; 2.352      ;
; 0.997  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.334      ; 2.361      ;
; 1.017  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.087      ; 3.134      ;
; 1.019  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.343      ; 2.392      ;
; 1.040  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.331      ; 2.401      ;
; 1.044  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.159      ; 3.233      ;
; 1.050  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.328      ; 2.408      ;
; 1.118  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.334      ; 2.482      ;
; 1.126  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.337      ; 2.493      ;
; 1.129  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.155      ; 3.314      ;
; 1.179  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.331      ; 2.540      ;
; 1.199  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.332      ; 2.561      ;
; 1.247  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.337      ; 2.614      ;
; 1.250  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.153      ; 3.433      ;
; 1.294  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.155      ; 3.479      ;
; 1.310  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.161      ; 3.501      ;
; 1.319  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.161      ; 3.510      ;
; 1.328  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.335      ; 2.693      ;
; 1.355  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.167      ; 3.552      ;
; 1.410  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.886      ; 3.326      ;
; 1.446  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.155      ; 3.631      ;
; 1.552  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.155      ; 3.737      ;
; 1.559  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.093      ; 3.682      ;
; 1.568  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.093      ; 3.691      ;
; 1.695  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.087      ; 3.812      ;
; 1.801  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.087      ; 3.918      ;
; 1.863  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.159      ; 4.052      ;
; 1.890  ; AccMemory:memsub|control:control_inst|current_state.Jump   ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; -0.334     ; 1.086      ;
; 2.049  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.952      ; 4.031      ;
; 2.112  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.091      ; 4.233      ;
; 2.420  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.954      ; 4.404      ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                           ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.339 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[14]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.854      ; 2.547      ;
; 0.346 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[15]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.855      ; 2.555      ;
; 0.355 ; wires_subsystem:wiresub|reg16:Acc|Out[9]                   ; AccMemory:memsub|reg16:IO_inst|Out[9]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.057      ; 0.556      ;
; 0.422 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[1]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.634      ;
; 0.422 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[7]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.634      ;
; 0.422 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[9]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.634      ;
; 0.422 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[0]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.634      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[4]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[2]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[3]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[5]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[6]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[8]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[10]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.441 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[12]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.858      ; 2.653      ;
; 0.449 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.868      ; 2.671      ;
; 0.449 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.868      ; 2.671      ;
; 0.449 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.868      ; 2.671      ;
; 0.449 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.868      ; 2.671      ;
; 0.449 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.868      ; 2.671      ;
; 0.477 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[13]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.850      ; 2.681      ;
; 0.489 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[11]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.852      ; 2.695      ;
; 0.491 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.869      ; 2.714      ;
; 0.491 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.869      ; 2.714      ;
; 0.491 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.869      ; 2.714      ;
; 0.491 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.869      ; 2.714      ;
; 0.491 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.869      ; 2.714      ;
; 0.522 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.868      ; 2.744      ;
; 0.574 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.864      ; 2.792      ;
; 0.574 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.864      ; 2.792      ;
; 0.574 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.864      ; 2.792      ;
; 0.574 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.864      ; 2.792      ;
; 0.605 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.868      ; 2.827      ;
; 0.605 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.868      ; 2.827      ;
; 0.605 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.868      ; 2.827      ;
; 0.605 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.868      ; 2.827      ;
; 0.605 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.868      ; 2.827      ;
; 0.606 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.867      ; 2.827      ;
; 0.625 ; AccMemory:memsub|control:control_inst|current_state.Fetch  ; AccMemory:memsub|reg16:IR_inst|Out[14]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.257      ; 1.026      ;
; 0.645 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.857      ; 2.856      ;
; 0.645 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.857      ; 2.856      ;
; 0.645 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.857      ; 2.856      ;
; 0.645 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[14]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.857      ; 2.856      ;
; 0.647 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.869      ; 2.870      ;
; 0.647 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.869      ; 2.870      ;
; 0.647 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.869      ; 2.870      ;
; 0.647 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.869      ; 2.870      ;
; 0.647 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.869      ; 2.870      ;
; 0.678 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.868      ; 2.900      ;
; 0.691 ; wires_subsystem:wiresub|reg16:Acc|Out[4]                   ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.045      ; 0.880      ;
; 0.725 ; PC:pcs|reg16:pc_reg|Out[5]                                 ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.055      ; 0.924      ;
; 0.730 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                          ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.864      ; 2.948      ;
; 0.730 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.864      ; 2.948      ;
; 0.730 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.864      ; 2.948      ;
; 0.730 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.864      ; 2.948      ;
; 0.737 ; PC:pcs|reg16:pc_reg|Out[12]                                ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.055      ; 0.936      ;
; 0.756 ; wires_subsystem:wiresub|reg16:Acc|Out[1]                   ; AccMemory:memsub|reg16:IO_inst|Out[1]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.048      ; 0.948      ;
; 0.762 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                         ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.867      ; 2.983      ;
; 0.765 ; wires_subsystem:wiresub|reg16:Acc|Out[6]                   ; AccMemory:memsub|reg16:IO_inst|Out[6]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.061      ; 0.970      ;
; 0.805 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[9]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.869      ; 3.028      ;
; 0.807 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[1]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.859      ; 3.020      ;
; 0.807 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[10]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.859      ; 3.020      ;
; 0.807 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[11]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.859      ; 3.020      ;
; 0.807 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[13]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.859      ; 3.020      ;
; 0.807 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.859      ; 3.020      ;
; 0.815 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|current_state.Bne                                                           ; CLK                                                     ; CLK         ; 0.000        ; 0.031      ; 0.990      ;
; 0.830 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[6]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.868      ; 3.052      ;
; 0.848 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[0]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.861      ; 3.063      ;
; 0.848 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[2]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.861      ; 3.063      ;
; 0.848 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[3]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.861      ; 3.063      ;
; 0.848 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[7]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.861      ; 3.063      ;
; 0.848 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[8]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.861      ; 3.063      ;
; 0.850 ; wires_subsystem:wiresub|reg16:Acc|Out[5]                   ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.046      ; 1.040      ;
; 0.864 ; AccMemory:memsub|control:control_inst|PCSrc[0]             ; PC:pcs|reg16:pc_reg|Out[1]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.358      ; 0.896      ;
; 0.865 ; AccMemory:memsub|control:control_inst|PCSrc[0]             ; PC:pcs|reg16:pc_reg|Out[7]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.358      ; 0.897      ;
; 0.872 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[14]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.854      ; 2.580      ;
; 0.879 ; AccMemory:memsub|control:control_inst|PCSrc[0]             ; PC:pcs|reg16:pc_reg|Out[0]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.358      ; 0.911      ;
; 0.883 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[15]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.855      ; 2.592      ;
; 0.894 ; PC:pcs|reg16:pc_reg|Out[4]                                 ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.055      ; 1.093      ;
; 0.911 ; alu_sub:alus|alu16:ALUC|Out[0]                             ; wires_subsystem:wiresub|reg16:Sp|Out[0]                                                                           ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; CLK         ; 0.000        ; -1.032     ; 0.053      ;
; 0.913 ; wires_subsystem:wiresub|reg16:Acc|Out[15]                  ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.048      ; 1.105      ;
; 0.921 ; PC:pcs|reg16:pc_reg|Out[15]                                ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                            ; CLK                                                     ; CLK         ; 0.000        ; 0.064      ; 1.129      ;
; 0.922 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[1]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.634      ;
; 0.922 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[7]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.634      ;
; 0.922 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[9]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.634      ;
; 0.922 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[0]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.634      ;
; 0.929 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.676      ; 1.279      ;
; 0.932 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                            ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.676      ; 1.282      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[4]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[2]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[3]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[5]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[6]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[8]                                                                                        ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[10]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.945 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[12]                                                                                       ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; -0.500       ; 1.858      ; 2.657      ;
; 0.946 ; alu_sub:alus|alu16:ALUC|Out[15]                            ; wires_subsystem:wiresub|reg16:Sp|Out[15]                                                                          ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; CLK         ; 0.000        ; -1.067     ; 0.053      ;
; 0.947 ; alu_sub:alus|alu16:ALUC|Out[14]                            ; wires_subsystem:wiresub|reg16:Sp|Out[14]                                                                          ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; CLK         ; 0.000        ; -1.068     ; 0.053      ;
; 0.954 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; -0.500       ; 0.676      ; 1.304      ;
; 0.959 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 2.310      ; 3.648      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|ALUOp[0]'                                                                                                                                                                  ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                         ; Launch Clock                                            ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.384 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.481      ; 3.865      ;
; 0.429 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.377      ; 3.806      ;
; 0.477 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.360      ; 3.837      ;
; 0.496 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.364      ; 3.860      ;
; 0.525 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.378      ; 3.903      ;
; 0.557 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.380      ; 3.937      ;
; 0.559 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.380      ; 3.939      ;
; 0.564 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.358      ; 3.922      ;
; 0.566 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.370      ; 3.936      ;
; 0.577 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.375      ; 3.952      ;
; 0.582 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.376      ; 3.958      ;
; 0.585 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.364      ; 3.949      ;
; 0.594 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.376      ; 3.970      ;
; 0.595 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.364      ; 3.959      ;
; 0.601 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.365      ; 3.966      ;
; 0.635 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 3.368      ; 4.003      ;
; 0.883 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.481      ; 3.884      ;
; 0.925 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.360      ; 3.805      ;
; 0.928 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.377      ; 3.825      ;
; 0.949 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.364      ; 3.833      ;
; 1.012 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.380      ; 3.912      ;
; 1.017 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.358      ; 3.895      ;
; 1.019 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.370      ; 3.909      ;
; 1.024 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.378      ; 3.922      ;
; 1.030 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.375      ; 3.925      ;
; 1.038 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.364      ; 3.922      ;
; 1.056 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.380      ; 3.956      ;
; 1.081 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.376      ; 3.977      ;
; 1.088 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.368      ; 3.976      ;
; 1.093 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.376      ; 3.989      ;
; 1.094 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.364      ; 3.978      ;
; 1.100 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 3.365      ; 3.985      ;
; 1.135 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.383      ; 1.538      ;
; 1.286 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.390      ; 1.696      ;
; 1.296 ; AccMemory:memsub|reg16:IR_inst|Out[10]         ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.557      ; 2.883      ;
; 1.316 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.391      ; 1.727      ;
; 1.345 ; wires_subsystem:wiresub|reg16:Sp|Out[7]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.568      ; 2.943      ;
; 1.345 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.391      ; 1.756      ;
; 1.354 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.373      ; 1.747      ;
; 1.412 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.576      ; 3.018      ;
; 1.428 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.280      ; 2.738      ;
; 1.431 ; PC:pcs|reg16:pc_reg|Out[15]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.571      ; 3.032      ;
; 1.470 ; wires_subsystem:wiresub|reg16:Sp|Out[15]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.276      ; 2.776      ;
; 1.511 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.280      ; 2.821      ;
; 1.518 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.298      ; 2.846      ;
; 1.519 ; wires_subsystem:wiresub|reg16:Acc|Out[15]      ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.559      ; 3.108      ;
; 1.564 ; PC:pcs|reg16:pc_reg|Out[7]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.568      ; 3.162      ;
; 1.601 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.385      ; 2.006      ;
; 1.634 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.268      ; 2.932      ;
; 1.667 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.284      ; 2.981      ;
; 1.671 ; PC:pcs|reg16:pc_reg|Out[15]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.575      ; 3.276      ;
; 1.692 ; AccMemory:memsub|reg16:MDR_inst|Out[12]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.258      ; 2.980      ;
; 1.710 ; wires_subsystem:wiresub|reg16:Sp|Out[15]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.280      ; 3.020      ;
; 1.718 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.576      ; 3.324      ;
; 1.722 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.079      ; 1.821      ;
; 1.723 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.496      ; 2.239      ;
; 1.725 ; wires_subsystem:wiresub|reg16:Acc|Out[10]      ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.563      ; 3.318      ;
; 1.731 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.576      ; 3.337      ;
; 1.747 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.280      ; 3.057      ;
; 1.759 ; wires_subsystem:wiresub|reg16:Acc|Out[15]      ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.563      ; 3.352      ;
; 1.762 ; wires_subsystem:wiresub|reg16:Sp|Out[7]        ; alu_sub:alus|alu16:ALUC|Out[7]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.689      ; 3.481      ;
; 1.763 ; wires_subsystem:wiresub|reg16:Sp|Out[11]       ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.294      ; 3.087      ;
; 1.769 ; AccMemory:memsub|reg16:IR_inst|Out[9]          ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.557      ; 3.356      ;
; 1.773 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.594      ; 3.397      ;
; 1.788 ; AccMemory:memsub|reg16:MDR_inst|Out[11]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.261      ; 3.079      ;
; 1.791 ; wires_subsystem:wiresub|reg16:Sp|Out[12]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.269      ; 3.090      ;
; 1.793 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.572      ; 3.395      ;
; 1.795 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.284      ; 3.109      ;
; 1.798 ; AccMemory:memsub|reg16:MDR_inst|Out[15]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.261      ; 3.089      ;
; 1.798 ; AccMemory:memsub|reg16:IR_inst|Out[8]          ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.557      ; 3.385      ;
; 1.800 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.379      ; 2.199      ;
; 1.804 ; AccMemory:memsub|reg16:MDR_inst|Out[13]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.261      ; 3.095      ;
; 1.809 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.276      ; 3.115      ;
; 1.819 ; AccMemory:memsub|memory:memory_inst|IsIO[0]    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.555      ; 3.404      ;
; 1.854 ; PC:pcs|reg16:pc_reg|Out[10]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.568      ; 3.452      ;
; 1.861 ; wires_subsystem:wiresub|reg16:Acc|Out[7]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.559      ; 3.450      ;
; 1.869 ; wires_subsystem:wiresub|reg16:Sp|Out[11]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.277      ; 3.176      ;
; 1.873 ; wires_subsystem:wiresub|reg16:Acc|Out[14]      ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.567      ; 3.470      ;
; 1.876 ; wires_subsystem:wiresub|reg16:Sp|Out[0]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.247      ; 3.153      ;
; 1.877 ; PC:pcs|reg16:pc_reg|Out[9]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.568      ; 3.475      ;
; 1.897 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.089      ; 2.006      ;
; 1.903 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.580      ; 3.513      ;
; 1.906 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.392      ; 2.318      ;
; 1.924 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.077      ; 2.021      ;
; 1.927 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[8]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.272      ; 3.229      ;
; 1.934 ; PC:pcs|reg16:pc_reg|Out[11]                    ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.590      ; 3.554      ;
; 1.943 ; wires_subsystem:wiresub|reg16:Sp|Out[4]        ; alu_sub:alus|alu16:ALUC|Out[4]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.276      ; 3.249      ;
; 1.948 ; PC:pcs|reg16:pc_reg|Out[0]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.568      ; 3.546      ;
; 1.950 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.379      ; 2.349      ;
; 1.953 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.087      ; 2.060      ;
; 1.958 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.380      ; 2.358      ;
; 1.963 ; wires_subsystem:wiresub|reg16:Sp|Out[9]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.243      ; 3.236      ;
; 1.969 ; PC:pcs|reg16:pc_reg|Out[11]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.573      ; 3.572      ;
; 1.971 ; wires_subsystem:wiresub|reg16:Sp|Out[6]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.239      ; 3.240      ;
; 1.978 ; AccMemory:memsub|reg16:IR_inst|Out[10]         ; alu_sub:alus|alu16:ALUC|Out[8]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.561      ; 3.569      ;
; 1.996 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.285      ; 3.311      ;
; 2.001 ; wires_subsystem:wiresub|reg16:Acc|Out[6]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.563      ; 3.594      ;
; 2.002 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.580      ; 3.612      ;
; 2.006 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.379      ; 2.405      ;
; 2.010 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.393      ; 2.423      ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Beq'                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                           ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 0.540 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.165      ; 1.735      ;
; 0.680 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.168      ; 1.878      ;
; 0.764 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.910      ; 1.704      ;
; 0.982 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.910      ; 1.922      ;
; 1.014 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.165      ; 2.209      ;
; 1.053 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.177      ; 2.260      ;
; 1.074 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.165      ; 2.269      ;
; 1.098 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.047      ; 2.175      ;
; 1.109 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.047      ; 2.186      ;
; 1.154 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.168      ; 2.352      ;
; 1.160 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.171      ; 2.361      ;
; 1.182 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.180      ; 2.392      ;
; 1.203 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.168      ; 2.401      ;
; 1.213 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.165      ; 2.408      ;
; 1.281 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.171      ; 2.482      ;
; 1.289 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.174      ; 2.493      ;
; 1.342 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.168      ; 2.540      ;
; 1.362 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.169      ; 2.561      ;
; 1.410 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.174      ; 2.614      ;
; 1.491 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 1.172      ; 2.693      ;
; 2.189 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|BneOrBeq[0] ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; -0.500       ; -1.078     ; 0.641      ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; -3.515 ; -54.608       ;
; CLK                                                     ; -2.389 ; -174.977      ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; -1.371 ; -6.011        ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; -1.226 ; -2.720        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.116 ; -0.160        ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 0.046  ; 0.000         ;
; CLK                                                     ; 0.160  ; 0.000         ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.197  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLK                                                     ; -3.000 ; -142.561      ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.229  ; 0.000         ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 0.424  ; 0.000         ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.444  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|ALUOp[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                         ; Launch Clock                                            ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -3.515 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.426     ; 3.552      ;
; -3.514 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.434     ; 3.639      ;
; -3.499 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.434     ; 3.545      ;
; -3.490 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.426     ; 3.623      ;
; -3.484 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.372     ; 3.598      ;
; -3.484 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.440     ; 3.584      ;
; -3.480 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.433     ; 3.594      ;
; -3.469 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.434     ; 3.689      ;
; -3.462 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.289     ; 3.732      ;
; -3.447 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.289     ; 3.638      ;
; -3.443 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.427     ; 3.570      ;
; -3.440 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.424     ; 3.575      ;
; -3.438 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.281     ; 3.716      ;
; -3.435 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.434     ; 3.643      ;
; -3.433 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.428     ; 3.545      ;
; -3.412 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.281     ; 3.594      ;
; -3.381 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.227     ; 3.640      ;
; -3.381 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.295     ; 3.626      ;
; -3.376 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.288     ; 3.647      ;
; -3.366 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.289     ; 3.731      ;
; -3.361 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.288     ; 3.553      ;
; -3.352 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.280     ; 3.631      ;
; -3.341 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.424     ; 3.565      ;
; -3.337 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.279     ; 3.617      ;
; -3.332 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.431     ; 3.554      ;
; -3.332 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.289     ; 3.685      ;
; -3.281 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.280     ; 3.464      ;
; -3.269 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.281     ; 3.542      ;
; -3.257 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.287     ; 3.517      ;
; -3.250 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.226     ; 3.510      ;
; -3.250 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.294     ; 3.496      ;
; -3.235 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.288     ; 3.601      ;
; -3.215 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.282     ; 3.487      ;
; -3.210 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.282     ; 3.468      ;
; -3.209 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.283     ; 3.466      ;
; -3.206 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.278     ; 3.487      ;
; -3.203 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.288     ; 3.462      ;
; -3.201 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.288     ; 3.555      ;
; -3.191 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.428     ; 3.404      ;
; -3.167 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.278     ; 3.537      ;
; -3.113 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.279     ; 3.482      ;
; -3.058 ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.438     ; 3.084      ;
; -3.040 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.293     ; 3.211      ;
; -3.009 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.269     ; 3.287      ;
; -2.989 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.286     ; 3.356      ;
; -2.979 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.323     ; 3.210      ;
; -2.967 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.329     ; 3.185      ;
; -2.965 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.270     ; 3.175      ;
; -2.962 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.264     ; 3.238      ;
; -2.962 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.285     ; 3.330      ;
; -2.961 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.263     ; 3.252      ;
; -2.950 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.276     ; 3.214      ;
; -2.939 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.322     ; 3.080      ;
; -2.938 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.330     ; 3.167      ;
; -2.923 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.330     ; 3.073      ;
; -2.921 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.262     ; 3.122      ;
; -2.920 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.270     ; 3.209      ;
; -2.920 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.324     ; 3.136      ;
; -2.914 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.322     ; 3.151      ;
; -2.908 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.268     ; 3.126      ;
; -2.908 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.336     ; 3.112      ;
; -2.906 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.260     ; 3.205      ;
; -2.901 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.270     ; 3.273      ;
; -2.896 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.262     ; 3.193      ;
; -2.893 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.330     ; 3.217      ;
; -2.890 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.208     ; 3.168      ;
; -2.877 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.320     ; 3.205      ;
; -2.875 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.270     ; 3.259      ;
; -2.870 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.055      ; 3.484      ;
; -2.869 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.292     ; 3.041      ;
; -2.864 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.320     ; 3.103      ;
; -2.859 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.330     ; 3.171      ;
; -2.848 ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.283     ; 3.206      ;
; -2.821 ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.282     ; 3.180      ;
; -2.795 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.053      ; 3.311      ;
; -2.785 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.264     ; 3.162      ;
; -2.784 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.045      ; 3.309      ;
; -2.781 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.107      ; 3.374      ;
; -2.775 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.327     ; 3.101      ;
; -2.763 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.324     ; 3.080      ;
; -2.757 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.260     ; 3.145      ;
; -2.699 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.267     ; 3.085      ;
; -2.690 ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.274     ; 2.880      ;
; -2.676 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.053      ; 3.288      ;
; -2.666 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.041      ; 3.171      ;
; -2.644 ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; -0.334     ; 2.774      ;
; -2.588 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.045      ; 3.192      ;
; -2.572 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.052      ; 3.178      ;
; -2.460 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.039      ; 3.039      ;
; -2.449 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.051      ; 3.040      ;
; -2.407 ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.051      ; 3.099      ;
; -2.370 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.284      ; 3.213      ;
; -2.313 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.951      ; 3.717      ;
; -2.312 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.943      ; 3.804      ;
; -2.297 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.943      ; 3.710      ;
; -2.295 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.282      ; 3.040      ;
; -2.288 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.951      ; 3.788      ;
; -2.284 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.274      ; 3.038      ;
; -2.282 ; AccMemory:memsub|memory:memory_inst|IsIO[0]      ; alu_sub:alus|alu16:ALUC|Out[12] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.937      ; 3.749      ;
; -2.281 ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 1.000        ; 0.336      ; 3.103      ;
+--------+--------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.389 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.619     ; 2.257      ;
; -2.368 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.239      ;
; -2.339 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.210      ;
; -2.295 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.619     ; 2.163      ;
; -2.274 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.619     ; 2.142      ;
; -2.254 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.125      ;
; -2.239 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 0.500        ; -0.617     ; 2.109      ;
; -2.211 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.082      ;
; -2.196 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.067      ;
; -2.193 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.615     ; 2.065      ;
; -2.187 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[2]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.612     ; 2.062      ;
; -2.186 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[13]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.615     ; 2.058      ;
; -2.185 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.619     ; 2.053      ;
; -2.184 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.615     ; 2.056      ;
; -2.183 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[1]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.612     ; 2.058      ;
; -2.182 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.053      ;
; -2.178 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.618     ; 2.047      ;
; -2.170 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.041      ;
; -2.170 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.615     ; 2.042      ;
; -2.167 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.038      ;
; -2.163 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[3]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.612     ; 2.038      ;
; -2.161 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[11]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.209      ;
; -2.159 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[0]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.612     ; 2.034      ;
; -2.158 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.029      ;
; -2.154 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[3]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.612     ; 2.029      ;
; -2.153 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.024      ;
; -2.151 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.617     ; 2.021      ;
; -2.150 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                                ; CLK          ; CLK         ; 0.500        ; -0.616     ; 2.021      ;
; -2.099 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.617     ; 1.969      ;
; -2.097 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.617     ; 1.967      ;
; -2.069 ; AccMemory:memsub|control:control_inst|current_state.Lw                                                            ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.132     ; 2.924      ;
; -2.016 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[8]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.064      ;
; -2.015 ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.969      ;
; -2.009 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[13]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.057      ;
; -2.007 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[15]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.055      ;
; -2.004 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[10]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.052      ;
; -1.994 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[14]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.042      ;
; -1.993 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[9]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.041      ;
; -1.974 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[12]                                                                                 ; CLK          ; CLK         ; 0.500        ; -0.437     ; 2.024      ;
; -1.963 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[6]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.439     ; 2.011      ;
; -1.955 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[15]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.420     ; 2.022      ;
; -1.947 ; AccMemory:memsub|control:control_inst|current_state.Lw                                                            ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.439      ; 2.895      ;
; -1.941 ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.897      ;
; -1.933 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[4]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.437     ; 1.983      ;
; -1.931 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[14]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.441     ; 1.977      ;
; -1.921 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[5]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.439     ; 1.969      ;
; -1.885 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[11]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.420     ; 1.952      ;
; -1.879 ; alu_sub:alus|reg16:ALUOut|Out[2]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.026     ; 2.840      ;
; -1.862 ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                            ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.816      ;
; -1.854 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:MDR_inst|Out[7]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.439     ; 1.902      ;
; -1.853 ; AccMemory:memsub|reg16:IR_inst|Out[7]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.540      ; 2.902      ;
; -1.841 ; alu_sub:alus|reg16:ALUOut|Out[9]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.026     ; 2.802      ;
; -1.836 ; alu_sub:alus|reg16:ALUOut|Out[2]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.545      ; 2.890      ;
; -1.822 ; alu_sub:alus|reg16:ALUOut|Out[7]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.231     ; 2.578      ;
; -1.813 ; alu_sub:alus|reg16:ALUOut|Out[5]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.769      ;
; -1.804 ; AccMemory:memsub|reg16:IR_inst|Out[8]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.538      ; 2.851      ;
; -1.799 ; alu_sub:alus|reg16:ALUOut|Out[6]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.756      ;
; -1.795 ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.749      ;
; -1.781 ; AccMemory:memsub|reg16:IR_inst|Out[10]                                                                            ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.538      ; 2.828      ;
; -1.777 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.212     ; 2.552      ;
; -1.776 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[2]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.430     ; 1.833      ;
; -1.771 ; alu_sub:alus|reg16:ALUOut|Out[9]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.545      ; 2.825      ;
; -1.753 ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.540      ; 2.802      ;
; -1.735 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[0]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.430     ; 1.792      ;
; -1.730 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[1]                                                                                   ; CLK          ; CLK         ; 0.500        ; -0.420     ; 1.797      ;
; -1.725 ; alu_sub:alus|reg16:ALUOut|Out[5]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.540      ; 2.774      ;
; -1.713 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg       ; CLK          ; CLK         ; 0.500        ; 0.439      ; 2.661      ;
; -1.694 ; alu_sub:alus|reg16:ALUOut|Out[4]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.548      ; 2.751      ;
; -1.674 ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.540      ; 2.723      ;
; -1.672 ; alu_sub:alus|reg16:ALUOut|Out[8]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.636      ;
; -1.663 ; AccMemory:memsub|reg16:IR_inst|Out[5]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.619      ;
; -1.660 ; alu_sub:alus|reg16:ALUOut|Out[1]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.616      ;
; -1.658 ; alu_sub:alus|reg16:ALUOut|Out[7]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.340      ; 2.507      ;
; -1.652 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.359      ; 2.520      ;
; -1.640 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.132     ; 2.495      ;
; -1.631 ; AccMemory:memsub|reg16:IR_inst|Out[9]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.538      ; 2.678      ;
; -1.601 ; PC:pcs|reg16:pc_reg|Out[6]                                                                                        ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.564      ;
; -1.595 ; alu_sub:alus|reg16:ALUOut|Out[1]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.540      ; 2.644      ;
; -1.588 ; alu_sub:alus|reg16:ALUOut|Out[6]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.541      ; 2.638      ;
; -1.587 ; AccMemory:memsub|reg16:IR_inst|Out[6]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.031     ; 2.543      ;
; -1.579 ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                             ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.536      ;
; -1.550 ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg ; AccMemory:memsub|reg16:IR_inst|Out[12]                                                                                  ; CLK          ; CLK         ; 0.500        ; -0.430     ; 1.607      ;
; -1.536 ; AccMemory:memsub|reg16:IR_inst|Out[4]                                                                             ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.541      ; 2.586      ;
; -1.535 ; alu_sub:alus|reg16:ALUOut|Out[8]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.548      ; 2.592      ;
; -1.529 ; alu_sub:alus|reg16:ALUOut|Out[3]                                                                                  ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.349      ; 2.387      ;
; -1.528 ; alu_sub:alus|reg16:ALUOut|Out[4]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.023     ; 2.492      ;
; -1.523 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.137     ; 2.373      ;
; -1.518 ; alu_sub:alus|reg16:ALUOut|Out[3]                                                                                  ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; CLK          ; CLK         ; 1.000        ; -0.222     ; 2.283      ;
; -1.515 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.439      ; 2.463      ;
; -1.505 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.217     ; 2.275      ;
; -1.505 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.139     ; 2.353      ;
; -1.505 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.139     ; 2.353      ;
; -1.505 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.139     ; 2.353      ;
; -1.505 ; AccMemory:memsub|control:control_inst|current_state.Save                                                          ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.139     ; 2.353      ;
; -1.491 ; AccMemory:memsub|control:control_inst|current_state.Fetch                                                         ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.137     ; 2.341      ;
; -1.487 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.219     ; 2.255      ;
; -1.487 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.219     ; 2.255      ;
; -1.487 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.219     ; 2.255      ;
; -1.487 ; AccMemory:memsub|control:control_inst|current_state.Decode                                                        ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; CLK          ; CLK         ; 1.000        ; -0.219     ; 2.255      ;
; -1.466 ; AccMemory:memsub|control:control_inst|current_state.Fetch                                                         ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; CLK          ; CLK         ; 1.000        ; -0.139     ; 2.314      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Jal'                                                                                                                                                                                               ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.371 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.032      ; 2.997      ;
; -1.205 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.031      ; 2.874      ;
; -1.171 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.144      ; 2.853      ;
; -0.975 ; AccMemory:memsub|control:control_inst|current_state.Jump   ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; -0.326     ; 0.734      ;
; -0.964 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.182      ; 2.740      ;
; -0.941 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.143      ; 2.622      ;
; -0.906 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.143      ; 2.587      ;
; -0.817 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.150      ; 2.505      ;
; -0.813 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.150      ; 2.501      ;
; -0.785 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.994      ; 2.317      ;
; -0.757 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 2.324      ; 3.234      ;
; -0.734 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.181      ; 2.509      ;
; -0.699 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.181      ; 2.474      ;
; -0.653 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.763      ; 1.789      ;
; -0.642 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.190      ; 2.426      ;
; -0.610 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.188      ; 2.392      ;
; -0.607 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.181      ; 2.382      ;
; -0.606 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.188      ; 2.388      ;
; -0.592 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.769      ; 1.734      ;
; -0.579 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.181      ; 2.354      ;
; -0.554 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.762      ; 1.689      ;
; -0.522 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.769      ; 1.664      ;
; -0.519 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.143      ; 2.200      ;
; -0.511 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.180      ; 2.329      ;
; -0.495 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.762      ; 1.630      ;
; -0.479 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.762      ; 1.614      ;
; -0.457 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.761      ; 1.619      ;
; -0.449 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.771      ; 1.593      ;
; -0.414 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.667      ; 1.482      ;
; -0.413 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.667      ; 1.481      ;
; -0.405 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.767      ; 1.573      ;
; -0.381 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.187      ; 2.206      ;
; -0.366 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.760      ; 1.527      ;
; -0.355 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 2.362      ; 2.926      ;
; -0.337 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.767      ; 1.505      ;
; -0.295 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.769      ; 1.465      ;
; -0.279 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.760      ; 1.440      ;
; -0.275 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.760      ; 1.436      ;
; -0.175 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.762      ; 1.310      ;
; -0.124 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.180      ; 1.942      ;
; -0.099 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 0.948      ; 1.247      ;
; -0.090 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.612      ; 1.301      ;
; -0.079 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 0.745      ; 1.017      ;
; -0.010 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.144      ; 1.664      ;
; 0.013  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.152      ; 1.649      ;
; 0.014  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.050      ; 1.546      ;
; 0.039  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.500        ; 2.361      ; 2.575      ;
; 0.041  ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.612      ; 1.170      ;
; 0.044  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.823      ; 1.424      ;
; 0.045  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.760      ; 1.116      ;
; 0.048  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.143      ; 1.605      ;
; 0.063  ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.994      ; 1.441      ;
; 0.101  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.150      ; 1.559      ;
; 0.111  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.592      ; 1.067      ;
; 0.112  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.324      ; 2.865      ;
; 0.143  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.362      ; 2.928      ;
; 0.190  ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.091      ; 1.358      ;
; 0.198  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 1.032      ; 1.381      ;
; 0.202  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.822      ; 1.265      ;
; 0.225  ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.976      ; 1.298      ;
; 0.289  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.591      ; 0.888      ;
; 0.297  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.745      ; 1.141      ;
; 0.309  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 2.361      ; 2.805      ;
; 0.337  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.948      ; 1.311      ;
; 0.342  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.822      ; 1.125      ;
; 0.431  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.829      ; 1.043      ;
; 0.435  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 1.000        ; 0.829      ; 1.039      ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AccMemory:memsub|control:control_inst|current_state.Beq'                                                                                                                                                     ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                           ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; -1.226 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|BneOrBeq[0] ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.500        ; -0.803     ; 0.429      ;
; -0.751 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.665      ; 1.789      ;
; -0.690 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.671      ; 1.734      ;
; -0.652 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.664      ; 1.689      ;
; -0.620 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.671      ; 1.664      ;
; -0.593 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.664      ; 1.630      ;
; -0.577 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.664      ; 1.614      ;
; -0.555 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.663      ; 1.619      ;
; -0.547 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.673      ; 1.593      ;
; -0.512 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.569      ; 1.482      ;
; -0.511 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.569      ; 1.481      ;
; -0.503 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.669      ; 1.573      ;
; -0.464 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.662      ; 1.527      ;
; -0.435 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.669      ; 1.505      ;
; -0.393 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.671      ; 1.465      ;
; -0.377 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.662      ; 1.440      ;
; -0.373 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.662      ; 1.436      ;
; -0.273 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.664      ; 1.310      ;
; -0.188 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.514      ; 1.301      ;
; -0.057 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.514      ; 1.170      ;
; -0.053 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 1.000        ; 0.662      ; 1.116      ;
+--------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Jal'                                                                                                                                                                                                ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                          ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.116 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|ALUSrcB[2] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.262      ; 1.176      ;
; -0.044 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.955      ; 0.941      ;
; -0.036 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.955      ; 0.949      ;
; 0.019  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.719      ; 0.768      ;
; 0.020  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.288      ; 1.338      ;
; 0.030  ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.121      ; 1.181      ;
; 0.037  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.948      ; 1.015      ;
; 0.066  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.458      ; 2.649      ;
; 0.095  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.918      ; 1.043      ;
; 0.095  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.948      ; 1.073      ;
; 0.098  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.283      ; 1.411      ;
; 0.101  ; AccMemory:memsub|control:control_inst|current_state.SwOrLw ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.139      ; 1.270      ;
; 0.101  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcA[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.174      ; 1.305      ;
; 0.104  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.999      ; 1.208      ;
; 0.115  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.281      ; 1.426      ;
; 0.141  ; AccMemory:memsub|control:control_inst|current_state.Ms     ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.192      ; 1.363      ;
; 0.149  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcB[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.290      ; 1.469      ;
; 0.179  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.816      ; 1.100      ;
; 0.192  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.920      ; 1.142      ;
; 0.197  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.460      ; 2.782      ;
; 0.211  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 2.419      ; 2.755      ;
; 0.232  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[2]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.721      ; 0.983      ;
; 0.287  ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.738      ; 1.055      ;
; 0.325  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUOp[1]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.950      ; 1.305      ;
; 0.354  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 2.458      ; 2.437      ;
; 0.378  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.918      ; 1.326      ;
; 0.388  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.927      ; 1.345      ;
; 0.407  ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.738      ; 1.175      ;
; 0.419  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.918      ; 1.367      ;
; 0.423  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.321      ; 1.774      ;
; 0.434  ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.829      ; 1.293      ;
; 0.437  ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.829      ; 1.296      ;
; 0.460  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.925      ; 1.415      ;
; 0.475  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.920      ; 1.425      ;
; 0.491  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.918      ; 1.439      ;
; 0.527  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.925      ; 1.482      ;
; 0.531  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 0.999      ; 1.155      ;
; 0.536  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.920      ; 1.486      ;
; 0.540  ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|control:control_inst|MemData[0] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 0.816      ; 0.981      ;
; 0.551  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.929      ; 1.510      ;
; 0.567  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.282      ; 1.879      ;
; 0.584  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.920      ; 1.534      ;
; 0.591  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.927      ; 1.548      ;
; 0.617  ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.323      ; 1.970      ;
; 0.620  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.920      ; 1.570      ;
; 0.656  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.927      ; 1.613      ;
; 0.685  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.328      ; 2.043      ;
; 0.686  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 2.460      ; 2.771      ;
; 0.705  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 0.922      ; 1.657      ;
; 0.750  ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.323      ; 2.103      ;
; 0.760  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.330      ; 2.120      ;
; 0.768  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.330      ; 2.128      ;
; 0.784  ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.332      ; 2.146      ;
; 0.819  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.140      ; 1.989      ;
; 0.821  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.321      ; 2.172      ;
; 0.841  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.323      ; 2.194      ;
; 0.944  ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.289      ; 2.263      ;
; 0.952  ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.289      ; 2.271      ;
; 0.985  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.323      ; 2.338      ;
; 1.025  ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.282      ; 2.337      ;
; 1.065  ; AccMemory:memsub|control:control_inst|current_state.Beq    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; 2.419      ; 3.109      ;
; 1.150  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.325      ; 2.505      ;
; 1.169  ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.282      ; 2.481      ;
; 1.287  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUOp[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.179      ; 2.496      ;
; 1.334  ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ALUSrcB[1] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.284      ; 2.648      ;
; 1.371  ; AccMemory:memsub|control:control_inst|current_state.Jump   ; AccMemory:memsub|control:control_inst|PCSrc[0]   ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; -0.500       ; -0.227     ; 0.674      ;
; 1.619  ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|ALUSrcA[0] ; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0.000        ; 1.181      ; 2.830      ;
+--------+------------------------------------------------------------+--------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|ALUOp[0]'                                                                                                                                                                  ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                         ; Launch Clock                                            ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.046 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.283      ; 2.329      ;
; 0.057 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.226      ; 2.283      ;
; 0.108 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.214      ; 2.322      ;
; 0.120 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.229      ; 2.349      ;
; 0.127 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.218      ; 2.345      ;
; 0.128 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.225      ; 2.353      ;
; 0.129 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.227      ; 2.356      ;
; 0.141 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.229      ; 2.370      ;
; 0.142 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.221      ; 2.363      ;
; 0.144 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.225      ; 2.369      ;
; 0.147 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.224      ; 2.371      ;
; 0.155 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.218      ; 2.373      ;
; 0.163 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.218      ; 2.381      ;
; 0.171 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.212      ; 2.383      ;
; 0.180 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.218      ; 2.398      ;
; 0.190 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 2.220      ; 2.410      ;
; 0.496 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.448      ; 0.964      ;
; 0.574 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.452      ; 1.046      ;
; 0.592 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.453      ; 1.065      ;
; 0.605 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.440      ; 1.065      ;
; 0.606 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.453      ; 1.079      ;
; 0.627 ; AccMemory:memsub|reg16:IR_inst|Out[10]         ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.075      ; 1.732      ;
; 0.643 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.283      ; 2.446      ;
; 0.644 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.090      ; 1.764      ;
; 0.658 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.214      ; 2.392      ;
; 0.659 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.913      ; 1.602      ;
; 0.675 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.226      ; 2.421      ;
; 0.681 ; wires_subsystem:wiresub|reg16:Sp|Out[7]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.084      ; 1.795      ;
; 0.685 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.218      ; 2.423      ;
; 0.695 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[6]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.224      ; 2.439      ;
; 0.699 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.229      ; 2.448      ;
; 0.700 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.221      ; 2.441      ;
; 0.717 ; PC:pcs|reg16:pc_reg|Out[15]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.085      ; 1.832      ;
; 0.729 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.212      ; 2.461      ;
; 0.738 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[3]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.229      ; 2.487      ;
; 0.738 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.218      ; 2.476      ;
; 0.740 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.926      ; 1.696      ;
; 0.746 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[1]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.225      ; 2.491      ;
; 0.747 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.227      ; 2.494      ;
; 0.748 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.220      ; 2.488      ;
; 0.752 ; wires_subsystem:wiresub|reg16:Sp|Out[15]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.909      ; 1.691      ;
; 0.753 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.218      ; 2.491      ;
; 0.762 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.449      ; 1.231      ;
; 0.762 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[5]  ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.225      ; 2.507      ;
; 0.773 ; AccMemory:memsub|control:control_inst|ALUOp[0] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0] ; -0.500       ; 2.218      ; 2.511      ;
; 0.777 ; PC:pcs|reg16:pc_reg|Out[15]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.089      ; 1.896      ;
; 0.781 ; wires_subsystem:wiresub|reg16:Acc|Out[15]      ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.077      ; 1.888      ;
; 0.793 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.913      ; 1.736      ;
; 0.812 ; wires_subsystem:wiresub|reg16:Sp|Out[15]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.913      ; 1.755      ;
; 0.817 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.090      ; 1.937      ;
; 0.831 ; AccMemory:memsub|reg16:MDR_inst|Out[12]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.897      ; 1.758      ;
; 0.832 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.913      ; 1.775      ;
; 0.834 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.917      ; 1.781      ;
; 0.841 ; wires_subsystem:wiresub|reg16:Acc|Out[15]      ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.081      ; 1.952      ;
; 0.845 ; PC:pcs|reg16:pc_reg|Out[7]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.083      ; 1.958      ;
; 0.862 ; wires_subsystem:wiresub|reg16:Sp|Out[13]       ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.917      ; 1.809      ;
; 0.863 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[13] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.102      ; 1.995      ;
; 0.866 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[0]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.211      ; 1.097      ;
; 0.887 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.906      ; 1.823      ;
; 0.887 ; AccMemory:memsub|reg16:MDR_inst|Out[15]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.899      ; 1.816      ;
; 0.887 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[15] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.446      ; 1.353      ;
; 0.895 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[7]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.511      ; 1.426      ;
; 0.896 ; wires_subsystem:wiresub|reg16:Sp|Out[11]       ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.923      ; 1.849      ;
; 0.900 ; AccMemory:memsub|memory:memory_inst|IsIO[0]    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.072      ; 2.002      ;
; 0.901 ; AccMemory:memsub|reg16:MDR_inst|Out[11]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.899      ; 1.830      ;
; 0.904 ; AccMemory:memsub|reg16:MDR_inst|Out[13]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.899      ; 1.833      ;
; 0.905 ; AccMemory:memsub|reg16:IR_inst|Out[9]          ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.075      ; 2.010      ;
; 0.907 ; wires_subsystem:wiresub|reg16:Acc|Out[10]      ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.079      ; 2.016      ;
; 0.916 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.089      ; 2.035      ;
; 0.922 ; wires_subsystem:wiresub|reg16:Acc|Out[14]      ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.083      ; 2.035      ;
; 0.942 ; AccMemory:memsub|reg16:IR_inst|Out[8]          ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.075      ; 2.047      ;
; 0.944 ; wires_subsystem:wiresub|reg16:Sp|Out[7]        ; alu_sub:alus|alu16:ALUC|Out[7]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.153      ; 2.127      ;
; 0.947 ; PC:pcs|reg16:pc_reg|Out[14]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.086      ; 2.063      ;
; 0.947 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[11] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.454      ; 1.421      ;
; 0.949 ; PC:pcs|reg16:pc_reg|Out[11]                    ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.099      ; 2.078      ;
; 0.955 ; wires_subsystem:wiresub|reg16:Sp|Out[0]        ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.895      ; 1.880      ;
; 0.957 ; wires_subsystem:wiresub|reg16:Sp|Out[12]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.907      ; 1.894      ;
; 0.957 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[14] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.093      ; 2.080      ;
; 0.957 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[2]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.218      ; 1.195      ;
; 0.962 ; wires_subsystem:wiresub|reg16:Sp|Out[14]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.909      ; 1.901      ;
; 0.975 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[12] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.209      ; 1.204      ;
; 0.981 ; PC:pcs|reg16:pc_reg|Out[10]                    ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.084      ; 2.095      ;
; 0.985 ; PC:pcs|reg16:pc_reg|Out[13]                    ; alu_sub:alus|alu16:ALUC|Out[15] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.093      ; 2.108      ;
; 0.990 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[9]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.446      ; 1.456      ;
; 0.995 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[8]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.446      ; 1.461      ;
; 0.997 ; PC:pcs|reg16:pc_reg|Out[0]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.083      ; 2.110      ;
; 1.007 ; wires_subsystem:wiresub|reg16:Sp|Out[11]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.911      ; 1.948      ;
; 1.007 ; AccMemory:memsub|control:control_inst|ALUOp[1] ; alu_sub:alus|alu16:ALUC|Out[4]  ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.217      ; 1.244      ;
; 1.011 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[8]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.910      ; 1.951      ;
; 1.011 ; wires_subsystem:wiresub|reg16:Acc|Out[7]       ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.076      ; 2.117      ;
; 1.014 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[13] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.455      ; 1.489      ;
; 1.014 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[14] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.446      ; 1.480      ;
; 1.022 ; wires_subsystem:wiresub|reg16:Sp|Out[4]        ; alu_sub:alus|alu16:ALUC|Out[4]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.912      ; 1.964      ;
; 1.026 ; PC:pcs|reg16:pc_reg|Out[9]                     ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.083      ; 2.139      ;
; 1.027 ; AccMemory:memsub|control:control_inst|ALUOp[2] ; alu_sub:alus|alu16:ALUC|Out[10] ; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.457      ; 1.504      ;
; 1.033 ; wires_subsystem:wiresub|reg16:Sp|Out[8]        ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 0.918      ; 1.981      ;
; 1.051 ; wires_subsystem:wiresub|reg16:Sp|Out[7]        ; alu_sub:alus|alu16:ALUC|Out[11] ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.096      ; 2.177      ;
; 1.055 ; AccMemory:memsub|reg16:IR_inst|Out[7]          ; alu_sub:alus|alu16:ALUC|Out[0]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.077      ; 2.162      ;
; 1.055 ; AccMemory:memsub|reg16:IR_inst|Out[10]         ; alu_sub:alus|alu16:ALUC|Out[8]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.079      ; 2.164      ;
; 1.057 ; PC:pcs|reg16:pc_reg|Out[7]                     ; alu_sub:alus|alu16:ALUC|Out[7]  ; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0] ; 0.000        ; 1.152      ; 2.239      ;
+-------+------------------------------------------------+---------------------------------+---------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.160 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[14]                                                                                             ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.172      ; 1.551      ;
; 0.167 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[15]                                                                                             ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.173      ; 1.559      ;
; 0.199 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[1]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.175      ; 1.593      ;
; 0.199 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[7]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.175      ; 1.593      ;
; 0.199 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[9]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.175      ; 1.593      ;
; 0.199 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[0]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.175      ; 1.593      ;
; 0.204 ; wires_subsystem:wiresub|reg16:Acc|Out[9]                   ; AccMemory:memsub|reg16:IO_inst|Out[9]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[4]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[2]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[3]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[5]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[6]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[8]                                                                                              ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[10]                                                                                             ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.217 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[12]                                                                                             ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.174      ; 1.610      ;
; 0.232 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[13]                                                                                             ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.169      ; 1.620      ;
; 0.235 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; PC:pcs|reg16:pc_reg|Out[11]                                                                                             ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.171      ; 1.625      ;
; 0.300 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.174      ; 1.693      ;
; 0.300 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.174      ; 1.693      ;
; 0.300 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                                  ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.174      ; 1.693      ;
; 0.300 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[14]                                                                                  ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.174      ; 1.693      ;
; 0.307 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.182      ; 1.708      ;
; 0.307 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.182      ; 1.708      ;
; 0.307 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.182      ; 1.708      ;
; 0.307 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.182      ; 1.708      ;
; 0.307 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.182      ; 1.708      ;
; 0.334 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.183      ; 1.736      ;
; 0.334 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.183      ; 1.736      ;
; 0.334 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.183      ; 1.736      ;
; 0.334 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.183      ; 1.736      ;
; 0.334 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.183      ; 1.736      ;
; 0.360 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.183      ; 1.762      ;
; 0.372 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[9]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.183      ; 1.774      ;
; 0.374 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[1]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.176      ; 1.769      ;
; 0.374 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[10]                                                                                  ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.176      ; 1.769      ;
; 0.374 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[11]                                                                                  ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.176      ; 1.769      ;
; 0.374 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[13]                                                                                  ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.176      ; 1.769      ;
; 0.374 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                                  ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.176      ; 1.769      ;
; 0.381 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[6]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.182      ; 1.782      ;
; 0.391 ; AccMemory:memsub|control:control_inst|current_state.Fetch  ; AccMemory:memsub|reg16:IR_inst|Out[14]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.139      ; 0.614      ;
; 0.393 ; wires_subsystem:wiresub|reg16:Acc|Out[4]                   ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.028      ; 0.505      ;
; 0.394 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[0]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.179      ; 1.792      ;
; 0.394 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[2]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.179      ; 1.792      ;
; 0.394 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[3]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.179      ; 1.792      ;
; 0.394 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[7]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.179      ; 1.792      ;
; 0.394 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|reg16:IO_inst|Out[8]                                                                                   ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.179      ; 1.792      ;
; 0.401 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.180      ; 1.800      ;
; 0.401 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.180      ; 1.800      ;
; 0.401 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.180      ; 1.800      ;
; 0.401 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.180      ; 1.800      ;
; 0.405 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[1]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.182      ; 1.806      ;
; 0.405 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[2]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.182      ; 1.806      ;
; 0.405 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[3]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.182      ; 1.806      ;
; 0.405 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[5]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.182      ; 1.806      ;
; 0.405 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[7]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.182      ; 1.806      ;
; 0.405 ; AccMemory:memsub|control:control_inst|MemData[0]           ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_datain_reg0  ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.019      ; 1.558      ;
; 0.423 ; PC:pcs|reg16:pc_reg|Out[5]                                 ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.036      ; 0.543      ;
; 0.426 ; AccMemory:memsub|control:control_inst|current_state.Beq    ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK         ; 0.000        ; 1.181      ; 1.826      ;
; 0.429 ; PC:pcs|reg16:pc_reg|Out[12]                                ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.036      ; 0.549      ;
; 0.432 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[0]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.183      ; 1.834      ;
; 0.432 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[4]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.183      ; 1.834      ;
; 0.432 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[8]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.183      ; 1.834      ;
; 0.432 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[9]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.183      ; 1.834      ;
; 0.432 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[12]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.183      ; 1.834      ;
; 0.436 ; wires_subsystem:wiresub|reg16:Acc|Out[1]                   ; AccMemory:memsub|reg16:IO_inst|Out[1]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.030      ; 0.550      ;
; 0.437 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_we_reg       ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.762      ; 2.438      ;
; 0.438 ; wires_subsystem:wiresub|reg16:Acc|Out[6]                   ; AccMemory:memsub|reg16:IO_inst|Out[6]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.039      ; 0.561      ;
; 0.444 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|memory:memory_inst|altsyncram:ram_rtl_0|altsyncram_pi91:auto_generated|ram_block1a0~porta_address_reg0 ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.762      ; 2.445      ;
; 0.458 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[11]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.183      ; 1.860      ;
; 0.476 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|current_state.Bne                                                                 ; CLK                                                     ; CLK         ; 0.000        ; 0.020      ; 0.580      ;
; 0.495 ; wires_subsystem:wiresub|reg16:Acc|Out[5]                   ; AccMemory:memsub|reg16:IO_inst|Out[5]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.028      ; 0.607      ;
; 0.499 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[6]                                                                                ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.180      ; 1.898      ;
; 0.499 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[10]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.180      ; 1.898      ;
; 0.499 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[13]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.180      ; 1.898      ;
; 0.499 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[14]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.180      ; 1.898      ;
; 0.524 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; wires_subsystem:wiresub|reg16:Acc|Out[15]                                                                               ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.181      ; 1.924      ;
; 0.528 ; PC:pcs|reg16:pc_reg|Out[4]                                 ; AccMemory:memsub|reg16:IO_inst|Out[4]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; wires_subsystem:wiresub|reg16:Acc|Out[15]                  ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.031      ; 0.644      ;
; 0.550 ; PC:pcs|reg16:pc_reg|Out[15]                                ; AccMemory:memsub|reg16:IO_inst|Out[15]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.043      ; 0.677      ;
; 0.552 ; AccMemory:memsub|control:control_inst|current_state.Jal    ; AccMemory:memsub|memory:memory_inst|IsIO[0]                                                                             ; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK         ; 0.000        ; 1.187      ; 1.958      ;
; 0.602 ; AccMemory:memsub|reg16:IR_inst|Out[9]                      ; PC:pcs|reg16:pc_reg|Out[10]                                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.027      ; 0.713      ;
; 0.603 ; PC:pcs|reg16:pc_reg|Out[10]                                ; AccMemory:memsub|reg16:IO_inst|Out[10]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.038      ; 0.725      ;
; 0.612 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|current_state.Loadui                                                              ; CLK                                                     ; CLK         ; 0.000        ; -0.036     ; 0.660      ;
; 0.612 ; wires_subsystem:wiresub|reg16:Acc|Out[11]                  ; AccMemory:memsub|reg16:IO_inst|Out[11]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.030      ; 0.726      ;
; 0.614 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|current_state.Save                                                                ; CLK                                                     ; CLK         ; 0.000        ; -0.036     ; 0.662      ;
; 0.615 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|current_state.Jump                                                                ; CLK                                                     ; CLK         ; 0.000        ; -0.036     ; 0.663      ;
; 0.616 ; AccMemory:memsub|control:control_inst|current_state.Decode ; AccMemory:memsub|control:control_inst|current_state.Ms                                                                  ; CLK                                                     ; CLK         ; 0.000        ; -0.036     ; 0.664      ;
; 0.628 ; wires_subsystem:wiresub|reg16:Acc|Out[12]                  ; AccMemory:memsub|reg16:IO_inst|Out[12]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.028      ; 0.740      ;
; 0.629 ; AccMemory:memsub|reg16:IR_inst|Out[14]                     ; AccMemory:memsub|control:control_inst|current_state.Save                                                                ; CLK                                                     ; CLK         ; 0.000        ; -0.039     ; 0.674      ;
; 0.630 ; PC:pcs|reg16:pc_reg|Out[1]                                 ; AccMemory:memsub|reg16:IO_inst|Out[1]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.037      ; 0.751      ;
; 0.634 ; PC:pcs|reg16:pc_reg|Out[9]                                 ; AccMemory:memsub|reg16:IO_inst|Out[9]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.044      ; 0.762      ;
; 0.644 ; PC:pcs|reg16:pc_reg|Out[11]                                ; AccMemory:memsub|reg16:IO_inst|Out[11]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.045      ; 0.773      ;
; 0.645 ; PC:pcs|reg16:pc_reg|Out[6]                                 ; AccMemory:memsub|reg16:IO_inst|Out[6]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.044      ; 0.773      ;
; 0.647 ; wires_subsystem:wiresub|reg16:Acc|Out[7]                   ; AccMemory:memsub|reg16:IO_inst|Out[7]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.033      ; 0.764      ;
; 0.657 ; wires_subsystem:wiresub|reg16:Acc|Out[10]                  ; AccMemory:memsub|reg16:IO_inst|Out[10]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.033      ; 0.774      ;
; 0.663 ; AccMemory:memsub|reg16:IR_inst|Out[10]                     ; PC:pcs|reg16:pc_reg|Out[11]                                                                                             ; CLK                                                     ; CLK         ; 0.000        ; 0.028      ; 0.775      ;
; 0.672 ; alu_sub:alus|alu16:ALUC|Out[0]                             ; wires_subsystem:wiresub|reg16:Sp|Out[0]                                                                                 ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; CLK         ; 0.000        ; -0.755     ; 0.031      ;
; 0.682 ; wires_subsystem:wiresub|reg16:Acc|Out[13]                  ; AccMemory:memsub|reg16:IO_inst|Out[13]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.033      ; 0.799      ;
; 0.684 ; wires_subsystem:wiresub|reg16:Acc|Out[14]                  ; AccMemory:memsub|reg16:IO_inst|Out[14]                                                                                  ; CLK                                                     ; CLK         ; 0.000        ; 0.031      ; 0.799      ;
; 0.690 ; PC:pcs|reg16:pc_reg|Out[0]                                 ; AccMemory:memsub|reg16:IO_inst|Out[0]                                                                                   ; CLK                                                     ; CLK         ; 0.000        ; 0.040      ; 0.814      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AccMemory:memsub|control:control_inst|current_state.Beq'                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                           ; Launch Clock ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+
; 0.197 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.816      ; 1.043      ;
; 0.294 ; AccMemory:memsub|control:control_inst|current_state.Sub    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.818      ; 1.142      ;
; 0.389 ; AccMemory:memsub|control:control_inst|current_state.Loadi  ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.636      ; 1.055      ;
; 0.480 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.816      ; 1.326      ;
; 0.490 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.825      ; 1.345      ;
; 0.509 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[1]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.636      ; 1.175      ;
; 0.521 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.816      ; 1.367      ;
; 0.536 ; AccMemory:memsub|control:control_inst|current_state.Loadui ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.727      ; 1.293      ;
; 0.539 ; AccMemory:memsub|control:control_inst|current_state.Lw     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.727      ; 1.296      ;
; 0.562 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.823      ; 1.415      ;
; 0.577 ; AccMemory:memsub|control:control_inst|current_state.Slt    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.818      ; 1.425      ;
; 0.593 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.816      ; 1.439      ;
; 0.629 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.823      ; 1.482      ;
; 0.638 ; AccMemory:memsub|control:control_inst|current_state.Add    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.818      ; 1.486      ;
; 0.653 ; AccMemory:memsub|control:control_inst|current_state.Addi   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.827      ; 1.510      ;
; 0.686 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[0]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.818      ; 1.534      ;
; 0.693 ; AccMemory:memsub|control:control_inst|current_state.Ori    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.825      ; 1.548      ;
; 0.722 ; AccMemory:memsub|control:control_inst|current_state.Or     ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.818      ; 1.570      ;
; 0.758 ; AccMemory:memsub|control:control_inst|current_state.And    ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.825      ; 1.613      ;
; 0.807 ; AccMemory:memsub|control:control_inst|current_state.Slti   ; AccMemory:memsub|control:control_inst|ACCSrc[2]   ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; 0.000        ; 0.820      ; 1.657      ;
; 1.571 ; AccMemory:memsub|control:control_inst|current_state.Bne    ; AccMemory:memsub|control:control_inst|BneOrBeq[0] ; CLK          ; AccMemory:memsub|control:control_inst|current_state.Beq ; -0.500       ; -0.729     ; 0.372      ;
+-------+------------------------------------------------------------+---------------------------------------------------+--------------+---------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -7.093   ; -0.231 ; N/A      ; N/A     ; -3.000              ;
;  AccMemory:memsub|control:control_inst|ALUOp[0]          ; -7.093   ; 0.046  ; N/A      ; N/A     ; 0.424               ;
;  AccMemory:memsub|control:control_inst|current_state.Beq ; -2.407   ; 0.197  ; N/A      ; N/A     ; 0.416               ;
;  AccMemory:memsub|control:control_inst|current_state.Jal ; -2.982   ; -0.231 ; N/A      ; N/A     ; 0.229               ;
;  CLK                                                     ; -4.449   ; 0.160  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                          ; -508.352 ; -0.555 ; 0.0      ; 0.0     ; -142.561            ;
;  AccMemory:memsub|control:control_inst|ALUOp[0]          ; -109.820 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  AccMemory:memsub|control:control_inst|current_state.Beq ; -7.584   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  AccMemory:memsub|control:control_inst|current_state.Jal ; -17.814  ; -0.555 ; N/A      ; N/A     ; 0.000               ;
;  CLK                                                     ; -373.134 ; 0.000  ; N/A      ; N/A     ; -142.561            ;
+----------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IOIn[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 169      ; 169      ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 1803     ; 0        ; 0        ; 0        ;
; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 1106     ; 0        ; 0        ; 0        ;
; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Beq ; 20       ; 0        ; 1        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 3        ; 3        ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0        ; 0        ; 2        ; 2        ;
; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 56       ; 0        ; 1        ; 0        ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; CLK                                                     ; 58       ; 0        ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK                                                     ; 174      ; 48       ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK                                                     ; 209      ; 99       ; 19       ; 35       ;
; CLK                                                     ; CLK                                                     ; 527      ; 48       ; 105      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 169      ; 169      ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 1803     ; 0        ; 0        ; 0        ;
; CLK                                                     ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; 1106     ; 0        ; 0        ; 0        ;
; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Beq ; 20       ; 0        ; 1        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Jal ; 3        ; 3        ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; 0        ; 0        ; 2        ; 2        ;
; CLK                                                     ; AccMemory:memsub|control:control_inst|current_state.Jal ; 56       ; 0        ; 1        ; 0        ;
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; CLK                                                     ; 58       ; 0        ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; CLK                                                     ; 174      ; 48       ; 0        ; 0        ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; CLK                                                     ; 209      ; 99       ; 19       ; 35       ;
; CLK                                                     ; CLK                                                     ; 527      ; 48       ; 105      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 294   ; 294  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                   ;
+---------------------------------------------------------+---------------------------------------------------------+------+-------------+
; Target                                                  ; Clock                                                   ; Type ; Status      ;
+---------------------------------------------------------+---------------------------------------------------------+------+-------------+
; AccMemory:memsub|control:control_inst|ALUOp[0]          ; AccMemory:memsub|control:control_inst|ALUOp[0]          ; Base ; Constrained ;
; AccMemory:memsub|control:control_inst|current_state.Beq ; AccMemory:memsub|control:control_inst|current_state.Beq ; Base ; Constrained ;
; AccMemory:memsub|control:control_inst|current_state.Jal ; AccMemory:memsub|control:control_inst|current_state.Jal ; Base ; Constrained ;
; CLK                                                     ; CLK                                                     ; Base ; Constrained ;
+---------------------------------------------------------+---------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IOIn[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; IOIn[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IOIn[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Output[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 21 19:58:54 2022
Info: Command: quartus_sta 16bAccumulator -c 16bAccumulator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: '16bAccumulator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name AccMemory:memsub|control:control_inst|current_state.Jal AccMemory:memsub|control:control_inst|current_state.Jal
    Info (332105): create_clock -period 1.000 -name AccMemory:memsub|control:control_inst|ALUOp[0] AccMemory:memsub|control:control_inst|ALUOp[0]
    Info (332105): create_clock -period 1.000 -name AccMemory:memsub|control:control_inst|current_state.Beq AccMemory:memsub|control:control_inst|current_state.Beq
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.093            -109.820 AccMemory:memsub|control:control_inst|ALUOp[0] 
    Info (332119):    -4.449            -373.134 CLK 
    Info (332119):    -2.982             -17.814 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):    -2.407              -7.584 AccMemory:memsub|control:control_inst|current_state.Beq 
Info (332146): Worst-case hold slack is -0.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.228              -0.541 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):     0.391               0.000 CLK 
    Info (332119):     0.418               0.000 AccMemory:memsub|control:control_inst|ALUOp[0] 
    Info (332119):     0.521               0.000 AccMemory:memsub|control:control_inst|current_state.Beq 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -137.522 CLK 
    Info (332119):     0.290               0.000 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):     0.416               0.000 AccMemory:memsub|control:control_inst|current_state.Beq 
    Info (332119):     0.427               0.000 AccMemory:memsub|control:control_inst|ALUOp[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.314             -98.358 AccMemory:memsub|control:control_inst|ALUOp[0] 
    Info (332119):    -3.959            -325.754 CLK 
    Info (332119):    -2.676             -15.420 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):    -2.170              -6.781 AccMemory:memsub|control:control_inst|current_state.Beq 
Info (332146): Worst-case hold slack is -0.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.231              -0.555 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):     0.339               0.000 CLK 
    Info (332119):     0.384               0.000 AccMemory:memsub|control:control_inst|ALUOp[0] 
    Info (332119):     0.540               0.000 AccMemory:memsub|control:control_inst|current_state.Beq 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -137.522 CLK 
    Info (332119):     0.400               0.000 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):     0.421               0.000 AccMemory:memsub|control:control_inst|current_state.Beq 
    Info (332119):     0.476               0.000 AccMemory:memsub|control:control_inst|ALUOp[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.515             -54.608 AccMemory:memsub|control:control_inst|ALUOp[0] 
    Info (332119):    -2.389            -174.977 CLK 
    Info (332119):    -1.371              -6.011 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):    -1.226              -2.720 AccMemory:memsub|control:control_inst|current_state.Beq 
Info (332146): Worst-case hold slack is -0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.116              -0.160 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):     0.046               0.000 AccMemory:memsub|control:control_inst|ALUOp[0] 
    Info (332119):     0.160               0.000 CLK 
    Info (332119):     0.197               0.000 AccMemory:memsub|control:control_inst|current_state.Beq 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -142.561 CLK 
    Info (332119):     0.229               0.000 AccMemory:memsub|control:control_inst|current_state.Jal 
    Info (332119):     0.424               0.000 AccMemory:memsub|control:control_inst|ALUOp[0] 
    Info (332119):     0.444               0.000 AccMemory:memsub|control:control_inst|current_state.Beq 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Sat May 21 19:58:57 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


