// Seed: 2711180813
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = 1'b0 + id_3 + id_3 ^ id_2;
  logic id_3;
  logic id_4;
  assign id_1 = id_3;
endmodule
