// SPDX-License-Identifier: GPL-2.0+
/dts-v1/;
#include "aspeed-g5.dtsi"
#include <dt-bindings/gpio/aspeed-gpio.h>

/ {
	model = "Ampere Mt. Jade BMC";
	compatible = "ampere,mtjade-bmc", "aspeed,ast2500";

	aliases {

		/*
		*  i2c switch 5-0070 channel 3-0075, 8 child channels assigned
		*  with bus number from 50 to 57
		*/
		i2c50 = &bus70_mux3_chn0;
		i2c51 = &bus70_mux3_chn1;
		i2c52 = &bus70_mux3_chn2;
		i2c53 = &bus70_mux3_chn3;
		i2c54 = &bus70_mux3_chn4;
		i2c55 = &bus70_mux3_chn5;
		i2c56 = &bus70_mux3_chn6;
		i2c57 = &bus70_mux3_chn7;

		/*
		*  i2c switch 5-0071 channel 4-0075, 8 child channels assigned
		*  with bus number from 60 to 67
		*/
		i2c60 = &bus71_mux4_chn0;
		i2c61 = &bus71_mux4_chn1;
		i2c62 = &bus71_mux4_chn2;
		i2c63 = &bus71_mux4_chn3;
		i2c64 = &bus71_mux4_chn4;
		i2c65 = &bus71_mux4_chn5;
		i2c66 = &bus71_mux4_chn6;
		i2c67 = &bus71_mux4_chn7;

		/*
		*  i2c switch 5-0071 channel 3-0075, 8 child channels assigned
		*  with bus number from 70 to 77
		*/
		i2c70 = &bus71_mux3_chn0;
		i2c71 = &bus71_mux3_chn1;
		i2c72 = &bus71_mux3_chn2;
		i2c73 = &bus71_mux3_chn3;
		i2c74 = &bus71_mux3_chn4;
		i2c75 = &bus71_mux3_chn5;
		i2c76 = &bus71_mux3_chn6;
		i2c77 = &bus71_mux3_chn7;

		/*
		*  i2c switch 5-0072, 2 child channels assigned
		*  with bus number from 80 to 81
		*/
		i2c80 = &bus72_mux_chn0;
		i2c81 = &bus72_mux_chn1;
	};

	chosen {
		stdout-path = &uart5;
		bootargs = "console=ttyS4,115200 earlycon";
	};

	memory@80000000 {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		vga_memory: framebuffer@9f000000 {
			no-map;
			reg = <0x9f000000 0x01000000>; /* 16M */
		};

		gfx_memory: framebuffer {
			size = <0x01000000>;
			alignment = <0x01000000>;
			compatible = "shared-dma-pool";
			reusable;
		};

		video_engine_memory: jpegbuffer {
			size = <0x02000000>;	/* 32M */
			alignment = <0x01000000>;
			compatible = "shared-dma-pool";
			reusable;
		};
	};

	leds {
		compatible = "gpio-leds";

		fault {
			gpios = <&gpio ASPEED_GPIO(B, 6) GPIO_ACTIVE_HIGH>;
		};

		identify {
			gpios = <&gpio ASPEED_GPIO(Q, 6) GPIO_ACTIVE_HIGH>;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";

		S0_overtemp {
			label = "S0_OVERTEMP";
			gpios = <&gpio ASPEED_GPIO(G, 3) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(G, 3)>;
		};

		S0_hightemp {
			label = "S0_HIGHTEMP";
			gpios = <&gpio ASPEED_GPIO(J, 0) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(J, 0)>;
		};

		S0_cpu_fault {
			label = "S0_CPU_FAULT";
			gpios = <&gpio ASPEED_GPIO(J, 1) GPIO_ACTIVE_HIGH>;
			linux,code = <ASPEED_GPIO(J, 1)>;
		};

		S0_scp_auth_fail {
			label = "S0_SCP_AUTH_FAIL";
			gpios = <&gpio ASPEED_GPIO(J, 2) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(J, 2)>;
		};

		S1_scp_auth_fail {
			label = "S1_SCP_AUTH_FAIL";
			gpios = <&gpio ASPEED_GPIO(Z, 5) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(Z, 5)>;
		};

		S1_overtemp {
			label = "S1_OVERTEMP";
			gpios = <&gpio ASPEED_GPIO(Z, 6) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(Z, 6)>;
		};

		S1_hightemp {
			label = "S1_HIGHTEMP";
			gpios = <&gpio ASPEED_GPIO(AB, 0) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(AB, 0)>;
		};

		S1_cpu_fault {
			label = "S1_CPU_FAULT";
			gpios = <&gpio ASPEED_GPIO(Z, 1) GPIO_ACTIVE_HIGH>;
			linux,code = <ASPEED_GPIO(Z, 1)>;
		};

		psu1_present {
			label = "PSU1_PRESENT";
			gpios = <&gpio ASPEED_GPIO(I, 0) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(I, 0)>;
		};

		psu2_present {
			label = "PSU2_PRESENT";
			gpios = <&gpio ASPEED_GPIO(I, 1) GPIO_ACTIVE_LOW>;
			linux,code = <ASPEED_GPIO(I, 1)>;
		};

	};

	gpioA0mux: mux-controller {
		compatible = "gpio-mux";
		#mux-control-cells = <0>;
		mux-gpios = <&gpio ASPEED_GPIO(A, 0) GPIO_ACTIVE_LOW>;
	};

	adc0mux: adc0mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 0>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc1mux: adc1mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 1>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc2mux: adc2mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 2>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc3mux: adc3mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 3>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc4mux: adc4mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 4>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc5mux: adc5mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 5>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc6mux: adc6mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 6>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc7mux: adc7mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 7>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc8mux: adc8mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 8>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc9mux: adc9mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 9>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc10mux: adc10mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 10>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc11mux: adc11mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 11>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc12mux: adc12mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 12>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	adc13mux: adc13mux {
		compatible = "io-channel-mux";
		io-channels = <&adc 13>;
		#io-channel-cells = <1>;
		io-channel-names = "parent";
		mux-controls = <&gpioA0mux>;
		channels = "s0", "s1";
	};

	iio-hwmon {
		compatible = "iio-hwmon";
		io-channels = <&adc0mux 0>, <&adc0mux 1>,
			<&adc1mux 0>, <&adc1mux 1>,
			<&adc2mux 0>, <&adc2mux 1>,
			<&adc3mux 0>, <&adc3mux 1>,
			<&adc4mux 0>, <&adc4mux 1>,
			<&adc5mux 0>, <&adc5mux 1>,
			<&adc6mux 0>, <&adc6mux 1>,
			<&adc7mux 0>, <&adc7mux 1>,
			<&adc8mux 0>, <&adc8mux 1>,
			<&adc9mux 0>, <&adc9mux 1>,
			<&adc10mux 0>, <&adc10mux 1>,
			<&adc11mux 0>, <&adc11mux 1>,
			<&adc12mux 0>, <&adc12mux 1>,
			<&adc13mux 0>, <&adc13mux 1>;
	};

	iio-hwmon-adc14 {
		compatible = "iio-hwmon";
		io-channels = <&adc 14>;
	};

	iio-hwmon-battery {
		compatible = "iio-hwmon";
		io-channels = <&adc 15>;
	};
};

&fmc {
	status = "okay";
	flash@0 {
		status = "okay";
		m25p,fast-read;
		label = "bmc";
		/* spi-max-frequency = <50000000>; */
#include "openbmc-flash-layout-64.dtsi"
	};

	flash@1 {
		status = "okay";
		m25p,fast-read;
		label = "alt-bmc";
		/* spi-max-frequency = <50000000>; */
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			u-boot@0 {
				reg = <0x0 0xe0000>; // 896KB
				label = "alt-u-boot";
			};

			u-boot-env@e0000 {
				reg = <0xe0000 0x20000>; // 128KB
				label = "alt-u-boot-env";
			};

			kernel@100000 {
				reg = <0x100000 0x900000>; // 9MB
				label = "alt-kernel";
			};

			rofs@a00000 {
				reg = <0xa00000 0x2000000>; // 32MB
				label = "alt-rofs";
			};

			rwfs@2a00000 {
				reg = <0x2a00000 0x1600000>; // 22MB
				label = "alt-rwfs";
			};
		};
	};
};

&spi1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi1_default>;

	flash@0 {
		status = "okay";
		m25p,fast-read;
		label = "pnor";
		spi-max-frequency = <35000000>;
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			uefi@400000 {
				reg = <0x400000 0x1C00000>; // 28MB
				label = "pnor-uefi";
			};
		};
	};
};

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_txd1_default
			 &pinctrl_rxd1_default
			 &pinctrl_ncts1_default
			 &pinctrl_nrts1_default>;
};

&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_txd2_default
			 &pinctrl_rxd2_default>;
};

&uart3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_txd3_default
			 &pinctrl_rxd3_default>;
};

&uart4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_txd4_default
			 &pinctrl_rxd4_default>;
};

/* The BMC's uart */
&uart5 {
	status = "okay";
};

&mac0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_rmii1_default>;
	clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>,
		 <&syscon ASPEED_CLK_MAC1RCLK>;
	clock-names = "MACCLK", "RCLK";
	use-ncsi;
};

&mac1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_rgmii2_default &pinctrl_mdio2_default>;
};

&i2c0 {
	status = "okay";
	ssif-bmc@10 {
		compatible = "aspeed,ast2500-ssif-bmc";
		reg = <0x10>;
	};
};

&i2c1 {
	status = "okay";
};

&i2c2 {
	status = "okay";
	smpro@4f {
		compatible = "ampere,smpro";
		reg = <0x4f>;
		hwmon {
			compatible = "ampere,ac01-hwmon";
		};
		misc {
			compatible = "ampere,ac01-misc";
		};
		errmon {
			compatible = "ampere,ac01-errmon";
		};
	};
	smpro@4e {
		compatible = "ampere,smpro";
		reg = <0x4e>;
		hwmon {
			compatible = "ampere,ac01-hwmon";
		};
		misc {
			compatible = "ampere,ac01-misc";
		};
		errmon {
			compatible = "ampere,ac01-errmon";
		};
	};
};

&i2c3 {
	status = "okay";
	eeprom@50 {
		compatible = "microchip,24c64", "atmel,24c64";
		reg = <0x50>;
		pagesize = <32>;
	};

	inlet_mem2: tmp175@28 {
		compatible = "ti,tmp175";
		reg = <0x28>;
	};

	inlet_cpu: tmp175@29 {
		compatible = "ti,tmp175";
		reg = <0x29>;
	};

	inlet_mem1: tmp175@2a {
		compatible = "ti,tmp175";
		reg = <0x2a>;
	};

	outlet_cpu: tmp175@2b {
		compatible = "ti,tmp175";
		reg = <0x2b>;
	};

	outlet1: tmp175@2c {
		compatible = "ti,tmp175";
		reg = <0x2c>;
	};

	outlet2: tmp175@2d {
		compatible = "ti,tmp175";
		reg = <0x2d>;
	};
};

&i2c4 {
	status = "okay";
	rtc@51 {
		compatible = "nxp,pcf85063a";
		reg = <0x51>;
	};
};

&i2c5 {
	status = "okay";
	i2c-switch@70 {
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x70>;
		i2c-mux-idle-disconnect;

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3>;

			/*
			*  NVMe CPLD mux, re-use PCA9548 driver.
			*/
			i2c-switch@75 {
				compatible = "nxp,pca9548";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x75>;
				i2c-mux-idle-disconnect;

				bus70_mux3_chn0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x0>;
				};
				bus70_mux3_chn1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x1>;
				};
				bus70_mux3_chn2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x2>;
				};
				bus70_mux3_chn3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x3>;
				};
				bus70_mux3_chn4: i2c@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x4>;
				};
				bus70_mux3_chn5: i2c@5 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x5>;
				};
				bus70_mux3_chn6: i2c@6 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x6>;
				};
				bus70_mux3_chn7: i2c@7 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x7>;
				};

			};
		};
	};

	i2c-switch@71 {
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x71>;
		i2c-mux-idle-disconnect;

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3>;

			/*
			*  NVMe CPLD mux, re-use PCA9548 driver.
			*/
			i2c-switch@75 {
				compatible = "nxp,pca9548";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x75>;
				i2c-mux-idle-disconnect;

				bus71_mux3_chn0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x0>;
				};
				bus71_mux3_chn1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x1>;
				};
				bus71_mux3_chn2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x2>;
				};
				bus71_mux3_chn3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x3>;
				};
				bus71_mux3_chn4: i2c@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x4>;
				};
				bus71_mux3_chn5: i2c@5 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x5>;
				};
				bus71_mux3_chn6: i2c@6 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x6>;
				};
				bus71_mux3_chn7: i2c@7 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x7>;
				};
			};

		};

		i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x4>;

			/*
			*  NVMe CPLD mux, re-use PCA9548 driver.
			*/
			i2c-switch@75 {
				compatible = "nxp,pca9548";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x75>;
				i2c-mux-idle-disconnect;

				bus71_mux4_chn0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x0>;
				};
				bus71_mux4_chn1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x1>;
				};
				bus71_mux4_chn2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x2>;
				};
				bus71_mux4_chn3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x3>;
				};
				bus71_mux4_chn4: i2c@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x4>;
				};
				bus71_mux4_chn5: i2c@5 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x5>;
				};
				bus71_mux4_chn6: i2c@6 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x6>;
				};
				bus71_mux4_chn7: i2c@7 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x7>;
				};
			};

		};
	};

	i2c-switch@72 {
		compatible = "nxp,pca9545";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x72>;
		i2c-mux-idle-disconnect;

		bus72_mux_chn0: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0>;
		};

		bus72_mux_chn1: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x1>;
		};
	};
};

&i2c6 {
	status = "okay";
	psu@58 {
		compatible = "pmbus";
		reg = <0x58>;
	};

	psu@59 {
		compatible = "pmbus";
		reg = <0x59>;
	};
};

&i2c7 {
	status = "okay";
};

&i2c8 {
	status = "okay";
};

&i2c9 {
	status = "okay";
};

&i2c10 {
	status = "okay";
	adm1278@10 {
		compatible = "adi,adm1278";
		reg = <0x10>;
	};

	adm1278@11 {
		compatible = "adi,adm1278";
		reg = <0x11>;
	};
};

&jtag {
	status = "okay";
	compatible = "aspeed,ast2500-jtag";
};

&gfx {
	status = "okay";
	memory-region = <&gfx_memory>;
};

&pinctrl {
	aspeed,external-nodes = <&gfx &lhc>;
};

&pwm_tacho {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2_default &pinctrl_pwm3_default
			&pinctrl_pwm4_default &pinctrl_pwm5_default
			&pinctrl_pwm6_default &pinctrl_pwm7_default>;

	fan@0 {
		reg = <0x02>;
		aspeed,fan-tach-ch = /bits/ 8 <0x04>;
	};

	fan@1 {
		reg = <0x02>;
		aspeed,fan-tach-ch = /bits/ 8 <0x05>;
	};

	fan@2 {
		reg = <0x03>;
		aspeed,fan-tach-ch = /bits/ 8 <0x06>;
	};

	fan@3 {
		reg = <0x03>;
		aspeed,fan-tach-ch = /bits/ 8 <0x07>;
	};

	fan@4 {
		reg = <0x04>;
		aspeed,fan-tach-ch = /bits/ 8 <0x08>;
	};

	fan@5 {
		reg = <0x04>;
		aspeed,fan-tach-ch = /bits/ 8 <0x09>;
	};

	fan@6 {
		reg = <0x05>;
		aspeed,fan-tach-ch = /bits/ 8 <0x0a>;
	};

	fan@7 {
		reg = <0x05>;
		aspeed,fan-tach-ch = /bits/ 8 <0x0b>;
	};

	fan@8 {
		reg = <0x06>;
		aspeed,fan-tach-ch = /bits/ 8 <0x0c>;
	};

	fan@9 {
		reg = <0x06>;
		aspeed,fan-tach-ch = /bits/ 8 <0x0d>;
	};

	fan@10 {
		reg = <0x07>;
		aspeed,fan-tach-ch = /bits/ 8 <0x0e>;
	};

	fan@11 {
		reg = <0x07>;
		aspeed,fan-tach-ch = /bits/ 8 <0x0f>;
	};

};

&vhub {
	status = "okay";
};

&adc {
	status = "okay";
};

&video {
	status = "okay";
	memory-region = <&video_engine_memory>;
};

&gpio {
	gpio-line-names =
	/*A0-A7*/	"","","","S0_BMC_SPECIAL_BOOT","","","","",
	/*B0-B7*/	"BMC_SELECT_EEPROM","","","",
			"POWER_BUTTON","","","",
	/*C0-C7*/	"","","","","","","","",
	/*D0-D7*/	"","","","","","","","",
	/*E0-E7*/	"","","","","","","","",
	/*F0-F7*/	"","","BMC_SYS_PSON_L","S0_DDR_SAVE","PGOOD",
			"S1_DDR_SAVE","","",
	/*G0-G7*/	"S0_FW_BOOT_OK","SHD_REQ_L","","S0_OVERTEMP_L","","",
			"","",
	/*H0-H7*/	"","","","","PSU1_VIN_GOOD","PSU2_VIN_GOOD","","",
	/*I0-I7*/	"PSU1_PRESENT","PSU2_PRESENT","S1_BMC_SPECIAL_BOOT",
			"","","","","",
	/*J0-J7*/	"S0_HIGHTEMP_L","S0_FAULT_L","S0_SCP_AUTH_FAIL_L","",
			"","","","",
	/*K0-K7*/	"","","","","","","","",
	/*L0-L7*/       "","","","BMC_SYSRESET_L","SPI_AUTH_FAIL_L","","","",
	/*M0-M7*/	"","","","","","","","",
	/*N0-N7*/	"","","","","","","","",
	/*O0-O7*/	"","","","","","","","",
	/*P0-P7*/	"","","","","","","","",
	/*Q0-Q7*/	"","","","","","UID_BUTTON","","",
	/*R0-R7*/	"","","BMC_EXT_HIGHTEMP_L","OCP_AUX_PWREN",
			"OCP_MAIN_PWREN","RESET_BUTTON","","",
	/*S0-S7*/	"","","","","P3V_BAT_BRIDGE_EN","","","",
	/*T0-T7*/	"","","","","","","","",
	/*U0-U7*/	"","","","","","","","",
	/*V0-V7*/	"","","","","","","","",
	/*W0-W7*/	"","","","","","","","",
	/*X0-X7*/	"","","","","","","","",
	/*Y0-Y7*/	"","","","","","","","",
	/*Z0-Z7*/	"S0_BMC_PLIMIT","S1_FAULT_L","S1_FW_BOOT_OK","","",
			"S1_SCP_AUTH_FAIL_L","S1_OVERTEMP_L","",
	/*AA0-AA7*/	"","","","","","","","",
	/*AB0-AB7*/	"S1_HIGHTEMP_L","S1_BMC_PLIMIT","S0_BMC_DDR_ADDR",
			"S1_BMC_DDR_ADR","","","","",
	/*AC0-AC7*/	"SYS_PWR_GD","","","","","BMC_READY","SLAVE_PRESENT_L",
			"BMC_OCP_PG";

	OCP_AUX_PWREN {
		gpio-hog;
		gpios = <ASPEED_GPIO(R, 3) GPIO_ACTIVE_HIGH>;
		output-high;
	};
	BMC_I2C4_O_EN {
		gpio-hog;
		gpios = <ASPEED_GPIO(Y, 2) GPIO_ACTIVE_HIGH>;
		output-high;
	};
	BMC_READY {
		gpio-hog;
		gpios = <ASPEED_GPIO(AC, 5) GPIO_ACTIVE_HIGH>;
		output-high;
	};
};
