TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(PWD)/../rtl/simple_fifo.sv
TOPLEVEL = simple_fifo
MODULE = test_simple_fifo
SIM = icarus
WAVES = 1

include $(shell cocotb-config --makefiles)/Makefile.sim