
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000005    0.557611 v _244_/B (sg13g2_nand3_1)
     1    0.003529    0.064478    0.086522    0.644133 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.064478    0.000003    0.644136 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003598    0.054695    0.055038    0.699174 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.054695    0.000009    0.699183 v _248_/C (sg13g2_nor3_1)
     1    0.003326    0.086538    0.087599    0.786782 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.086538    0.000004    0.786786 ^ _255_/B (sg13g2_nor4_1)
     1    0.003433    0.041514    0.065819    0.852605 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.041514    0.000006    0.852611 v _256_/B2 (sg13g2_a22oi_1)
     1    0.057265    0.497497    0.386065    1.238675 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.497502    0.001431    1.240106 ^ sine_out[0] (out)
                                              1.240106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.240106   data arrival time
---------------------------------------------------------------------------------------------
                                              2.609894   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
