--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf ucf_fajl.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
SW4           |    0.762(R)|      SLOW  |    0.186(R)|      SLOW  |clock_BUFGP       |   0.000|
SW5           |    0.727(R)|      SLOW  |    0.161(R)|      SLOW  |clock_BUFGP       |   0.000|
SW6           |    1.464(R)|      SLOW  |   -0.299(R)|      SLOW  |clock_BUFGP       |   0.000|
SW7           |    1.092(R)|      SLOW  |    0.054(R)|      SLOW  |clock_BUFGP       |   0.000|
enable        |    2.138(R)|      SLOW  |   -0.020(R)|      SLOW  |clock_BUFGP       |   0.000|
enabling      |    2.566(R)|      SLOW  |   -0.132(R)|      SLOW  |clock_BUFGP       |   0.000|
operation_bit0|    2.354(R)|      SLOW  |   -0.633(R)|      FAST  |clock_BUFGP       |   0.000|
operation_bit1|    2.762(R)|      SLOW  |   -0.676(R)|      SLOW  |clock_BUFGP       |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
carry       |         9.185(R)|      SLOW  |         4.899(R)|      FAST  |clock_BUFGP       |   0.000|
rezult<0>   |         8.506(R)|      SLOW  |         4.423(R)|      FAST  |clock_BUFGP       |   0.000|
rezult<1>   |         8.644(R)|      SLOW  |         4.505(R)|      FAST  |clock_BUFGP       |   0.000|
rezult<2>   |         9.287(R)|      SLOW  |         4.917(R)|      FAST  |clock_BUFGP       |   0.000|
rezult<3>   |         9.414(R)|      SLOW  |         4.976(R)|      FAST  |clock_BUFGP       |   0.000|
z           |         9.397(R)|      SLOW  |         4.702(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.565|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 18 01:01:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 209 MB



