Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 28 23:11:27 2019
| Host         : DESKTOP-A8381IE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: _assign (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: assignButton[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: data[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: restartButton (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: selectDigit[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: selectDigit[1] (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: selectFileReg[0] (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: selectFileReg[1] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: nolabel_line377/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: nolabel_line377/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: nolabel_line377/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: nolabel_line377/cells_clr_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: nolabel_line377/cells_ld_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line377/count_ld_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line377/num_clr_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line377/num_ld_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_2/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[2]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/cells_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/cells_reg[15]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/cells_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/cells_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line379/cells_reg[17]_P/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: nolabel_line394/counter_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 527 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.619        0.000                      0                  285        0.140        0.000                      0                  285        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.619        0.000                      0                  253        0.140        0.000                      0                  253        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.677        0.000                      0                   32        0.908        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 nolabel_line394/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line394/shcp_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.690ns (21.630%)  route 2.500ns (78.370%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.566     5.087    nolabel_line394/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  nolabel_line394/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  nolabel_line394/counter_reg[7]/Q
                         net (fo=3, routed)           0.741     6.248    nolabel_line394_n_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271     6.519 r  i_reg[0]_i_2/O
                         net (fo=39, routed)          1.759     8.277    nolabel_line394/f
    SLICE_X32Y48         FDRE                                         r  nolabel_line394/shcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446     9.787    nolabel_line394/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  nolabel_line394/shcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.188     9.975    
                         clock uncertainty           -0.035     9.940    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.044     9.896    nolabel_line394/shcp_reg
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 nolabel_line394/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line394/stcp_reg/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.718ns (48.137%)  route 0.774ns (51.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.566     5.087    nolabel_line394/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  nolabel_line394/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 f  nolabel_line394/counter_reg[7]/Q
                         net (fo=3, routed)           0.774     6.280    nolabel_line394/Q[0]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299     6.579 r  nolabel_line394/stcp_i_1/O
                         net (fo=1, routed)           0.000     6.579    nolabel_line394/p_1_in
    SLICE_X32Y48         FDSE                                         r  nolabel_line394/stcp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446     9.787    nolabel_line394/clk_IBUF_BUFG
    SLICE_X32Y48         FDSE                                         r  nolabel_line394/stcp_reg/C  (IS_INVERTED)
                         clock pessimism              0.188     9.975    
                         clock uncertainty           -0.035     9.940    
    SLICE_X32Y48         FDSE (Setup_fdse_C_D)        0.032     9.972    nolabel_line394/stcp_reg
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.402ns (36.254%)  route 2.465ns (63.746%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.449     8.941    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.432    14.773    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[28]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X46Y65         FDRE (Setup_fdre_C_R)       -0.426    14.584    nolabel_line377/nolabel_line175/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.402ns (36.254%)  route 2.465ns (63.746%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.449     8.941    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.432    14.773    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[29]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X46Y65         FDRE (Setup_fdre_C_R)       -0.426    14.584    nolabel_line377/nolabel_line175/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.402ns (36.254%)  route 2.465ns (63.746%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.449     8.941    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.432    14.773    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[30]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X46Y65         FDRE (Setup_fdre_C_R)       -0.426    14.584    nolabel_line377/nolabel_line175/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.402ns (36.254%)  route 2.465ns (63.746%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.449     8.941    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.432    14.773    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[31]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X46Y65         FDRE (Setup_fdre_C_R)       -0.426    14.584    nolabel_line377/nolabel_line175/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.402ns (37.635%)  route 2.323ns (62.365%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.307     8.799    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.433    14.774    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[24]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y64         FDRE (Setup_fdre_C_R)       -0.426    14.585    nolabel_line377/nolabel_line175/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.402ns (37.635%)  route 2.323ns (62.365%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.307     8.799    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.433    14.774    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[25]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y64         FDRE (Setup_fdre_C_R)       -0.426    14.585    nolabel_line377/nolabel_line175/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.402ns (37.635%)  route 2.323ns (62.365%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.307     8.799    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.433    14.774    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[26]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y64         FDRE (Setup_fdre_C_R)       -0.426    14.585    nolabel_line377/nolabel_line175/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 nolabel_line377/nolabel_line175/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/nolabel_line175/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.402ns (37.635%)  route 2.323ns (62.365%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line377/nolabel_line175/count_reg[8]/Q
                         net (fo=3, routed)           1.016     6.608    nolabel_line377/nolabel_line175/count_reg[8]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.732 r  nolabel_line377/nolabel_line175/count0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.732    nolabel_line377/nolabel_line175/count0_carry__0_i_6_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  nolabel_line377/nolabel_line175/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    nolabel_line377/nolabel_line175/count0_carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  nolabel_line377/nolabel_line175/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.378    nolabel_line377/nolabel_line175/count0_carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  nolabel_line377/nolabel_line175/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.307     8.799    nolabel_line377/nolabel_line175/clear
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.433    14.774    nolabel_line377/nolabel_line175/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  nolabel_line377/nolabel_line175/count_reg[27]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y64         FDRE (Setup_fdre_C_R)       -0.426    14.585    nolabel_line377/nolabel_line175/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line379/num_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[12]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    nolabel_line379/clk_IBUF_BUFG
    SLICE_X43Y76         FDPE                                         r  nolabel_line379/num_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.573 r  nolabel_line379/num_reg[12]_P/Q
                         net (fo=1, routed)           0.087     1.660    nolabel_line379/num_reg[12]_P_n_0
    SLICE_X42Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.705 r  nolabel_line379/num[12]_C_i_1/O
                         net (fo=3, routed)           0.000     1.705    nolabel_line379/chosenNum[12]
    SLICE_X42Y76         FDCE                                         r  nolabel_line379/num_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.816     1.943    nolabel_line379/clk_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  nolabel_line379/num_reg[12]_C/C
                         clock pessimism             -0.498     1.445    
    SLICE_X42Y76         FDCE (Hold_fdce_C_D)         0.120     1.565    nolabel_line379/num_reg[12]_C
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line379/num_reg[9]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.557     1.440    nolabel_line379/clk_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  nolabel_line379/num_reg[9]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  nolabel_line379/num_reg[9]_C/Q
                         net (fo=1, routed)           0.086     1.667    nolabel_line379/num_reg[9]_C_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.712 r  nolabel_line379/num[9]_C_i_1/O
                         net (fo=3, routed)           0.000     1.712    nolabel_line379/chosenNum[9]
    SLICE_X41Y65         FDPE                                         r  nolabel_line379/num_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.825     1.952    nolabel_line379/clk_IBUF_BUFG
    SLICE_X41Y65         FDPE                                         r  nolabel_line379/num_reg[9]_P/C
                         clock pessimism             -0.499     1.453    
    SLICE_X41Y65         FDPE (Hold_fdpe_C_D)         0.091     1.544    nolabel_line379/num_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line394/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line394/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.855%)  route 0.096ns (34.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    nolabel_line394/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  nolabel_line394/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line394/counter_reg[0]/Q
                         net (fo=7, routed)           0.096     1.685    nolabel_line394/counter_reg_n_0_[0]
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  nolabel_line394/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.730    nolabel_line394/p_0_in[5]
    SLICE_X37Y48         FDRE                                         r  nolabel_line394/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    nolabel_line394/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  nolabel_line394/counter_reg[5]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.552    nolabel_line394/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line379/num_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     1.434    nolabel_line379/clk_IBUF_BUFG
    SLICE_X43Y71         FDPE                                         r  nolabel_line379/num_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  nolabel_line379/num_reg[0]_P/Q
                         net (fo=1, routed)           0.136     1.711    nolabel_line379/num_reg[0]_P_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.756 r  nolabel_line379/num[0]_C_i_1/O
                         net (fo=3, routed)           0.000     1.756    nolabel_line379/chosenNum[0]
    SLICE_X43Y70         FDCE                                         r  nolabel_line379/num_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.820     1.947    nolabel_line379/clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  nolabel_line379/num_reg[0]_C/C
                         clock pessimism             -0.498     1.449    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.091     1.540    nolabel_line379/num_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 nolabel_line394/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line394/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    nolabel_line394/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  nolabel_line394/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line394/counter_reg[1]/Q
                         net (fo=6, routed)           0.170     1.758    nolabel_line394/counter_reg_n_0_[1]
    SLICE_X37Y48         LUT5 (Prop_lut5_I2_O)        0.043     1.801 r  nolabel_line394/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    nolabel_line394/p_0_in[4]
    SLICE_X37Y48         FDRE                                         r  nolabel_line394/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    nolabel_line394/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  nolabel_line394/counter_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.554    nolabel_line394/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line394/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line394/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.187ns (50.617%)  route 0.182ns (49.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    nolabel_line394/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  nolabel_line394/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line394/counter_reg[0]/Q
                         net (fo=7, routed)           0.182     1.771    nolabel_line394/counter_reg_n_0_[0]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.046     1.817 r  nolabel_line394/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    nolabel_line394/p_0_in[2]
    SLICE_X37Y48         FDRE                                         r  nolabel_line394/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    nolabel_line394/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  nolabel_line394/counter_reg[2]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.567    nolabel_line394/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line379/num_reg[10]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    nolabel_line379/clk_IBUF_BUFG
    SLICE_X51Y67         FDCE                                         r  nolabel_line379/num_reg[10]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  nolabel_line379/num_reg[10]_C/Q
                         net (fo=1, routed)           0.156     1.738    nolabel_line379/num_reg[10]_C_n_0
    SLICE_X51Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  nolabel_line379/num[10]_C_i_1/O
                         net (fo=3, routed)           0.000     1.783    nolabel_line379/chosenNum[10]
    SLICE_X51Y67         FDCE                                         r  nolabel_line379/num_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.826     1.954    nolabel_line379/clk_IBUF_BUFG
    SLICE_X51Y67         FDCE                                         r  nolabel_line379/num_reg[10]_C/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y67         FDCE (Hold_fdce_C_D)         0.091     1.532    nolabel_line379/num_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line379/num_reg[14]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[14]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.550     1.433    nolabel_line379/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  nolabel_line379/num_reg[14]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  nolabel_line379/num_reg[14]_C/Q
                         net (fo=1, routed)           0.156     1.730    nolabel_line379/num_reg[14]_C_n_0
    SLICE_X45Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  nolabel_line379/num[14]_C_i_1/O
                         net (fo=3, routed)           0.000     1.775    nolabel_line379/chosenNum[14]
    SLICE_X45Y73         FDCE                                         r  nolabel_line379/num_reg[14]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    nolabel_line379/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  nolabel_line379/num_reg[14]_C/C
                         clock pessimism             -0.511     1.433    
    SLICE_X45Y73         FDCE (Hold_fdce_C_D)         0.091     1.524    nolabel_line379/num_reg[14]_C
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line379/num_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    nolabel_line379/clk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  nolabel_line379/num_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.573 r  nolabel_line379/num_reg[6]_P/Q
                         net (fo=1, routed)           0.156     1.729    nolabel_line379/num_reg[6]_P_n_0
    SLICE_X45Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.774 r  nolabel_line379/num[6]_C_i_1/O
                         net (fo=3, routed)           0.000     1.774    nolabel_line379/chosenNum[6]
    SLICE_X45Y74         FDPE                                         r  nolabel_line379/num_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.816     1.943    nolabel_line379/clk_IBUF_BUFG
    SLICE_X45Y74         FDPE                                         r  nolabel_line379/num_reg[6]_P/C
                         clock pessimism             -0.511     1.432    
    SLICE_X45Y74         FDPE (Hold_fdpe_C_D)         0.091     1.523    nolabel_line379/num_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line377/S7/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line377/S7/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.443    nolabel_line377/S7/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  nolabel_line377/S7/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  nolabel_line377/S7/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.722    nolabel_line377/S7/count_reg_n_0_[10]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  nolabel_line377/S7/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    nolabel_line377/S7/count_reg[8]_i_1_n_5
    SLICE_X50Y63         FDRE                                         r  nolabel_line377/S7/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.829     1.957    nolabel_line377/S7/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  nolabel_line377/S7/count_reg[10]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.134     1.577    nolabel_line377/S7/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y62   nolabel_line377/nolabel_line175/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y62   nolabel_line377/nolabel_line175/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y58   nolabel_line377/nolabel_line175/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y63   nolabel_line377/nolabel_line175/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y63   nolabel_line377/nolabel_line175/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y63   nolabel_line377/nolabel_line175/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y63   nolabel_line377/nolabel_line175/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y64   nolabel_line377/nolabel_line175/count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y64   nolabel_line377/nolabel_line175/count_reg[25]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y71   nolabel_line379/num_reg[15]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   nolabel_line379/num_reg[15]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y69   nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y69   nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_P/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   nolabel_line394/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   nolabel_line394/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   nolabel_line379/FileB/REG_FILE_0/MEMORY_0/Q_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70   nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_C/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   nolabel_line394/shcp_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   nolabel_line394/stcp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y58   nolabel_line377/nolabel_line175/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y72   nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y72   nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y72   nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X33Y72   nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[0]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   nolabel_line379/FileB/REG_FILE_0/MEMORY_1/Q_reg[1]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y56   nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y65   nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[2]_C/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[12]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.828ns (17.220%)  route 3.980ns (82.780%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549     5.070    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/clk_IBUF_BUFG
    SLICE_X31Y62         FDCE                                         r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/Q
                         net (fo=3, routed)           1.102     6.627    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C_n_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I2_O)        0.124     6.751 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q[0]_C_i_1__2/O
                         net (fo=3, routed)           0.816     7.567    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/numMemory[12]
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.691 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[12]_LDC_i_3/O
                         net (fo=2, routed)           1.212     8.903    nolabel_line377/chosenData[12]
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.027 f  nolabel_line377/num_reg[12]_LDC_i_1/O
                         net (fo=2, routed)           0.851     9.878    nolabel_line379/num_reg[12]_P_0
    SLICE_X43Y76         FDPE                                         f  nolabel_line379/num_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.422    14.763    nolabel_line379/clk_IBUF_BUFG
    SLICE_X43Y76         FDPE                                         r  nolabel_line379/num_reg[12]_P/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X43Y76         FDPE (Recov_fdpe_C_PRE)     -0.359    14.555    nolabel_line379/num_reg[12]_P
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[12]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.856ns (18.925%)  route 3.667ns (81.075%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549     5.070    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/clk_IBUF_BUFG
    SLICE_X31Y62         FDCE                                         r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C/Q
                         net (fo=3, routed)           1.102     6.627    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q_reg[0]_C_n_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I2_O)        0.124     6.751 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/Q[0]_C_i_1__2/O
                         net (fo=3, routed)           0.816     7.567    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/numMemory[12]
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[12]_LDC_i_3/O
                         net (fo=2, routed)           1.212     8.903    nolabel_line377/chosenData[12]
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.152     9.055 f  nolabel_line377/num_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.538     9.593    nolabel_line379/num_reg[12]_C_0
    SLICE_X42Y76         FDCE                                         f  nolabel_line379/num_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.422    14.763    nolabel_line379/clk_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  nolabel_line379/num_reg[12]_C/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X42Y76         FDCE (Recov_fdce_C_CLR)     -0.521    14.393    nolabel_line379/num_reg[12]_C
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.916ns (20.457%)  route 3.562ns (79.543%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.548     5.069    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/clk_IBUF_BUFG
    SLICE_X30Y64         FDCE                                         r  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.518     5.587 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/Q
                         net (fo=3, routed)           0.682     6.269    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.393 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q[0]_C_i_1__0/O
                         net (fo=3, routed)           1.003     7.396    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/numMemory[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.520 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[4]_LDC_i_3/O
                         net (fo=2, routed)           1.197     8.717    nolabel_line377/chosenData[4]
    SLICE_X42Y72         LUT3 (Prop_lut3_I2_O)        0.150     8.867 f  nolabel_line377/num_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.680     9.547    nolabel_line379/num_reg[4]_C_0
    SLICE_X42Y74         FDCE                                         f  nolabel_line379/num_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.420    14.761    nolabel_line379/clk_IBUF_BUFG
    SLICE_X42Y74         FDCE                                         r  nolabel_line379/num_reg[4]_C/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X42Y74         FDCE (Recov_fdce_C_CLR)     -0.523    14.389    nolabel_line379/num_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[8]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.856ns (19.153%)  route 3.613ns (80.847%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.545     5.066    nolabel_line379/FileB/REG_FILE_1/MEMORY_2/clk_IBUF_BUFG
    SLICE_X36Y66         FDCE                                         r  nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_C/Q
                         net (fo=3, routed)           0.658     6.180    nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q_reg[0]_C_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     6.304 r  nolabel_line379/FileB/REG_FILE_1/MEMORY_2/Q[0]_C_i_1__9/O
                         net (fo=3, routed)           1.005     7.308    nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[4]
    SLICE_X38Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.432 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[8]_LDC_i_3/O
                         net (fo=2, routed)           1.351     8.783    nolabel_line377/chosenData[8]
    SLICE_X44Y68         LUT3 (Prop_lut3_I2_O)        0.152     8.935 f  nolabel_line377/num_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.600     9.535    nolabel_line379/num_reg[8]_C_0
    SLICE_X44Y68         FDCE                                         f  nolabel_line379/num_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.428    14.769    nolabel_line379/clk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  nolabel_line379/num_reg[8]_C/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X44Y68         FDCE (Recov_fdce_C_CLR)     -0.607    14.385    nolabel_line379/num_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.854ns (19.619%)  route 3.499ns (80.381%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553     5.074    nolabel_line379/FileB/REG_FILE_2/MEMORY_0/clk_IBUF_BUFG
    SLICE_X28Y57         FDPE                                         r  nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P/Q
                         net (fo=3, routed)           0.504     6.034    nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q_reg[1]_P_n_0
    SLICE_X28Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.158 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_0/Q[1]_C_i_1__3/O
                         net (fo=3, routed)           1.377     7.534    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[1]
    SLICE_X29Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.658 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/num_reg[1]_LDC_i_3/O
                         net (fo=2, routed)           0.982     8.640    nolabel_line377/chosenData[1]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.150     8.790 f  nolabel_line377/num_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.637     9.427    nolabel_line379/num_reg[1]_C_0
    SLICE_X40Y64         FDCE                                         f  nolabel_line379/num_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.432    14.773    nolabel_line379/clk_IBUF_BUFG
    SLICE_X40Y64         FDCE                                         r  nolabel_line379/num_reg[1]_C/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X40Y64         FDCE (Recov_fdce_C_CLR)     -0.607    14.317    nolabel_line379/num_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[9]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.854ns (20.537%)  route 3.304ns (79.463%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.541     5.062    nolabel_line379/FileB/REG_FILE_2/MEMORY_2/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_C/Q
                         net (fo=3, routed)           0.681     6.199    nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q_reg[1]_C_n_0
    SLICE_X29Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.323 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_2/Q[1]_C_i_1__5/O
                         net (fo=3, routed)           1.159     7.481    nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[1]
    SLICE_X29Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.605 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[9]_LDC_i_3/O
                         net (fo=2, routed)           0.966     8.572    nolabel_line377/chosenData[9]
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.150     8.722 f  nolabel_line377/num_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.499     9.220    nolabel_line379/num_reg[9]_C_0
    SLICE_X40Y65         FDCE                                         f  nolabel_line379/num_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.431    14.772    nolabel_line379/clk_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  nolabel_line379/num_reg[9]_C/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.607    14.316    nolabel_line379/num_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[14]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.856ns (20.447%)  route 3.330ns (79.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.536     5.057    nolabel_line379/FileB/REG_FILE_2/MEMORY_3/clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_C/Q
                         net (fo=3, routed)           0.825     6.338    nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q_reg[2]_C_n_0
    SLICE_X36Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.462 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_3/Q[2]_C_i_1__6/O
                         net (fo=3, routed)           0.789     7.251    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_P[2]
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[14]_LDC_i_3/O
                         net (fo=2, routed)           1.204     8.579    nolabel_line377/chosenData[14]
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.152     8.731 f  nolabel_line377/num_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.513     9.243    nolabel_line379/num_reg[14]_C_0
    SLICE_X45Y73         FDCE                                         f  nolabel_line379/num_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423    14.764    nolabel_line379/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  nolabel_line379/num_reg[14]_C/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y73         FDCE (Recov_fdce_C_CLR)     -0.607    14.380    nolabel_line379/num_reg[14]_C
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.852ns (20.414%)  route 3.322ns (79.586%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.544     5.065    nolabel_line379/FileB/REG_FILE_2/MEMORY_1/clk_IBUF_BUFG
    SLICE_X31Y67         FDPE                                         r  nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDPE (Prop_fdpe_C_Q)         0.456     5.521 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P/Q
                         net (fo=3, routed)           0.415     5.936    nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[3]_P_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.060 r  nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q[3]_C_i_1__4/O
                         net (fo=3, routed)           1.154     7.214    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[3]
    SLICE_X29Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_LDC_i_3/O
                         net (fo=2, routed)           1.163     8.501    nolabel_line377/chosenData[7]
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.148     8.649 f  nolabel_line377/num_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.589     9.239    nolabel_line379/num_reg[7]_C_0
    SLICE_X46Y73         FDCE                                         f  nolabel_line379/num_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423    14.764    nolabel_line379/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  nolabel_line379/num_reg[7]_C/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X46Y73         FDCE (Recov_fdce_C_CLR)     -0.523    14.392    nolabel_line379/num_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[13]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.856ns (20.600%)  route 3.299ns (79.400%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.541     5.062    nolabel_line379/FileB/REG_FILE_1/MEMORY_3/clk_IBUF_BUFG
    SLICE_X41Y70         FDCE                                         r  nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.456     5.518 r  nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_C/Q
                         net (fo=3, routed)           0.682     6.200    nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q_reg[1]_C_n_0
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.124     6.324 r  nolabel_line379/FileB/REG_FILE_1/MEMORY_3/Q[1]_C_i_1__10/O
                         net (fo=3, routed)           0.971     7.295    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_P[5]
    SLICE_X42Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.419 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[13]_LDC_i_3/O
                         net (fo=2, routed)           1.052     8.472    nolabel_line377/chosenData[13]
    SLICE_X48Y68         LUT3 (Prop_lut3_I2_O)        0.152     8.624 f  nolabel_line377/num_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.594     9.217    nolabel_line379/num_reg[13]_C_0
    SLICE_X48Y68         FDCE                                         f  nolabel_line379/num_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.431    14.772    nolabel_line379/clk_IBUF_BUFG
    SLICE_X48Y68         FDCE                                         r  nolabel_line379/num_reg[13]_C/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X48Y68         FDCE (Recov_fdce_C_CLR)     -0.607    14.388    nolabel_line379/num_reg[13]_C
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.890ns (20.652%)  route 3.420ns (79.348%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.548     5.069    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/clk_IBUF_BUFG
    SLICE_X30Y64         FDCE                                         r  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.518     5.587 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C/Q
                         net (fo=3, routed)           0.682     6.269    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q_reg[0]_C_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I2_O)        0.124     6.393 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/Q[0]_C_i_1__0/O
                         net (fo=3, routed)           1.003     7.396    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/numMemory[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.520 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[4]_LDC_i_3/O
                         net (fo=2, routed)           1.197     8.717    nolabel_line377/chosenData[4]
    SLICE_X42Y72         LUT3 (Prop_lut3_I2_O)        0.124     8.841 f  nolabel_line377/num_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.538     9.378    nolabel_line379/num_reg[4]_P_0
    SLICE_X43Y72         FDPE                                         f  nolabel_line379/num_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.423    14.764    nolabel_line379/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  nolabel_line379/num_reg[4]_P/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X43Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    14.556    nolabel_line379/num_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[9]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.276ns (25.562%)  route 0.804ns (74.438%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.553     1.436    nolabel_line379/FileB/REG_FILE_0/MEMORY_2/clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/Q
                         net (fo=3, routed)           0.136     1.713    nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C_n_0
    SLICE_X30Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.758 f  nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q[1]_C_i_1__13/O
                         net (fo=3, routed)           0.132     1.891    nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[9]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.936 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[9]_LDC_i_3/O
                         net (fo=2, routed)           0.345     2.281    nolabel_line377/chosenData[9]
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.326 f  nolabel_line377/num_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.190     2.516    nolabel_line379/num_reg[9]_P_0
    SLICE_X41Y65         FDPE                                         f  nolabel_line379/num_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.825     1.952    nolabel_line379/clk_IBUF_BUFG
    SLICE_X41Y65         FDPE                                         r  nolabel_line379/num_reg[9]_P/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.608    nolabel_line379/num_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[15]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.277ns (26.538%)  route 0.767ns (73.462%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.548     1.431    nolabel_line379/FileB/REG_FILE_0/MEMORY_3/clk_IBUF_BUFG
    SLICE_X31Y74         FDPE                                         r  nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.572 r  nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/Q
                         net (fo=3, routed)           0.145     1.717    nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.762 r  nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q[3]_C_i_1__14/O
                         net (fo=3, routed)           0.104     1.867    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_P[11]
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.912 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_LDC_i_3/O
                         net (fo=2, routed)           0.325     2.237    nolabel_line377/chosenData[15]
    SLICE_X46Y72         LUT3 (Prop_lut3_I2_O)        0.046     2.283 f  nolabel_line377/num_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.475    nolabel_line379/num_reg[15]_C_0
    SLICE_X46Y71         FDCE                                         f  nolabel_line379/num_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.820     1.947    nolabel_line379/clk_IBUF_BUFG
    SLICE_X46Y71         FDCE                                         r  nolabel_line379/num_reg[15]_C/C
                         clock pessimism             -0.249     1.698    
    SLICE_X46Y71         FDCE (Remov_fdce_C_CLR)     -0.133     1.565    nolabel_line379/num_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.276ns (30.677%)  route 0.624ns (69.323%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.551     1.434    nolabel_line379/FileB/REG_FILE_1/MEMORY_0/clk_IBUF_BUFG
    SLICE_X39Y71         FDCE                                         r  nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_C/Q
                         net (fo=3, routed)           0.119     1.694    nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q_reg[2]_C_n_0
    SLICE_X38Y70         LUT3 (Prop_lut3_I2_O)        0.045     1.739 f  nolabel_line379/FileB/REG_FILE_1/MEMORY_0/Q[2]_C_i_1__7/O
                         net (fo=3, routed)           0.248     1.987    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/num_reg[3]_P[6]
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.032 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/num_reg[2]_LDC_i_3/O
                         net (fo=2, routed)           0.143     2.175    nolabel_line377/chosenData[2]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.045     2.220 f  nolabel_line377/num_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.114     2.334    nolabel_line379/num_reg[2]_P_0
    SLICE_X47Y67         FDPE                                         f  nolabel_line379/num_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.823     1.951    nolabel_line379/clk_IBUF_BUFG
    SLICE_X47Y67         FDPE                                         r  nolabel_line379/num_reg[2]_P/C
                         clock pessimism             -0.478     1.473    
    SLICE_X47Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.378    nolabel_line379/num_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.276ns (24.321%)  route 0.859ns (75.679%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    nolabel_line379/FileB/REG_FILE_2/MEMORY_1/clk_IBUF_BUFG
    SLICE_X32Y73         FDPE                                         r  nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_P/Q
                         net (fo=3, routed)           0.098     1.671    nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q_reg[0]_P_n_0
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.716 f  nolabel_line379/FileB/REG_FILE_2/MEMORY_1/Q[0]_C_i_1__4/O
                         net (fo=3, routed)           0.153     1.869    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[0]
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.914 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[4]_LDC_i_3/O
                         net (fo=2, routed)           0.425     2.339    nolabel_line377/chosenData[4]
    SLICE_X42Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.384 f  nolabel_line377/num_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.183     2.567    nolabel_line379/num_reg[4]_P_0
    SLICE_X43Y72         FDPE                                         f  nolabel_line379/num_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.945    nolabel_line379/clk_IBUF_BUFG
    SLICE_X43Y72         FDPE                                         r  nolabel_line379/num_reg[4]_P/C
                         clock pessimism             -0.249     1.696    
    SLICE_X43Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.601    nolabel_line379/num_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[9]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.277ns (25.572%)  route 0.806ns (74.428%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.553     1.436    nolabel_line379/FileB/REG_FILE_0/MEMORY_2/clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C/Q
                         net (fo=3, routed)           0.136     1.713    nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q_reg[1]_C_n_0
    SLICE_X30Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.758 r  nolabel_line379/FileB/REG_FILE_0/MEMORY_2/Q[1]_C_i_1__13/O
                         net (fo=3, routed)           0.132     1.891    nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[11]_P[9]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.936 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_2/num_reg[9]_LDC_i_3/O
                         net (fo=2, routed)           0.345     2.281    nolabel_line377/chosenData[9]
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.046     2.327 f  nolabel_line377/num_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.193     2.519    nolabel_line379/num_reg[9]_C_0
    SLICE_X40Y65         FDCE                                         f  nolabel_line379/num_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.825     1.952    nolabel_line379/clk_IBUF_BUFG
    SLICE_X40Y65         FDCE                                         r  nolabel_line379/num_reg[9]_C/C
                         clock pessimism             -0.249     1.703    
    SLICE_X40Y65         FDCE (Remov_fdce_C_CLR)     -0.154     1.549    nolabel_line379/num_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.279ns (26.074%)  route 0.791ns (73.926%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.442    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/clk_IBUF_BUFG
    SLICE_X33Y60         FDPE                                         r  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.583 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_P/Q
                         net (fo=3, routed)           0.147     1.731    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[0]_P_n_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.776 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q[0]_C_i_1/O
                         net (fo=3, routed)           0.107     1.883    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/numMemory[0]
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.928 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/num_reg[0]_LDC_i_3/O
                         net (fo=2, routed)           0.347     2.275    nolabel_line377/chosenData[0]
    SLICE_X43Y69         LUT3 (Prop_lut3_I2_O)        0.048     2.323 f  nolabel_line377/num_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.189     2.512    nolabel_line379/num_reg[0]_P_0
    SLICE_X43Y71         FDPE                                         f  nolabel_line379/num_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.819     1.946    nolabel_line379/clk_IBUF_BUFG
    SLICE_X43Y71         FDPE                                         r  nolabel_line379/num_reg[0]_P/C
                         clock pessimism             -0.249     1.697    
    SLICE_X43Y71         FDPE (Remov_fdpe_C_PRE)     -0.157     1.540    nolabel_line379/num_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.276ns (24.054%)  route 0.871ns (75.946%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    nolabel_line379/FileB/REG_FILE_1/MEMORY_1/clk_IBUF_BUFG
    SLICE_X29Y73         FDPE                                         r  nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.573 f  nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/Q
                         net (fo=3, routed)           0.147     1.721    nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.766 f  nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q[3]_C_i_1__8/O
                         net (fo=3, routed)           0.094     1.859    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[7]
    SLICE_X29Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.904 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_LDC_i_3/O
                         net (fo=2, routed)           0.411     2.316    nolabel_line377/chosenData[7]
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.361 f  nolabel_line377/num_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.219     2.580    nolabel_line379/num_reg[7]_P_0
    SLICE_X47Y72         FDPE                                         f  nolabel_line379/num_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.818     1.946    nolabel_line379/clk_IBUF_BUFG
    SLICE_X47Y72         FDPE                                         r  nolabel_line379/num_reg[7]_P/C
                         clock pessimism             -0.249     1.697    
    SLICE_X47Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.602    nolabel_line379/num_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[15]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.276ns (23.962%)  route 0.876ns (76.038%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.548     1.431    nolabel_line379/FileB/REG_FILE_0/MEMORY_3/clk_IBUF_BUFG
    SLICE_X31Y74         FDPE                                         r  nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.572 f  nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P/Q
                         net (fo=3, routed)           0.145     1.717    nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q_reg[3]_P_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.762 f  nolabel_line379/FileB/REG_FILE_0/MEMORY_3/Q[3]_C_i_1__14/O
                         net (fo=3, routed)           0.104     1.867    nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_P[11]
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.912 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_3/num_reg[15]_LDC_i_3/O
                         net (fo=2, routed)           0.325     2.237    nolabel_line377/chosenData[15]
    SLICE_X46Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.282 f  nolabel_line377/num_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.301     2.583    nolabel_line379/num_reg[15]_P_0
    SLICE_X47Y71         FDPE                                         f  nolabel_line379/num_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.820     1.947    nolabel_line379/clk_IBUF_BUFG
    SLICE_X47Y71         FDPE                                         r  nolabel_line379/num_reg[15]_P/C
                         clock pessimism             -0.249     1.698    
    SLICE_X47Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.603    nolabel_line379/num_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[7]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.274ns (24.498%)  route 0.844ns (75.502%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    nolabel_line379/FileB/REG_FILE_1/MEMORY_1/clk_IBUF_BUFG
    SLICE_X29Y73         FDPE                                         r  nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.573 r  nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P/Q
                         net (fo=3, routed)           0.147     1.721    nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q_reg[3]_P_n_0
    SLICE_X29Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.766 r  nolabel_line379/FileB/REG_FILE_1/MEMORY_1/Q[3]_C_i_1__8/O
                         net (fo=3, routed)           0.094     1.859    nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_P[7]
    SLICE_X29Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.904 r  nolabel_line379/FileB/REG_FILE_3/MEMORY_1/num_reg[7]_LDC_i_3/O
                         net (fo=2, routed)           0.411     2.316    nolabel_line377/chosenData[7]
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.043     2.359 f  nolabel_line377/num_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.551    nolabel_line379/num_reg[7]_C_0
    SLICE_X46Y73         FDCE                                         f  nolabel_line379/num_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    nolabel_line379/clk_IBUF_BUFG
    SLICE_X46Y73         FDCE                                         r  nolabel_line379/num_reg[7]_C/C
                         clock pessimism             -0.249     1.695    
    SLICE_X46Y73         FDCE (Remov_fdce_C_CLR)     -0.133     1.562    nolabel_line379/num_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line379/num_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.276ns (23.867%)  route 0.880ns (76.133%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.560     1.443    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/clk_IBUF_BUFG
    SLICE_X29Y59         FDPE                                         r  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_P/Q
                         net (fo=3, routed)           0.147     1.732    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q_reg[1]_P_n_0
    SLICE_X29Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.777 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/Q[1]_C_i_1/O
                         net (fo=3, routed)           0.196     1.973    nolabel_line379/FileB/REG_FILE_3/MEMORY_0/numMemory[1]
    SLICE_X29Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.018 f  nolabel_line379/FileB/REG_FILE_3/MEMORY_0/num_reg[1]_LDC_i_3/O
                         net (fo=2, routed)           0.347     2.365    nolabel_line377/chosenData[1]
    SLICE_X41Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.410 f  nolabel_line377/num_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.190     2.600    nolabel_line379/num_reg[1]_P_0
    SLICE_X41Y63         FDPE                                         f  nolabel_line379/num_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.826     1.953    nolabel_line379/clk_IBUF_BUFG
    SLICE_X41Y63         FDPE                                         r  nolabel_line379/num_reg[1]_P/C
                         clock pessimism             -0.249     1.704    
    SLICE_X41Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     1.609    nolabel_line379/num_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.991    





