
*** Running vivado
    with args -log pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1112.930 ; gain = 181.086 ; free physical = 1455 ; free virtual = 10714
INFO: [Synth 8-638] synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/synth/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0' (7#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_amp_mod_pid_only/pid_vco_amp_mod_pid_only.srcs/sources_1/bd/pid_vco_amp_mod_pid_only_wrapper/ip/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0/synth/pid_vco_amp_mod_pid_only_wrapper_proc_sys_reset_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1154.398 ; gain = 222.555 ; free physical = 1289 ; free virtual = 10544
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1154.398 ; gain = 222.555 ; free physical = 1279 ; free virtual = 10534
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1491.797 ; gain = 0.000 ; free physical = 872 ; free virtual = 10129
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 644 ; free virtual = 9905
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 644 ; free virtual = 9905
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 643 ; free virtual = 9903
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 606 ; free virtual = 9860
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:26 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 555 ; free virtual = 9813
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 695 ; free virtual = 10156
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 691 ; free virtual = 10154
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 665 ; free virtual = 10133
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:02:06 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 576 ; free virtual = 10091
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:02:06 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 576 ; free virtual = 10091
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:02:06 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 575 ; free virtual = 10090
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:02:06 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 575 ; free virtual = 10090
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:02:06 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 569 ; free virtual = 10090
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:02:06 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 568 ; free virtual = 10090

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:02:06 . Memory (MB): peak = 1491.797 ; gain = 559.953 ; free physical = 568 ; free virtual = 10090
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:53 . Memory (MB): peak = 1491.805 ; gain = 459.457 ; free physical = 251 ; free virtual = 9910
