Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan  6 11:37:28 2020
| Host         : DESKTOP-GIJDBOU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: display_timings_inst/o_sy_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.764        0.000                      0                  142        0.122        0.000                      0                  142        0.538        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_fb      {0.000 25.000}       50.000          20.000          
  pix_clk     {0.000 6.734}        13.468          74.250          
  pix_clk_5x  {0.000 1.347}        2.694           371.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  
  pix_clk           0.764        0.000                      0                  142        0.122        0.000                      0                  142        6.234        0.000                       0                    87  
  pix_clk_5x                                                                                                                                                    0.538        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.603ns  (logic 3.446ns (27.344%)  route 9.157ns (72.656%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 19.341 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 f  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 r  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 f  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 f  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          1.211    12.337    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.636 f  display_timings_inst/o_tmds[8]_i_5__0/O
                         net (fo=1, routed)           0.557    13.193    display_timings_inst/o_tmds[8]_i_5__0_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I2_O)        0.124    13.317 r  display_timings_inst/o_tmds[8]_i_2__0/O
                         net (fo=32, routed)          0.668    13.985    gfx_compositor_inst/sprite_compositor_1/o_tmds_reg[3]
    SLICE_X34Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.109 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[3]_i_3__0/O
                         net (fo=12, routed)          1.016    15.125    gfx_compositor_inst/sprite_compositor_1/o_sy_reg[3]_0
    SLICE_X34Y16         LUT3 (Prop_lut3_I0_O)        0.124    15.249 r  gfx_compositor_inst/sprite_compositor_1/bias[1]_i_2__0/O
                         net (fo=13, routed)          0.787    16.037    gfx_compositor_inst/sprite_compositor_1/o_sy_reg[3]_1
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.117    16.154 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_9__0/O
                         net (fo=1, routed)           1.188    17.341    display_timings_inst/bias_reg[4]_8
    SLICE_X31Y18         LUT6 (Prop_lut6_I1_O)        0.332    17.673 f  display_timings_inst/bias[4]_i_3__0/O
                         net (fo=1, routed)           0.951    18.625    display_timings_inst/bias[4]_i_3__0_n_0
    SLICE_X32Y17         LUT5 (Prop_lut5_I0_O)        0.124    18.749 r  display_timings_inst/bias[4]_i_2__0/O
                         net (fo=1, routed)           0.000    18.749    dvi_out/encode_ch0/D[2]
    SLICE_X32Y17         FDRE                                         r  dvi_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.571    19.341    dvi_out/encode_ch0/CLK
    SLICE_X32Y17         FDRE                                         r  dvi_out/encode_ch0/bias_reg[4]/C
                         clock pessimism              0.311    19.652    
                         clock uncertainty           -0.168    19.484    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)        0.029    19.513    dvi_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         19.513    
                         arrival time                         -18.749    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 3.798ns (30.291%)  route 8.740ns (69.709%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 19.342 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 r  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 f  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 r  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.936    12.062    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.361 r  display_timings_inst/o_tmds[8]_i_7/O
                         net (fo=2, routed)           0.638    12.999    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_25_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.118    13.117 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[8]_i_5/O
                         net (fo=4, routed)           0.773    13.890    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.326    14.216 r  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=30, routed)          0.634    14.849    gfx_compositor_inst/sprite_compositor_1/bias_reg[2]_3
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.973 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1/O
                         net (fo=10, routed)          0.671    15.645    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.769 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_20/O
                         net (fo=12, routed)          0.719    16.488    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_35_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124    16.612 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_12/O
                         net (fo=3, routed)           0.865    17.476    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_19_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.154    17.630 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[7]_i_3/O
                         net (fo=7, routed)           0.727    18.357    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I0_O)        0.327    18.684 r  display_timings_inst/o_tmds[9]_i_1__1/O
                         net (fo=1, routed)           0.000    18.684    dvi_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X39Y17         FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.572    19.342    dvi_out/encode_ch1/CLK
    SLICE_X39Y17         FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism              0.311    19.653    
                         clock uncertainty           -0.168    19.485    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.029    19.514    dvi_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         19.514    
                         arrival time                         -18.684    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.570ns  (logic 3.793ns (30.175%)  route 8.777ns (69.825%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 19.346 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 r  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 f  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 r  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.936    12.062    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.361 r  display_timings_inst/o_tmds[8]_i_7/O
                         net (fo=2, routed)           0.638    12.999    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_25_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.118    13.117 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[8]_i_5/O
                         net (fo=4, routed)           0.773    13.890    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.326    14.216 r  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=30, routed)          0.634    14.849    gfx_compositor_inst/sprite_compositor_1/bias_reg[2]_3
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.973 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1/O
                         net (fo=10, routed)          0.671    15.645    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.769 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_20/O
                         net (fo=12, routed)          0.706    16.475    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_35_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.150    16.625 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_13__1/O
                         net (fo=2, routed)           0.837    17.462    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_13__1_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.326    17.788 r  gfx_compositor_inst/sprite_compositor_1/bias[3]_i_3/O
                         net (fo=1, routed)           0.804    18.592    gfx_compositor_inst/sprite_compositor_1/bias[3]_i_3_n_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.716 r  gfx_compositor_inst/sprite_compositor_1/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    18.716    dvi_out/encode_ch1/bias_reg[4]_7[0]
    SLICE_X34Y11         FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.576    19.346    dvi_out/encode_ch1/CLK
    SLICE_X34Y11         FDRE                                         r  dvi_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.311    19.657    
                         clock uncertainty           -0.168    19.489    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077    19.566    dvi_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         19.566    
                         arrival time                         -18.716    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.563ns  (logic 3.798ns (30.231%)  route 8.765ns (69.769%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 19.342 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 r  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 f  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 r  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.936    12.062    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.361 r  display_timings_inst/o_tmds[8]_i_7/O
                         net (fo=2, routed)           0.638    12.999    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_25_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.118    13.117 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[8]_i_5/O
                         net (fo=4, routed)           0.773    13.890    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.326    14.216 r  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=30, routed)          0.634    14.849    gfx_compositor_inst/sprite_compositor_1/bias_reg[2]_3
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.973 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1/O
                         net (fo=10, routed)          0.671    15.645    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.769 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_20/O
                         net (fo=12, routed)          0.719    16.488    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_35_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124    16.612 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_12/O
                         net (fo=3, routed)           0.865    17.476    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_19_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.154    17.630 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[7]_i_3/O
                         net (fo=7, routed)           0.752    18.382    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X38Y17         LUT4 (Prop_lut4_I2_O)        0.327    18.709 r  display_timings_inst/o_tmds[0]_i_1/O
                         net (fo=1, routed)           0.000    18.709    dvi_out/encode_ch1/o_tmds_reg[0]_0
    SLICE_X38Y17         FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.572    19.342    dvi_out/encode_ch1/CLK
    SLICE_X38Y17         FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[0]/C
                         clock pessimism              0.311    19.653    
                         clock uncertainty           -0.168    19.485    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.081    19.566    dvi_out/encode_ch1/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         19.566    
                         arrival time                         -18.709    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.514ns  (logic 3.798ns (30.351%)  route 8.716ns (69.649%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 19.344 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 r  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 f  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 r  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.936    12.062    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.361 r  display_timings_inst/o_tmds[8]_i_7/O
                         net (fo=2, routed)           0.638    12.999    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_25_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.118    13.117 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[8]_i_5/O
                         net (fo=4, routed)           0.773    13.890    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.326    14.216 r  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=30, routed)          0.634    14.849    gfx_compositor_inst/sprite_compositor_1/bias_reg[2]_3
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.973 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1/O
                         net (fo=10, routed)          0.671    15.645    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.769 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_20/O
                         net (fo=12, routed)          0.719    16.488    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_35_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124    16.612 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_12/O
                         net (fo=3, routed)           0.865    17.476    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_19_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.154    17.630 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[7]_i_3/O
                         net (fo=7, routed)           0.702    18.332    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.327    18.659 r  display_timings_inst/o_tmds[2]_i_1/O
                         net (fo=1, routed)           0.000    18.659    dvi_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X39Y15         FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.574    19.344    dvi_out/encode_ch1/CLK
    SLICE_X39Y15         FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism              0.311    19.655    
                         clock uncertainty           -0.168    19.487    
    SLICE_X39Y15         FDSE (Setup_fdse_C_D)        0.031    19.518    dvi_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                         -18.659    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.480ns  (logic 3.831ns (30.697%)  route 8.649ns (69.303%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 19.338 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 f  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 r  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 f  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 f  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.939    12.065    gfx_compositor_inst/sprite_compositor_1/o_tmds_reg[0]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.299    12.364 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[0]_i_2__0/O
                         net (fo=21, routed)          0.727    13.092    gfx_compositor_inst/sprite_compositor_1/o_sy_reg[0]_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I0_O)        0.124    13.216 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[1]_i_2__0/O
                         net (fo=5, routed)           0.784    14.000    display_timings_inst/o_tmds_reg[1]_0
    SLICE_X34Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.124 r  display_timings_inst/o_tmds[4]_i_2/O
                         net (fo=5, routed)           0.341    14.465    display_timings_inst/o_sy_reg[4]_4
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.589 r  display_timings_inst/bias[4]_i_27__0/O
                         net (fo=12, routed)          0.650    15.239    display_timings_inst/o_sy_reg[5]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.363 r  display_timings_inst/bias[4]_i_11/O
                         net (fo=7, routed)           1.004    16.367    display_timings_inst/o_sy_reg[2]_4
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.150    16.517 r  display_timings_inst/bias[4]_i_4__0/O
                         net (fo=12, routed)          0.966    17.482    display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.358    17.840 r  display_timings_inst/bias[1]_i_3/O
                         net (fo=3, routed)           0.460    18.300    gfx_compositor_inst/sprite_compositor_1/bias_reg[1]_4
    SLICE_X32Y19         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  gfx_compositor_inst/sprite_compositor_1/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.626    dvi_out/encode_ch0/D[0]
    SLICE_X32Y19         FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.568    19.338    dvi_out/encode_ch0/CLK
    SLICE_X32Y19         FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/C
                         clock pessimism              0.311    19.649    
                         clock uncertainty           -0.168    19.481    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.031    19.512    dvi_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -18.626    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.556ns  (logic 3.791ns (30.192%)  route 8.765ns (69.808%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 19.342 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 r  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 f  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 r  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.936    12.062    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.361 r  display_timings_inst/o_tmds[8]_i_7/O
                         net (fo=2, routed)           0.638    12.999    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_25_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.118    13.117 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[8]_i_5/O
                         net (fo=4, routed)           0.773    13.890    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.326    14.216 r  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=30, routed)          0.634    14.849    gfx_compositor_inst/sprite_compositor_1/bias_reg[2]_3
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.973 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1/O
                         net (fo=10, routed)          0.671    15.645    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.769 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_20/O
                         net (fo=12, routed)          0.719    16.488    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_35_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124    16.612 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_12/O
                         net (fo=3, routed)           0.865    17.476    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_19_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.154    17.630 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[7]_i_3/O
                         net (fo=7, routed)           0.752    18.382    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X38Y17         LUT4 (Prop_lut4_I3_O)        0.320    18.702 r  display_timings_inst/o_tmds[6]_i_1/O
                         net (fo=1, routed)           0.000    18.702    dvi_out/encode_ch1/o_tmds_reg[6]_0
    SLICE_X38Y17         FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.572    19.342    dvi_out/encode_ch1/CLK
    SLICE_X38Y17         FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[6]/C
                         clock pessimism              0.311    19.653    
                         clock uncertainty           -0.168    19.485    
    SLICE_X38Y17         FDSE (Setup_fdse_C_D)        0.118    19.603    dvi_out/encode_ch1/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         19.603    
                         arrival time                         -18.702    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.509ns  (logic 3.793ns (30.323%)  route 8.716ns (69.677%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 19.344 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 r  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 f  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 r  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.936    12.062    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.361 r  display_timings_inst/o_tmds[8]_i_7/O
                         net (fo=2, routed)           0.638    12.999    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_25_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.118    13.117 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[8]_i_5/O
                         net (fo=4, routed)           0.773    13.890    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.326    14.216 r  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=30, routed)          0.634    14.849    gfx_compositor_inst/sprite_compositor_1/bias_reg[2]_3
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.973 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1/O
                         net (fo=10, routed)          0.671    15.645    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.769 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_20/O
                         net (fo=12, routed)          0.719    16.488    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_35_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124    16.612 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_12/O
                         net (fo=3, routed)           0.865    17.476    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_19_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.154    17.630 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[7]_i_3/O
                         net (fo=7, routed)           0.702    18.332    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.322    18.654 r  display_timings_inst/o_tmds[4]_i_1/O
                         net (fo=1, routed)           0.000    18.654    dvi_out/encode_ch1/o_tmds_reg[4]_0
    SLICE_X39Y15         FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.574    19.344    dvi_out/encode_ch1/CLK
    SLICE_X39Y15         FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[4]/C
                         clock pessimism              0.311    19.655    
                         clock uncertainty           -0.168    19.487    
    SLICE_X39Y15         FDSE (Setup_fdse_C_D)        0.075    19.562    dvi_out/encode_ch1/o_tmds_reg[4]
  -------------------------------------------------------------------
                         required time                         19.562    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.448ns  (logic 3.831ns (30.776%)  route 8.617ns (69.223%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 19.337 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 f  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 r  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 f  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 f  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.939    12.065    gfx_compositor_inst/sprite_compositor_1/o_tmds_reg[0]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.299    12.364 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[0]_i_2__0/O
                         net (fo=21, routed)          0.727    13.092    gfx_compositor_inst/sprite_compositor_1/o_sy_reg[0]_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I0_O)        0.124    13.216 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[1]_i_2__0/O
                         net (fo=5, routed)           0.784    14.000    display_timings_inst/o_tmds_reg[1]_0
    SLICE_X34Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.124 r  display_timings_inst/o_tmds[4]_i_2/O
                         net (fo=5, routed)           0.341    14.465    display_timings_inst/o_sy_reg[4]_4
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.589 r  display_timings_inst/bias[4]_i_27__0/O
                         net (fo=12, routed)          0.650    15.239    display_timings_inst/o_sy_reg[5]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.363 r  display_timings_inst/bias[4]_i_11/O
                         net (fo=7, routed)           1.004    16.367    display_timings_inst/o_sy_reg[2]_4
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.150    16.517 r  display_timings_inst/bias[4]_i_4__0/O
                         net (fo=12, routed)          0.966    17.482    display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.358    17.840 r  display_timings_inst/bias[1]_i_3/O
                         net (fo=3, routed)           0.428    18.268    display_timings_inst/bias_reg[4]_3
    SLICE_X35Y21         LUT6 (Prop_lut6_I1_O)        0.326    18.594 r  display_timings_inst/o_tmds[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.594    dvi_out/encode_ch0/o_tmds0_in[1]
    SLICE_X35Y21         FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.567    19.337    dvi_out/encode_ch0/CLK
    SLICE_X35Y21         FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[1]/C
                         clock pessimism              0.311    19.648    
                         clock uncertainty           -0.168    19.480    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.031    19.511    dvi_out/encode_ch0/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                         19.511    
                         arrival time                         -18.594    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/o_tmds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pix_clk rise@13.468ns - pix_clk rise@0.000ns)
  Data Path Delay:        12.388ns  (logic 3.798ns (30.659%)  route 8.590ns (69.341%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.876ns = ( 19.344 - 13.468 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.664    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.752 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.684     4.437    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.533 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.613     6.146    display_timings_inst/CLK
    SLICE_X31Y18         FDSE                                         r  display_timings_inst/o_sy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDSE (Prop_fdse_C_Q)         0.456     6.602 r  display_timings_inst/o_sy_reg[1]/Q
                         net (fo=25, routed)          0.493     7.095    display_timings_inst/Q[1]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     7.219 r  display_timings_inst/o_tmds[5]_i_20/O
                         net (fo=1, routed)           0.000     7.219    display_timings_inst/o_tmds[5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.752 r  display_timings_inst/o_tmds_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.752    display_timings_inst/o_tmds_reg[5]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.075 r  display_timings_inst/o_tmds_reg[5]_i_11/O[1]
                         net (fo=19, routed)          0.898     8.974    display_timings_inst/gfx_compositor_inst/sprite_compositor_1/sprite_render_y00_out[5]
    SLICE_X29Y16         LUT4 (Prop_lut4_I0_O)        0.306     9.280 r  display_timings_inst/o_tmds[0]_i_24/O
                         net (fo=2, routed)           0.583     9.863    display_timings_inst/o_tmds[0]_i_24_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.987 f  display_timings_inst/o_tmds[0]_i_11/O
                         net (fo=1, routed)           0.803    10.790    display_timings_inst/o_tmds[0]_i_11_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  display_timings_inst/o_tmds[0]_i_5/O
                         net (fo=1, routed)           0.000    10.914    display_timings_inst/o_tmds[0]_i_5_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    11.126 r  display_timings_inst/o_tmds_reg[0]_i_4/O
                         net (fo=26, routed)          0.936    12.062    display_timings_inst/sprite_x_flip_reg_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.299    12.361 r  display_timings_inst/o_tmds[8]_i_7/O
                         net (fo=2, routed)           0.638    12.999    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_25_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.118    13.117 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[8]_i_5/O
                         net (fo=4, routed)           0.773    13.890    display_timings_inst/o_tmds_reg[7]_1
    SLICE_X36Y14         LUT5 (Prop_lut5_I3_O)        0.326    14.216 r  display_timings_inst/o_tmds[8]_i_2/O
                         net (fo=30, routed)          0.634    14.849    gfx_compositor_inst/sprite_compositor_1/bias_reg[2]_3
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.973 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1/O
                         net (fo=10, routed)          0.671    15.645    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_34__1_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.124    15.769 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_20/O
                         net (fo=12, routed)          0.719    16.488    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_35_0
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124    16.612 r  gfx_compositor_inst/sprite_compositor_1/bias[4]_i_12/O
                         net (fo=3, routed)           0.865    17.476    gfx_compositor_inst/sprite_compositor_1/bias[4]_i_19_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.154    17.630 r  gfx_compositor_inst/sprite_compositor_1/o_tmds[7]_i_3/O
                         net (fo=7, routed)           0.577    18.207    display_timings_inst/o_tmds_reg[6]_0
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.327    18.534 r  display_timings_inst/o_tmds[1]_i_1/O
                         net (fo=1, routed)           0.000    18.534    dvi_out/encode_ch1/o_tmds_reg[1]_0
    SLICE_X39Y15         FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   13.468    13.468 r  
    H4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    14.829 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.991    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.074 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.605    17.679    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.770 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          1.574    19.344    dvi_out/encode_ch1/CLK
    SLICE_X39Y15         FDRE                                         r  dvi_out/encode_ch1/o_tmds_reg[1]/C
                         clock pessimism              0.311    19.655    
                         clock uncertainty           -0.168    19.487    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)        0.029    19.516    dvi_out/encode_ch1/o_tmds_reg[1]
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                         -18.534    
  -------------------------------------------------------------------
                         slack                                  0.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.791    dvi_out/async_reset_instance/CLK
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.932 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     1.988    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.862     2.339    dvi_out/async_reset_instance/CLK
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.548     1.791    
    SLICE_X39Y10         FDPE (Hold_fdpe_C_D)         0.075     1.866    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.791    dvi_out/async_reset_instance/CLK
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.128     1.919 r  dvi_out/async_reset_instance/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.119     2.039    dvi_out/async_reset_instance/rst_shf[1]
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.862     2.339    dvi_out/async_reset_instance/CLK
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
                         clock pessimism             -0.548     1.791    
    SLICE_X39Y10         FDPE (Hold_fdpe_C_D)         0.012     1.803    dvi_out/async_reset_instance/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/serialize_chc/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.141ns (15.895%)  route 0.746ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.791    dvi_out/async_reset_instance/CLK
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.932 r  dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.746     2.678    dvi_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y25         OSERDESE2                                    r  dvi_out/serialize_chc/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.848     2.325    dvi_out/serialize_chc/CLK
    OLOGIC_X1Y25         OSERDESE2                                    r  dvi_out/serialize_chc/slave10/CLKDIV
                         clock pessimism             -0.511     1.814    
    OLOGIC_X1Y25         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.373    dvi_out/serialize_chc/slave10
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch2/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch2/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.951%)  route 0.219ns (54.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.791    dvi_out/encode_ch2/CLK
    SLICE_X33Y11         FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvi_out/encode_ch2/bias_reg[1]/Q
                         net (fo=12, routed)          0.219     2.151    dvi_out/encode_ch2/Q[0]
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.045     2.196 r  dvi_out/encode_ch2/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.196    dvi_out/encode_ch2/bias[1]_i_1__1_n_0
    SLICE_X33Y11         FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.861     2.338    dvi_out/encode_ch2/CLK
    SLICE_X33Y11         FDRE                                         r  dvi_out/encode_ch2/bias_reg[1]/C
                         clock pessimism             -0.547     1.791    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.091     1.882    dvi_out/encode_ch2/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch0/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.271ns (59.255%)  route 0.186ns (40.745%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.559     1.759    dvi_out/encode_ch0/CLK
    SLICE_X30Y18         FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.923 r  dvi_out/encode_ch0/bias_reg[2]/Q
                         net (fo=13, routed)          0.186     2.109    dvi_out/encode_ch0/bias_reg[4]_2[1]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.045     2.154 r  dvi_out/encode_ch0/bias[2]_i_2__0/O
                         net (fo=1, routed)           0.000     2.154    dvi_out/encode_ch0/bias[2]_i_2__0_n_0
    SLICE_X30Y18         MUXF7 (Prop_muxf7_I0_O)      0.062     2.216 r  dvi_out/encode_ch0/bias_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    dvi_out/encode_ch0/bias_reg[2]_i_1_n_0
    SLICE_X30Y18         FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.826     2.303    dvi_out/encode_ch0/CLK
    SLICE_X30Y18         FDRE                                         r  dvi_out/encode_ch0/bias_reg[2]/C
                         clock pessimism             -0.544     1.759    
    SLICE_X30Y18         FDRE (Hold_fdre_C_D)         0.134     1.893    dvi_out/encode_ch0/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.443%)  route 0.242ns (56.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.589     1.789    display_timings_inst/CLK
    SLICE_X33Y15         FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     1.930 f  display_timings_inst/o_sx_reg[0]/Q
                         net (fo=15, routed)          0.242     2.172    display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X33Y15         LUT1 (Prop_lut1_I0_O)        0.045     2.217 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.217    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  display_timings_inst/o_sx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.857     2.334    display_timings_inst/CLK
    SLICE_X33Y15         FDRE                                         r  display_timings_inst/o_sx_reg[0]/C
                         clock pessimism             -0.545     1.789    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.091     1.880    display_timings_inst/o_sx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.834%)  route 0.259ns (58.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.561     1.761    display_timings_inst/CLK
    SLICE_X31Y16         FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     1.902 f  display_timings_inst/o_sy_reg[0]/Q
                         net (fo=15, routed)          0.259     2.161    display_timings_inst/Q[0]
    SLICE_X31Y16         LUT1 (Prop_lut1_I0_O)        0.045     2.206 r  display_timings_inst/o_sy[0]_i_1/O
                         net (fo=1, routed)           0.000     2.206    display_timings_inst/o_sy[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  display_timings_inst/o_sy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.828     2.305    display_timings_inst/CLK
    SLICE_X31Y16         FDRE                                         r  display_timings_inst/o_sy_reg[0]/C
                         clock pessimism             -0.544     1.761    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.091     1.852    display_timings_inst/o_sy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch0/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch0/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.509%)  route 0.273ns (59.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.585     1.785    dvi_out/encode_ch0/CLK
    SLICE_X32Y19         FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     1.926 r  dvi_out/encode_ch0/bias_reg[1]/Q
                         net (fo=12, routed)          0.273     2.199    gfx_compositor_inst/sprite_compositor_1/bias_reg[1]_3[0]
    SLICE_X32Y19         LUT3 (Prop_lut3_I1_O)        0.045     2.244 r  gfx_compositor_inst/sprite_compositor_1/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.244    dvi_out/encode_ch0/D[0]
    SLICE_X32Y19         FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.853     2.330    dvi_out/encode_ch0/CLK
    SLICE_X32Y19         FDRE                                         r  dvi_out/encode_ch0/bias_reg[1]/C
                         clock pessimism             -0.545     1.785    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.092     1.877    dvi_out/encode_ch0/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/serialize_chc/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.141ns (14.836%)  route 0.809ns (85.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.791    dvi_out/async_reset_instance/CLK
    SLICE_X39Y10         FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.932 r  dvi_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.809     2.742    dvi_out/serialize_chc/i_rst_oserdes
    OLOGIC_X1Y26         OSERDESE2                                    r  dvi_out/serialize_chc/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.848     2.325    dvi_out/serialize_chc/CLK
    OLOGIC_X1Y26         OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLKDIV
                         clock pessimism             -0.511     1.814    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.373    dvi_out/serialize_chc/master10
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dvi_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.542%)  route 0.284ns (60.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.640    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.690 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.175    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.791    dvi_out/encode_ch1/CLK
    SLICE_X36Y11         FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvi_out/encode_ch1/bias_reg[1]/Q
                         net (fo=13, routed)          0.284     2.217    dvi_out/encode_ch1/Q[0]
    SLICE_X36Y11         LUT3 (Prop_lut3_I1_O)        0.045     2.262 r  dvi_out/encode_ch1/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    dvi_out/encode_ch1/bias[1]_i_1_n_0
    SLICE_X36Y11         FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.867    display_clocks_inst/CLK_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.448    pix_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.477 r  pix_clk_BUFG_inst/O
                         net (fo=85, routed)          0.862     2.339    dvi_out/encode_ch1/CLK
    SLICE_X36Y11         FDRE                                         r  dvi_out/encode_ch1/bias_reg[1]/C
                         clock pessimism             -0.548     1.791    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.092     1.883    dvi_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    pix_clk_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y29     dvi_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y28     dvi_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y27     dvi_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y26     dvi_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y25     dvi_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y32     dvi_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y31     dvi_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y30     dvi_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y15     dvi_out/encode_ch1/o_tmds_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X39Y15     dvi_out/encode_ch1/o_tmds_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X39Y15     dvi_out/encode_ch1/o_tmds_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y15     dvi_out/encode_ch1/o_tmds_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X38Y15     dvi_out/encode_ch1/o_tmds_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X33Y11     dvi_out/encode_ch2/bias_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y15     dvi_out/encode_ch2/o_tmds_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X38Y15     dvi_out/encode_ch2/o_tmds_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X38Y15     dvi_out/encode_ch2/o_tmds_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X34Y11     dvi_out/encode_ch1/bias_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X33Y15     display_timings_inst/o_sx_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X37Y21     display_timings_inst/o_sx_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X35Y22     display_timings_inst/o_sx_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk_5x
  To Clock:  pix_clk_5x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk_5x
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    display_clocks_inst/i_clk_hs_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y29     dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y28     dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y27     dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y26     dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y25     dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y32     dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y31     dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y30     dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



