###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID cadpc24)
#  Generated on:      Thu Apr 11 01:24:49 2024
#  Design:            ibex_top
#  Command:           create_ccopt_clock_tree_spec -file ccopt_clock_tree.spec
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# The following pins are clock sources
set_ccopt_property cts_is_sdc_clock_root -pin clk_i true

# Clocks present at pin clk_i
#   clk_i (period 10.000ns) in timing_config typical_constraint([../../../dc_syn/dc/ibex/ibex_top.syn.sdc])
create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -early -clock_tree clk_i 0.010
set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -late -clock_tree clk_i 0.010
set_ccopt_property source_driver -clock_tree clk_i {INVX1TS/A INVX1TS/Y}
set_ccopt_property source_max_capacitance -clock_tree clk_i 0.005
# Clock period setting for source pin of clk_i
set_ccopt_property clock_period -pin clk_i 10

##############################################################################
##
## Timing connectivity based skew groups: off
##
##############################################################################
set_ccopt_property timing_connectivity_info {}

# Skew group to balance non generated clock:clk_i in timing_config:typical_constraint (sdc ../../../dc_syn/dc/ibex/ibex_top.syn.sdc)
create_ccopt_skew_group -name clk_i/typical_constraint -sources clk_i -auto_sinks
set_ccopt_property include_source_latency -skew_group clk_i/typical_constraint true
set_ccopt_property extracted_from_clock_name -skew_group clk_i/typical_constraint clk_i
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/typical_constraint typical_constraint
set_ccopt_property extracted_from_delay_corners -skew_group clk_i/typical_constraint typical_dly

set_ccopt_property ideal_net -net clk_i true
set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin clk_i 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin clk_i 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin clk_i 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin clk_i 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_clock_gate_i/U2/B 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_clock_gate_i/U2/B 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_clock_gate_i/U2/B 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_clock_gate_i/U2/B 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_busy_q_reg_0_/CK 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_busy_q_reg_0_/CK 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_busy_q_reg_0_/CK 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_busy_q_reg_0_/CK 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_clock_gate_i/en_latch_reg/GN 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_clock_gate_i/en_latch_reg/GN 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_clock_gate_i/en_latch_reg/GN 0.000
set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_clock_gate_i/en_latch_reg/GN 0.000

check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

