
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/libquantum_964B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500058 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500058 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 18196265 heartbeat IPC: 0.637097 cumulative IPC: 0.637097 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 41808799 heartbeat IPC: 0.423504 cumulative IPC: 0.508793 (Simulation time: 0 hr 3 min 34 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 63937915 heartbeat IPC: 0.451893 cumulative IPC: 0.488298 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 68912575 heartbeat IPC: 2.01019 cumulative IPC: 0.602296 (Simulation time: 0 hr 6 min 42 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 79092934 heartbeat IPC: 0.982284 cumulative IPC: 0.652802 (Simulation time: 0 hr 7 min 33 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 95063775 heartbeat IPC: 0.626141 cumulative IPC: 0.648202 (Simulation time: 0 hr 8 min 34 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 121304371 heartbeat IPC: 0.381089 cumulative IPC: 0.589204 (Simulation time: 0 hr 11 min 2 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 138405726 heartbeat IPC: 0.584749 cumulative IPC: 0.588644 (Simulation time: 0 hr 12 min 52 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 143371898 heartbeat IPC: 2.01362 cumulative IPC: 0.638879 (Simulation time: 0 hr 13 min 39 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 167361759 heartbeat IPC: 0.416843 cumulative IPC: 0.606569 (Simulation time: 0 hr 16 min 6 sec) 
Finished CPU 0 instructions: 100000002 cycles: 164861701 cumulative IPC: 0.606569 (Simulation time: 0 hr 16 min 6 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.606569 instructions: 100000002 cycles: 164861701
cpu0_DTLB TOTAL     ACCESS:    9064846  HIT:    9011848  MISS:      52998
cpu0_DTLB LOAD      ACCESS:    6190158  HIT:    6158968  MISS:      31190
cpu0_DTLB RFO       ACCESS:    2874688  HIT:    2852880  MISS:      21808
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.7275 cycles
cpu0_ITLB TOTAL     ACCESS:    1927236  HIT:    1927235  MISS:          1
cpu0_ITLB LOAD      ACCESS:    1927236  HIT:    1927235  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217 cycles
cpu0_L1I TOTAL     ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I LOAD      ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194.25 cycles
cpu0_STLB TOTAL     ACCESS:      52999  HIT:          0  MISS:      52999
cpu0_STLB LOAD      ACCESS:      31191  HIT:          0  MISS:      31191
cpu0_STLB RFO       ACCESS:      21808  HIT:          0  MISS:      21808
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.7308 cycles
cpu0_L1D TOTAL     ACCESS:    9382718  HIT:    5992276  MISS:    3390442
cpu0_L1D LOAD      ACCESS:    3613996  HIT:     223615  MISS:    3390381
cpu0_L1D RFO       ACCESS:    5715723  HIT:    5715699  MISS:         24
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52999  HIT:      52962  MISS:         37
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 416.505 cycles
cpu0_L2C TOTAL     ACCESS:    4919982  HIT:    1529536  MISS:    3390446
cpu0_L2C LOAD      ACCESS:    3390385  HIT:          0  MISS:    3390385
cpu0_L2C RFO       ACCESS:         24  HIT:          0  MISS:         24
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1529536  HIT:    1529536  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         37  HIT:          0  MISS:         37
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 405.503 cycles
LLC TOTAL     ACCESS:    4913671  HIT:     277249  MISS:    4636422
LLC LOAD      ACCESS:    3390385  HIT:     184369  MISS:    3206016
LLC RFO       ACCESS:         24  HIT:         24  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1523225  HIT:      92832  MISS:    1430393
LLC TRANSLATION ACCESS:         37  HIT:         24  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 280.649 cycles
OPTgen accesses: 57310
OPTgen hits: 335
OPTgen hit rate: 0.58454



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1779616  ROW_BUFFER_MISS:    1426413
 DBUS AVG_CONGESTED_CYCLE:    3.89918
 WQ ROW_BUFFER_HIT:     266823  ROW_BUFFER_MISS:    1167695  FULL:     380723


CPU 0 Branch Prediction Accuracy: 98.7463% MPKI: 2.70066 Average ROB Occupancy at Mispredict: 44.7814
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.70053
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

