// Seed: 1855587322
`timescale 1ps / 1ps
`define pp_6 0
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  always begin
    id_5 <= 1;
  end
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
