5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd casez2.vcd -o casez2.cdd -v casez2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" casez2.v 1 39 1
2 1 6 9000a 7 1 c 0 0 ir
2 2 6 9000a 0 2a 20000 0 0 8 2 aa aa
2 3 6 9000a e 29 2100a 1 2 1 2 2
2 4 8 4000e 1 0 20008 0 0 8 36 ff 7f
2 5 7 9000a 1f 1 e 0 0 ir
2 6 8 0 6 2f 2028e 4 5 1 2 1102
2 7 9 4000e 1 0 20008 0 0 8 36 ff 1f
2 8 9 0 5 2f 20286 7 5 1 2 102
2 9 10 4000e 1 0 20008 0 0 8 36 ff 7
2 10 10 0 5 2f 20286 9 5 1 2 102
2 11 11 4000e 1 0 20008 0 0 8 36 ff 1
2 12 11 0 5 2f 2028e 11 5 1 2 1102
2 13 12 4000e 1 0 20008 0 0 8 36 7f 0
2 14 12 0 4 2f 2028e 13 5 1 2 1102
2 15 13 4000e 1 0 20008 0 0 8 36 1f 0
2 16 13 0 3 2f 2028e 15 5 1 2 1102
2 17 14 4000e 1 0 20008 0 0 8 36 7 0
2 18 14 0 2 2f 2028e 17 5 1 2 1102
2 19 15 4000e 1 0 20004 0 0 8 36 0 0
2 20 15 0 1 2f 2404a 19 5 1 2 1002
2 21 15 1b001e 1 0 20008 0 0 3 44 15
2 22 15 130017 0 1 400 0 0 state
2 23 15 13001e 1 37 600a 21 22
2 24 14 1b001e 1 0 20008 0 0 3 44 14
2 25 14 130017 0 1 400 0 0 state
2 26 14 13001e 1 37 600a 24 25
2 27 13 1b001e 1 0 20008 0 0 3 44 11
2 28 13 130017 0 1 400 0 0 state
2 29 13 13001e 1 37 600a 27 28
2 30 12 1b001e 1 0 20008 0 0 3 44 10
2 31 12 130017 0 1 400 0 0 state
2 32 12 13001e 1 37 600a 30 31
2 33 11 1b001e 1 0 20008 0 0 3 44 5
2 34 11 130017 0 1 400 0 0 state
2 35 11 13001e 1 37 600a 33 34
2 36 10 1b001e 0 0 20010 0 0 3 44 4
2 37 10 130017 0 1 400 0 0 state
2 38 10 13001e 0 37 6022 36 37
2 39 9 1b001e 0 0 20010 0 0 3 44 1
2 40 9 130017 0 1 400 0 0 state
2 41 9 13001e 0 37 6022 39 40
2 42 8 1b001e 1 0 20004 0 0 3 44 0
2 43 8 130017 0 1 400 0 0 state
2 44 8 13001e 1 37 6006 42 43
1 ir 3 3000a 1 0 7 0 8 33 2faa faa
1 state 4 83000a 1 0 2 0 3 33 732a
4 23 3 3
4 20 23 3
4 26 3 3
4 18 26 20
4 29 3 3
4 16 29 18
4 32 3 3
4 14 32 16
4 35 3 3
4 12 35 14
4 38 3 3
4 10 38 12
4 41 3 3
4 8 41 10
4 44 3 3
4 6 44 8
4 3 6 0
3 1 main.$u0 "main.$u0" casez2.v 0 37 1
