<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: UART Public Types</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>UART Public Types<br>
<small>
[<a class="el" href="group___u_a_r_t.html">UART</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___a_b___c_f_g___type.html">UART_AB_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Auto Baudrate mode configuration type definition.  <a href="struct_u_a_r_t___a_b___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___c_f_g___type.html">UART_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Configuration Structure definition.  <a href="struct_u_a_r_t___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___type.html">UART_FIFO_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART FIFO Configuration Structure definition.  <a href="struct_u_a_r_t___f_i_f_o___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___r_s485___c_t_r_l_c_f_g___type.html">UART1_RS485_CTRLCFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART1 Full modem - RS485 Control configuration type.  <a href="struct_u_a_r_t1___r_s485___c_t_r_l_c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g2b8c6f7ae8c1ff3557b3c9b67be69648">UART_DATABIT_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be69648b8edf3c4ac9cd19a77a78046c8d7c21d">UART_DATABIT_5</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be6964828d637fedc642319e85aa69ee7460143">UART_DATABIT_6</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be6964864eeea6c1646790ebd4acc2557aaf393">UART_DATABIT_7</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be696485a1857edfe041a41ef5e7f098be8ead2">UART_DATABIT_8</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Databit type definitions.  <a href="group___u_a_r_t___public___types.html#g2b8c6f7ae8c1ff3557b3c9b67be69648">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#ga539c23e185a76d77b3c9efc3d62b68c">UART_STOPBIT_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gga539c23e185a76d77b3c9efc3d62b68cb9c26fe02b2f4407d7106ea4da1f74ab">UART_STOPBIT_1</a> =  (0), 
<a class="el" href="group___u_a_r_t___public___types.html#gga539c23e185a76d77b3c9efc3d62b68ccdc53828459d69a364db0fc85c4dd7b1">UART_STOPBIT_2</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Stop bit type definitions.  <a href="group___u_a_r_t___public___types.html#ga539c23e185a76d77b3c9efc3d62b68c">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g66fa9d836eb6f7035939427e6f8cc318">UART_PARITY_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318a80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318d90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318d908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318e9f804cb1d440a3a890fd7617450d2a1">UART_PARITY_SP_1</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc3187b7ef44908952b2188985f07f81420f6">UART_PARITY_SP_0</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Parity type definitions.  <a href="group___u_a_r_t___public___types.html#g66fa9d836eb6f7035939427e6f8cc318">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gd85d4333c1c346b3078d4abe95d4b2f7">UART_FITO_LEVEL_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f731c04a9c2880b330633c41a16014a9d5">UART_FIFO_TRGLEV0</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7ea4c7e4f74b82f0bd9b442d8c1d03809">UART_FIFO_TRGLEV1</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7365bdb7edeb70b948cd269807e564999">UART_FIFO_TRGLEV2</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7bbfb98226ee6b9a20b5b91ffc8d46f1a">UART_FIFO_TRGLEV3</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIFO Level type definitions.  <a href="group___u_a_r_t___public___types.html#gd85d4333c1c346b3078d4abe95d4b2f7">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g7ee4c5ddc0e165158d0d9f1f03e1b66c">UART_INT_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66ccc310a6b8547b644e07e769df4fde8fa">UART_INTCFG_RBR</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c67b291fd89766fa19cb89288b25af35b">UART_INTCFG_THRE</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c77a61936f15e2a4069cdf45d71b140c9">UART_INTCFG_RLS</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c6e9edcb2e05e9dc886acd7f194a84ba3">UART1_INTCFG_MS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c9ea853ac0b6dece30a9d7aa2a0ca1110">UART1_INTCFG_CTS</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66cc0a7b0a2b1bf47b4ea548a1a6a53e174">UART_INTCFG_ABEO</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c773e56dd8db09799644143cf91cda057">UART_INTCFG_ABTO</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Interrupt Type definitions.  <a href="group___u_a_r_t___public___types.html#g7ee4c5ddc0e165158d0d9f1f03e1b66c">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g3b9d0e882746f0275d78131ebd218ff5">UART_LS_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5b947186ba7d7733449ceb1bf2a058c5d">UART_LINESTAT_RDR</a> =  UART_LSR_RDR, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff508c4d17001d37d2ccb5190fa5b284547">UART_LINESTAT_OE</a> =  UART_LSR_OE, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5f1f0d15cc0e93f0d7576e6ef43e207a2">UART_LINESTAT_PE</a> =  UART_LSR_PE, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff566c63ef21673ce11b705b563bc1e2045">UART_LINESTAT_FE</a> =  UART_LSR_FE, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff511a3713f432041c0d0536fe494792cf1">UART_LINESTAT_BI</a> =  UART_LSR_BI, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5872c97a0e539217a173e6fc22f80421d">UART_LINESTAT_THRE</a> =  UART_LSR_THRE, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5d72f2a70b4f9352d478fdff4c7815867">UART_LINESTAT_TEMT</a> =  UART_LSR_TEMT, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5145e4a60ee30310ef52400e0e2eefd88">UART_LINESTAT_RXFE</a> =  UART_LSR_RXFE
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Line Status Type definition.  <a href="group___u_a_r_t___public___types.html#g3b9d0e882746f0275d78131ebd218ff5">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g0a6689108a4f3651d2188ea8a2c17d4a">UART_AB_MODE_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg0a6689108a4f3651d2188ea8a2c17d4abc4d62d047a6bc05fc2642091508c97a">UART_AUTOBAUD_MODE0</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg0a6689108a4f3651d2188ea8a2c17d4ae7ac1b0008b5c99529b71d970969761f">UART_AUTOBAUD_MODE1</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Auto-baudrate mode type definition.  <a href="group___u_a_r_t___public___types.html#g0a6689108a4f3651d2188ea8a2c17d4a">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g85f8df03cce76ca8e9404364a3b68487">UART_ABEO_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg85f8df03cce76ca8e9404364a3b684877e069f3443610ab3ea485eeb60927541">UART_AUTOBAUD_INTSTAT_ABEO</a> =  UART_IIR_ABEO_INT, 
<a class="el" href="group___u_a_r_t___public___types.html#gg85f8df03cce76ca8e9404364a3b6848722d6547b0202ba587cea84a30ad41668">UART_AUTOBAUD_INTSTAT_ABTO</a> =  UART_IIR_ABTO_INT
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART End of Auto-baudrate type definition.  <a href="group___u_a_r_t___public___types.html#g85f8df03cce76ca8e9404364a3b68487">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g2e41fe7d668367ce455940f7dfde1d92">UART_IrDA_PULSE_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92d0cefa4f2f3e4573e123c3f3479bb139">UART_IrDA_PULSEDIV2</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d9271f627b0056af2048e3c2b58c8de5910">UART_IrDA_PULSEDIV4</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92dfbe55864dea0b5a610ba59f014148f7">UART_IrDA_PULSEDIV8</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d929570093dfc702f7d3c3338b90b538d31">UART_IrDA_PULSEDIV16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92ba3be4c61ed87bf2b393d09fd7dd9381">UART_IrDA_PULSEDIV32</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92a0deb7fa71b2f633cf22fda359725b61">UART_IrDA_PULSEDIV64</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92d848bb16f1e1a6761fe8258dd0185cdc">UART_IrDA_PULSEDIV128</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92f4bd935127cbea2dc71b580e3103b976">UART_IrDA_PULSEDIV256</a>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gda493f726a4ea247b209b49fb8c85a52">UART1_SignalState</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggda493f726a4ea247b209b49fb8c85a523ff8ba88da6f8947ab7c22b7825c6bb6">INACTIVE</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggda493f726a4ea247b209b49fb8c85a5233cf1d8ef1d06ee698a7fabf40eb3a7f">ACTIVE</a> =  !INACTIVE
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART1 Full modem - Signal states definition.  <a href="group___u_a_r_t___public___types.html#gda493f726a4ea247b209b49fb8c85a52">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g2f7d223e1fdf6018ff08109bb1c976ef">UART_MODEM_STAT_type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef14569e119fbc9aecec4d75274a21d236">UART1_MODEM_STAT_DELTA_CTS</a> =  UART1_MSR_DELTA_CTS, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef3e99dc6a7d3fe3c5d137d94f7e678868">UART1_MODEM_STAT_DELTA_DSR</a> =  UART1_MSR_DELTA_DSR, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef3ae42ef0d6c29324104dcfffeff199f1">UART1_MODEM_STAT_LO2HI_RI</a> =  UART1_MSR_LO2HI_RI, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef96fa592faed2ab9230d8c7b598d7ee8c">UART1_MODEM_STAT_DELTA_DCD</a> =  UART1_MSR_DELTA_DCD, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef42a44429762b58e08934c4290026045b">UART1_MODEM_STAT_CTS</a> =  UART1_MSR_CTS, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976efab5eaf0f8cc37785653464638f60fe15">UART1_MODEM_STAT_DSR</a> =  UART1_MSR_DSR, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef04c1c7ce8182b3afcd61583bda850bff">UART1_MODEM_STAT_RI</a> =  UART1_MSR_RI, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976efa402d76f2f9133abea5f4be5e682479f">UART1_MODEM_STAT_DCD</a> =  UART1_MSR_DCD
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART modem status type definition.  <a href="group___u_a_r_t___public___types.html#g2f7d223e1fdf6018ff08109bb1c976ef">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gbfc7ec239b7d598e6a2cc163e66b76fc">UART_MODEM_PIN_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggbfc7ec239b7d598e6a2cc163e66b76fcc831b7aff6c92cfb78dab2a0bf6bd97c">UART1_MODEM_PIN_DTR</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggbfc7ec239b7d598e6a2cc163e66b76fcfb10c5304a783fa1d234d72a9d1ff056">UART1_MODEM_PIN_RTS</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Modem output pin type definition.  <a href="group___u_a_r_t___public___types.html#gbfc7ec239b7d598e6a2cc163e66b76fc">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g55fc73bec4c58ad15d24b05095c4523a">UART_MODEM_MODE_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523a0c1c7817a58775f439acb102614f350b">UART1_MODEM_MODE_LOOPBACK</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523a7e6608f4e3b1a68f463d3dfbfbf2f09d">UART1_MODEM_MODE_AUTO_RTS</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523aa290490ac4ee52b4fd0d2a89b038ac0e">UART1_MODEM_MODE_AUTO_CTS</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Modem mode type definition.  <a href="group___u_a_r_t___public___types.html#g55fc73bec4c58ad15d24b05095c4523a">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gbcfaaf12f325112107ff9b5c5cf1120c">UART_RS485_DIRCTRL_PIN_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggbcfaaf12f325112107ff9b5c5cf1120c8f2c8ec98f2fb7e26516974a08fc2885">UART1_RS485_DIRCTRL_RTS</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggbcfaaf12f325112107ff9b5c5cf1120cd58cd4cd834d89b139816c0cd3138582">UART1_RS485_DIRCTRL_DTR</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Direction Control Pin type definition.  <a href="group___u_a_r_t___public___types.html#gbcfaaf12f325112107ff9b5c5cf1120c">More...</a><br></td></tr>
</table>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="gda493f726a4ea247b209b49fb8c85a52"></a><!-- doxytag: member="lpc17xx_uart.h::UART1_SignalState" ref="gda493f726a4ea247b209b49fb8c85a52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#gda493f726a4ea247b209b49fb8c85a52">UART1_SignalState</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART1 Full modem - Signal states definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ggda493f726a4ea247b209b49fb8c85a523ff8ba88da6f8947ab7c22b7825c6bb6"></a><!-- doxytag: member="INACTIVE" ref="ggda493f726a4ea247b209b49fb8c85a523ff8ba88da6f8947ab7c22b7825c6bb6" args="" -->INACTIVE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggda493f726a4ea247b209b49fb8c85a5233cf1d8ef1d06ee698a7fabf40eb3a7f"></a><!-- doxytag: member="ACTIVE" ref="ggda493f726a4ea247b209b49fb8c85a5233cf1d8ef1d06ee698a7fabf40eb3a7f" args="" -->ACTIVE</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00450">450</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0a6689108a4f3651d2188ea8a2c17d4a"></a><!-- doxytag: member="lpc17xx_uart.h::UART_AB_MODE_Type" ref="g0a6689108a4f3651d2188ea8a2c17d4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g0a6689108a4f3651d2188ea8a2c17d4a">UART_AB_MODE_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Auto-baudrate mode type definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg0a6689108a4f3651d2188ea8a2c17d4abc4d62d047a6bc05fc2642091508c97a"></a><!-- doxytag: member="UART_AUTOBAUD_MODE0" ref="gg0a6689108a4f3651d2188ea8a2c17d4abc4d62d047a6bc05fc2642091508c97a" args="" -->UART_AUTOBAUD_MODE0</em>&nbsp;</td><td>
UART Auto baudrate Mode 0 </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0a6689108a4f3651d2188ea8a2c17d4ae7ac1b0008b5c99529b71d970969761f"></a><!-- doxytag: member="UART_AUTOBAUD_MODE1" ref="gg0a6689108a4f3651d2188ea8a2c17d4ae7ac1b0008b5c99529b71d970969761f" args="" -->UART_AUTOBAUD_MODE1</em>&nbsp;</td><td>
UART Auto baudrate Mode 1 </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00404">404</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g85f8df03cce76ca8e9404364a3b68487"></a><!-- doxytag: member="lpc17xx_uart.h::UART_ABEO_Type" ref="g85f8df03cce76ca8e9404364a3b68487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g85f8df03cce76ca8e9404364a3b68487">UART_ABEO_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART End of Auto-baudrate type definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg85f8df03cce76ca8e9404364a3b684877e069f3443610ab3ea485eeb60927541"></a><!-- doxytag: member="UART_AUTOBAUD_INTSTAT_ABEO" ref="gg85f8df03cce76ca8e9404364a3b684877e069f3443610ab3ea485eeb60927541" args="" -->UART_AUTOBAUD_INTSTAT_ABEO</em>&nbsp;</td><td>
UART End of auto-baud interrupt </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg85f8df03cce76ca8e9404364a3b6848722d6547b0202ba587cea84a30ad41668"></a><!-- doxytag: member="UART_AUTOBAUD_INTSTAT_ABTO" ref="gg85f8df03cce76ca8e9404364a3b6848722d6547b0202ba587cea84a30ad41668" args="" -->UART_AUTOBAUD_INTSTAT_ABTO</em>&nbsp;</td><td>
UART Auto-baud time-out interrupt </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00420">420</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2b8c6f7ae8c1ff3557b3c9b67be69648"></a><!-- doxytag: member="lpc17xx_uart.h::UART_DATABIT_Type" ref="g2b8c6f7ae8c1ff3557b3c9b67be69648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g2b8c6f7ae8c1ff3557b3c9b67be69648">UART_DATABIT_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Databit type definitions. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg2b8c6f7ae8c1ff3557b3c9b67be69648b8edf3c4ac9cd19a77a78046c8d7c21d"></a><!-- doxytag: member="UART_DATABIT_5" ref="gg2b8c6f7ae8c1ff3557b3c9b67be69648b8edf3c4ac9cd19a77a78046c8d7c21d" args="" -->UART_DATABIT_5</em>&nbsp;</td><td>
UART 5 bit data mode </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2b8c6f7ae8c1ff3557b3c9b67be6964828d637fedc642319e85aa69ee7460143"></a><!-- doxytag: member="UART_DATABIT_6" ref="gg2b8c6f7ae8c1ff3557b3c9b67be6964828d637fedc642319e85aa69ee7460143" args="" -->UART_DATABIT_6</em>&nbsp;</td><td>
UART 6 bit data mode </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2b8c6f7ae8c1ff3557b3c9b67be6964864eeea6c1646790ebd4acc2557aaf393"></a><!-- doxytag: member="UART_DATABIT_7" ref="gg2b8c6f7ae8c1ff3557b3c9b67be6964864eeea6c1646790ebd4acc2557aaf393" args="" -->UART_DATABIT_7</em>&nbsp;</td><td>
UART 7 bit data mode </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2b8c6f7ae8c1ff3557b3c9b67be696485a1857edfe041a41ef5e7f098be8ead2"></a><!-- doxytag: member="UART_DATABIT_8" ref="gg2b8c6f7ae8c1ff3557b3c9b67be696485a1857edfe041a41ef5e7f098be8ead2" args="" -->UART_DATABIT_8</em>&nbsp;</td><td>
UART 8 bit data mode </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00338">338</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd85d4333c1c346b3078d4abe95d4b2f7"></a><!-- doxytag: member="lpc17xx_uart.h::UART_FITO_LEVEL_Type" ref="gd85d4333c1c346b3078d4abe95d4b2f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#gd85d4333c1c346b3078d4abe95d4b2f7">UART_FITO_LEVEL_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FIFO Level type definitions. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ggd85d4333c1c346b3078d4abe95d4b2f731c04a9c2880b330633c41a16014a9d5"></a><!-- doxytag: member="UART_FIFO_TRGLEV0" ref="ggd85d4333c1c346b3078d4abe95d4b2f731c04a9c2880b330633c41a16014a9d5" args="" -->UART_FIFO_TRGLEV0</em>&nbsp;</td><td>
UART FIFO trigger level 0: 1 character </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggd85d4333c1c346b3078d4abe95d4b2f7ea4c7e4f74b82f0bd9b442d8c1d03809"></a><!-- doxytag: member="UART_FIFO_TRGLEV1" ref="ggd85d4333c1c346b3078d4abe95d4b2f7ea4c7e4f74b82f0bd9b442d8c1d03809" args="" -->UART_FIFO_TRGLEV1</em>&nbsp;</td><td>
UART FIFO trigger level 1: 4 character </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggd85d4333c1c346b3078d4abe95d4b2f7365bdb7edeb70b948cd269807e564999"></a><!-- doxytag: member="UART_FIFO_TRGLEV2" ref="ggd85d4333c1c346b3078d4abe95d4b2f7365bdb7edeb70b948cd269807e564999" args="" -->UART_FIFO_TRGLEV2</em>&nbsp;</td><td>
UART FIFO trigger level 2: 8 character </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggd85d4333c1c346b3078d4abe95d4b2f7bbfb98226ee6b9a20b5b91ffc8d46f1a"></a><!-- doxytag: member="UART_FIFO_TRGLEV3" ref="ggd85d4333c1c346b3078d4abe95d4b2f7bbfb98226ee6b9a20b5b91ffc8d46f1a" args="" -->UART_FIFO_TRGLEV3</em>&nbsp;</td><td>
UART FIFO trigger level 3: 14 character </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00367">367</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ee4c5ddc0e165158d0d9f1f03e1b66c"></a><!-- doxytag: member="lpc17xx_uart.h::UART_INT_Type" ref="g7ee4c5ddc0e165158d0d9f1f03e1b66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g7ee4c5ddc0e165158d0d9f1f03e1b66c">UART_INT_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Interrupt Type definitions. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg7ee4c5ddc0e165158d0d9f1f03e1b66ccc310a6b8547b644e07e769df4fde8fa"></a><!-- doxytag: member="UART_INTCFG_RBR" ref="gg7ee4c5ddc0e165158d0d9f1f03e1b66ccc310a6b8547b644e07e769df4fde8fa" args="" -->UART_INTCFG_RBR</em>&nbsp;</td><td>
RBR Interrupt enable </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg7ee4c5ddc0e165158d0d9f1f03e1b66c67b291fd89766fa19cb89288b25af35b"></a><!-- doxytag: member="UART_INTCFG_THRE" ref="gg7ee4c5ddc0e165158d0d9f1f03e1b66c67b291fd89766fa19cb89288b25af35b" args="" -->UART_INTCFG_THRE</em>&nbsp;</td><td>
THR Interrupt enable </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg7ee4c5ddc0e165158d0d9f1f03e1b66c77a61936f15e2a4069cdf45d71b140c9"></a><!-- doxytag: member="UART_INTCFG_RLS" ref="gg7ee4c5ddc0e165158d0d9f1f03e1b66c77a61936f15e2a4069cdf45d71b140c9" args="" -->UART_INTCFG_RLS</em>&nbsp;</td><td>
RX line status interrupt enable </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg7ee4c5ddc0e165158d0d9f1f03e1b66c6e9edcb2e05e9dc886acd7f194a84ba3"></a><!-- doxytag: member="UART1_INTCFG_MS" ref="gg7ee4c5ddc0e165158d0d9f1f03e1b66c6e9edcb2e05e9dc886acd7f194a84ba3" args="" -->UART1_INTCFG_MS</em>&nbsp;</td><td>
Modem status interrupt enable (UART1 only) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg7ee4c5ddc0e165158d0d9f1f03e1b66c9ea853ac0b6dece30a9d7aa2a0ca1110"></a><!-- doxytag: member="UART1_INTCFG_CTS" ref="gg7ee4c5ddc0e165158d0d9f1f03e1b66c9ea853ac0b6dece30a9d7aa2a0ca1110" args="" -->UART1_INTCFG_CTS</em>&nbsp;</td><td>
CTS1 signal transition interrupt enable (UART1 only) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg7ee4c5ddc0e165158d0d9f1f03e1b66cc0a7b0a2b1bf47b4ea548a1a6a53e174"></a><!-- doxytag: member="UART_INTCFG_ABEO" ref="gg7ee4c5ddc0e165158d0d9f1f03e1b66cc0a7b0a2b1bf47b4ea548a1a6a53e174" args="" -->UART_INTCFG_ABEO</em>&nbsp;</td><td>
Enables the end of auto-baud interrupt </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg7ee4c5ddc0e165158d0d9f1f03e1b66c773e56dd8db09799644143cf91cda057"></a><!-- doxytag: member="UART_INTCFG_ABTO" ref="gg7ee4c5ddc0e165158d0d9f1f03e1b66c773e56dd8db09799644143cf91cda057" args="" -->UART_INTCFG_ABTO</em>&nbsp;</td><td>
Enables the auto-baud time-out interrupt </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00377">377</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2e41fe7d668367ce455940f7dfde1d92"></a><!-- doxytag: member="lpc17xx_uart.h::UART_IrDA_PULSE_Type" ref="g2e41fe7d668367ce455940f7dfde1d92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g2e41fe7d668367ce455940f7dfde1d92">UART_IrDA_PULSE_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART IrDA Control type Definition <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d92d0cefa4f2f3e4573e123c3f3479bb139"></a><!-- doxytag: member="UART_IrDA_PULSEDIV2" ref="gg2e41fe7d668367ce455940f7dfde1d92d0cefa4f2f3e4573e123c3f3479bb139" args="" -->UART_IrDA_PULSEDIV2</em>&nbsp;</td><td>
Pulse width = 2 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d9271f627b0056af2048e3c2b58c8de5910"></a><!-- doxytag: member="UART_IrDA_PULSEDIV4" ref="gg2e41fe7d668367ce455940f7dfde1d9271f627b0056af2048e3c2b58c8de5910" args="" -->UART_IrDA_PULSEDIV4</em>&nbsp;</td><td>
Pulse width = 4 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d92dfbe55864dea0b5a610ba59f014148f7"></a><!-- doxytag: member="UART_IrDA_PULSEDIV8" ref="gg2e41fe7d668367ce455940f7dfde1d92dfbe55864dea0b5a610ba59f014148f7" args="" -->UART_IrDA_PULSEDIV8</em>&nbsp;</td><td>
Pulse width = 8 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d929570093dfc702f7d3c3338b90b538d31"></a><!-- doxytag: member="UART_IrDA_PULSEDIV16" ref="gg2e41fe7d668367ce455940f7dfde1d929570093dfc702f7d3c3338b90b538d31" args="" -->UART_IrDA_PULSEDIV16</em>&nbsp;</td><td>
Pulse width = 16 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d92ba3be4c61ed87bf2b393d09fd7dd9381"></a><!-- doxytag: member="UART_IrDA_PULSEDIV32" ref="gg2e41fe7d668367ce455940f7dfde1d92ba3be4c61ed87bf2b393d09fd7dd9381" args="" -->UART_IrDA_PULSEDIV32</em>&nbsp;</td><td>
Pulse width = 32 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d92a0deb7fa71b2f633cf22fda359725b61"></a><!-- doxytag: member="UART_IrDA_PULSEDIV64" ref="gg2e41fe7d668367ce455940f7dfde1d92a0deb7fa71b2f633cf22fda359725b61" args="" -->UART_IrDA_PULSEDIV64</em>&nbsp;</td><td>
Pulse width = 64 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d92d848bb16f1e1a6761fe8258dd0185cdc"></a><!-- doxytag: member="UART_IrDA_PULSEDIV128" ref="gg2e41fe7d668367ce455940f7dfde1d92d848bb16f1e1a6761fe8258dd0185cdc" args="" -->UART_IrDA_PULSEDIV128</em>&nbsp;</td><td>
Pulse width = 128 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2e41fe7d668367ce455940f7dfde1d92f4bd935127cbea2dc71b580e3103b976"></a><!-- doxytag: member="UART_IrDA_PULSEDIV256" ref="gg2e41fe7d668367ce455940f7dfde1d92f4bd935127cbea2dc71b580e3103b976" args="" -->UART_IrDA_PULSEDIV256</em>&nbsp;</td><td>
Pulse width = 256 * Tpclk<ul>
<li>Configures the pulse when FixPulseEn = 1 </li></ul>
</td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00428">428</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3b9d0e882746f0275d78131ebd218ff5"></a><!-- doxytag: member="lpc17xx_uart.h::UART_LS_Type" ref="g3b9d0e882746f0275d78131ebd218ff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g3b9d0e882746f0275d78131ebd218ff5">UART_LS_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Line Status Type definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff5b947186ba7d7733449ceb1bf2a058c5d"></a><!-- doxytag: member="UART_LINESTAT_RDR" ref="gg3b9d0e882746f0275d78131ebd218ff5b947186ba7d7733449ceb1bf2a058c5d" args="" -->UART_LINESTAT_RDR</em>&nbsp;</td><td>
Line status register: Receive data ready </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff508c4d17001d37d2ccb5190fa5b284547"></a><!-- doxytag: member="UART_LINESTAT_OE" ref="gg3b9d0e882746f0275d78131ebd218ff508c4d17001d37d2ccb5190fa5b284547" args="" -->UART_LINESTAT_OE</em>&nbsp;</td><td>
Line status register: Overrun error </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff5f1f0d15cc0e93f0d7576e6ef43e207a2"></a><!-- doxytag: member="UART_LINESTAT_PE" ref="gg3b9d0e882746f0275d78131ebd218ff5f1f0d15cc0e93f0d7576e6ef43e207a2" args="" -->UART_LINESTAT_PE</em>&nbsp;</td><td>
Line status register: Parity error </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff566c63ef21673ce11b705b563bc1e2045"></a><!-- doxytag: member="UART_LINESTAT_FE" ref="gg3b9d0e882746f0275d78131ebd218ff566c63ef21673ce11b705b563bc1e2045" args="" -->UART_LINESTAT_FE</em>&nbsp;</td><td>
Line status register: Framing error </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff511a3713f432041c0d0536fe494792cf1"></a><!-- doxytag: member="UART_LINESTAT_BI" ref="gg3b9d0e882746f0275d78131ebd218ff511a3713f432041c0d0536fe494792cf1" args="" -->UART_LINESTAT_BI</em>&nbsp;</td><td>
Line status register: Break interrupt </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff5872c97a0e539217a173e6fc22f80421d"></a><!-- doxytag: member="UART_LINESTAT_THRE" ref="gg3b9d0e882746f0275d78131ebd218ff5872c97a0e539217a173e6fc22f80421d" args="" -->UART_LINESTAT_THRE</em>&nbsp;</td><td>
Line status register: Transmit holding register empty </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff5d72f2a70b4f9352d478fdff4c7815867"></a><!-- doxytag: member="UART_LINESTAT_TEMT" ref="gg3b9d0e882746f0275d78131ebd218ff5d72f2a70b4f9352d478fdff4c7815867" args="" -->UART_LINESTAT_TEMT</em>&nbsp;</td><td>
Line status register: Transmitter empty </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg3b9d0e882746f0275d78131ebd218ff5145e4a60ee30310ef52400e0e2eefd88"></a><!-- doxytag: member="UART_LINESTAT_RXFE" ref="gg3b9d0e882746f0275d78131ebd218ff5145e4a60ee30310ef52400e0e2eefd88" args="" -->UART_LINESTAT_RXFE</em>&nbsp;</td><td>
Error in RX FIFO </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00390">390</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g55fc73bec4c58ad15d24b05095c4523a"></a><!-- doxytag: member="lpc17xx_uart.h::UART_MODEM_MODE_Type" ref="g55fc73bec4c58ad15d24b05095c4523a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g55fc73bec4c58ad15d24b05095c4523a">UART_MODEM_MODE_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Modem mode type definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg55fc73bec4c58ad15d24b05095c4523a0c1c7817a58775f439acb102614f350b"></a><!-- doxytag: member="UART1_MODEM_MODE_LOOPBACK" ref="gg55fc73bec4c58ad15d24b05095c4523a0c1c7817a58775f439acb102614f350b" args="" -->UART1_MODEM_MODE_LOOPBACK</em>&nbsp;</td><td>
Loop back mode select </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg55fc73bec4c58ad15d24b05095c4523a7e6608f4e3b1a68f463d3dfbfbf2f09d"></a><!-- doxytag: member="UART1_MODEM_MODE_AUTO_RTS" ref="gg55fc73bec4c58ad15d24b05095c4523a7e6608f4e3b1a68f463d3dfbfbf2f09d" args="" -->UART1_MODEM_MODE_AUTO_RTS</em>&nbsp;</td><td>
Enable Auto RTS flow-control </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg55fc73bec4c58ad15d24b05095c4523aa290490ac4ee52b4fd0d2a89b038ac0e"></a><!-- doxytag: member="UART1_MODEM_MODE_AUTO_CTS" ref="gg55fc73bec4c58ad15d24b05095c4523aa290490ac4ee52b4fd0d2a89b038ac0e" args="" -->UART1_MODEM_MODE_AUTO_CTS</em>&nbsp;</td><td>
Enable Auto CTS flow-control </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00480">480</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbfc7ec239b7d598e6a2cc163e66b76fc"></a><!-- doxytag: member="lpc17xx_uart.h::UART_MODEM_PIN_Type" ref="gbfc7ec239b7d598e6a2cc163e66b76fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#gbfc7ec239b7d598e6a2cc163e66b76fc">UART_MODEM_PIN_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Modem output pin type definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ggbfc7ec239b7d598e6a2cc163e66b76fcc831b7aff6c92cfb78dab2a0bf6bd97c"></a><!-- doxytag: member="UART1_MODEM_PIN_DTR" ref="ggbfc7ec239b7d598e6a2cc163e66b76fcc831b7aff6c92cfb78dab2a0bf6bd97c" args="" -->UART1_MODEM_PIN_DTR</em>&nbsp;</td><td>
Source for modem output pin DTR </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggbfc7ec239b7d598e6a2cc163e66b76fcfb10c5304a783fa1d234d72a9d1ff056"></a><!-- doxytag: member="UART1_MODEM_PIN_RTS" ref="ggbfc7ec239b7d598e6a2cc163e66b76fcfb10c5304a783fa1d234d72a9d1ff056" args="" -->UART1_MODEM_PIN_RTS</em>&nbsp;</td><td>
Source for modem output pin RTS </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00472">472</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2f7d223e1fdf6018ff08109bb1c976ef"></a><!-- doxytag: member="lpc17xx_uart.h::UART_MODEM_STAT_type" ref="g2f7d223e1fdf6018ff08109bb1c976ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g2f7d223e1fdf6018ff08109bb1c976ef">UART_MODEM_STAT_type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART modem status type definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976ef14569e119fbc9aecec4d75274a21d236"></a><!-- doxytag: member="UART1_MODEM_STAT_DELTA_CTS" ref="gg2f7d223e1fdf6018ff08109bb1c976ef14569e119fbc9aecec4d75274a21d236" args="" -->UART1_MODEM_STAT_DELTA_CTS</em>&nbsp;</td><td>
Set upon state change of input CTS </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976ef3e99dc6a7d3fe3c5d137d94f7e678868"></a><!-- doxytag: member="UART1_MODEM_STAT_DELTA_DSR" ref="gg2f7d223e1fdf6018ff08109bb1c976ef3e99dc6a7d3fe3c5d137d94f7e678868" args="" -->UART1_MODEM_STAT_DELTA_DSR</em>&nbsp;</td><td>
Set upon state change of input DSR </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976ef3ae42ef0d6c29324104dcfffeff199f1"></a><!-- doxytag: member="UART1_MODEM_STAT_LO2HI_RI" ref="gg2f7d223e1fdf6018ff08109bb1c976ef3ae42ef0d6c29324104dcfffeff199f1" args="" -->UART1_MODEM_STAT_LO2HI_RI</em>&nbsp;</td><td>
Set upon low to high transition of input RI </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976ef96fa592faed2ab9230d8c7b598d7ee8c"></a><!-- doxytag: member="UART1_MODEM_STAT_DELTA_DCD" ref="gg2f7d223e1fdf6018ff08109bb1c976ef96fa592faed2ab9230d8c7b598d7ee8c" args="" -->UART1_MODEM_STAT_DELTA_DCD</em>&nbsp;</td><td>
Set upon state change of input DCD </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976ef42a44429762b58e08934c4290026045b"></a><!-- doxytag: member="UART1_MODEM_STAT_CTS" ref="gg2f7d223e1fdf6018ff08109bb1c976ef42a44429762b58e08934c4290026045b" args="" -->UART1_MODEM_STAT_CTS</em>&nbsp;</td><td>
Clear To Send State </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976efab5eaf0f8cc37785653464638f60fe15"></a><!-- doxytag: member="UART1_MODEM_STAT_DSR" ref="gg2f7d223e1fdf6018ff08109bb1c976efab5eaf0f8cc37785653464638f60fe15" args="" -->UART1_MODEM_STAT_DSR</em>&nbsp;</td><td>
Data Set Ready State </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976ef04c1c7ce8182b3afcd61583bda850bff"></a><!-- doxytag: member="UART1_MODEM_STAT_RI" ref="gg2f7d223e1fdf6018ff08109bb1c976ef04c1c7ce8182b3afcd61583bda850bff" args="" -->UART1_MODEM_STAT_RI</em>&nbsp;</td><td>
Ring Indicator State </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg2f7d223e1fdf6018ff08109bb1c976efa402d76f2f9133abea5f4be5e682479f"></a><!-- doxytag: member="UART1_MODEM_STAT_DCD" ref="gg2f7d223e1fdf6018ff08109bb1c976efa402d76f2f9133abea5f4be5e682479f" args="" -->UART1_MODEM_STAT_DCD</em>&nbsp;</td><td>
Data Carrier Detect State </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00458">458</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g66fa9d836eb6f7035939427e6f8cc318"></a><!-- doxytag: member="lpc17xx_uart.h::UART_PARITY_Type" ref="g66fa9d836eb6f7035939427e6f8cc318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#g66fa9d836eb6f7035939427e6f8cc318">UART_PARITY_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Parity type definitions. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg66fa9d836eb6f7035939427e6f8cc318a80d2d8ea61454045ebe71d155e85b3d"></a><!-- doxytag: member="UART_PARITY_NONE" ref="gg66fa9d836eb6f7035939427e6f8cc318a80d2d8ea61454045ebe71d155e85b3d" args="" -->UART_PARITY_NONE</em>&nbsp;</td><td>
No parity </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg66fa9d836eb6f7035939427e6f8cc318d90cc425f5ba447773a44a75be6593e2"></a><!-- doxytag: member="UART_PARITY_ODD" ref="gg66fa9d836eb6f7035939427e6f8cc318d90cc425f5ba447773a44a75be6593e2" args="" -->UART_PARITY_ODD</em>&nbsp;</td><td>
Odd parity </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg66fa9d836eb6f7035939427e6f8cc318d908a637b1dd23f93b149dd2d8bdfdb8"></a><!-- doxytag: member="UART_PARITY_EVEN" ref="gg66fa9d836eb6f7035939427e6f8cc318d908a637b1dd23f93b149dd2d8bdfdb8" args="" -->UART_PARITY_EVEN</em>&nbsp;</td><td>
Even parity </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg66fa9d836eb6f7035939427e6f8cc318e9f804cb1d440a3a890fd7617450d2a1"></a><!-- doxytag: member="UART_PARITY_SP_1" ref="gg66fa9d836eb6f7035939427e6f8cc318e9f804cb1d440a3a890fd7617450d2a1" args="" -->UART_PARITY_SP_1</em>&nbsp;</td><td>
Forced "1" stick parity </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg66fa9d836eb6f7035939427e6f8cc3187b7ef44908952b2188985f07f81420f6"></a><!-- doxytag: member="UART_PARITY_SP_0" ref="gg66fa9d836eb6f7035939427e6f8cc3187b7ef44908952b2188985f07f81420f6" args="" -->UART_PARITY_SP_0</em>&nbsp;</td><td>
Forced "0" stick parity </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00356">356</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbcfaaf12f325112107ff9b5c5cf1120c"></a><!-- doxytag: member="lpc17xx_uart.h::UART_RS485_DIRCTRL_PIN_Type" ref="gbcfaaf12f325112107ff9b5c5cf1120c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#gbcfaaf12f325112107ff9b5c5cf1120c">UART_RS485_DIRCTRL_PIN_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Direction Control Pin type definition. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ggbcfaaf12f325112107ff9b5c5cf1120c8f2c8ec98f2fb7e26516974a08fc2885"></a><!-- doxytag: member="UART1_RS485_DIRCTRL_RTS" ref="ggbcfaaf12f325112107ff9b5c5cf1120c8f2c8ec98f2fb7e26516974a08fc2885" args="" -->UART1_RS485_DIRCTRL_RTS</em>&nbsp;</td><td>
Pin RTS is used for direction control </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggbcfaaf12f325112107ff9b5c5cf1120cd58cd4cd834d89b139816c0cd3138582"></a><!-- doxytag: member="UART1_RS485_DIRCTRL_DTR" ref="ggbcfaaf12f325112107ff9b5c5cf1120cd58cd4cd834d89b139816c0cd3138582" args="" -->UART1_RS485_DIRCTRL_DTR</em>&nbsp;</td><td>
Pin DTR is used for direction control </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00489">489</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga539c23e185a76d77b3c9efc3d62b68c"></a><!-- doxytag: member="lpc17xx_uart.h::UART_STOPBIT_Type" ref="ga539c23e185a76d77b3c9efc3d62b68c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___u_a_r_t___public___types.html#ga539c23e185a76d77b3c9efc3d62b68c">UART_STOPBIT_Type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART Stop bit type definitions. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gga539c23e185a76d77b3c9efc3d62b68cb9c26fe02b2f4407d7106ea4da1f74ab"></a><!-- doxytag: member="UART_STOPBIT_1" ref="gga539c23e185a76d77b3c9efc3d62b68cb9c26fe02b2f4407d7106ea4da1f74ab" args="" -->UART_STOPBIT_1</em>&nbsp;</td><td>
UART 1 Stop Bits Select </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga539c23e185a76d77b3c9efc3d62b68ccdc53828459d69a364db0fc85c4dd7b1"></a><!-- doxytag: member="UART_STOPBIT_2" ref="gga539c23e185a76d77b3c9efc3d62b68ccdc53828459d69a364db0fc85c4dd7b1" args="" -->UART_STOPBIT_2</em>&nbsp;</td><td>
UART Two Stop Bits Select </td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="lpc17xx__uart_8h_source.html#l00348">348</a> of file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:42 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
