;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* col_matrix_0 */
col_matrix_0__0__DM__MASK EQU 0x07
col_matrix_0__0__DM__SHIFT EQU 0
col_matrix_0__0__DR EQU CYREG_PRT0_DR
col_matrix_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
col_matrix_0__0__HSIOM_MASK EQU 0x0000000F
col_matrix_0__0__HSIOM_SHIFT EQU 0
col_matrix_0__0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_0__0__MASK EQU 0x01
col_matrix_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_0__0__PC EQU CYREG_PRT0_PC
col_matrix_0__0__PC2 EQU CYREG_PRT0_PC2
col_matrix_0__0__PORT EQU 0
col_matrix_0__0__PS EQU CYREG_PRT0_PS
col_matrix_0__0__SHIFT EQU 0
col_matrix_0__DR EQU CYREG_PRT0_DR
col_matrix_0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_0__MASK EQU 0x01
col_matrix_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_0__PC EQU CYREG_PRT0_PC
col_matrix_0__PC2 EQU CYREG_PRT0_PC2
col_matrix_0__PORT EQU 0
col_matrix_0__PS EQU CYREG_PRT0_PS
col_matrix_0__SHIFT EQU 0

/* col_matrix_1 */
col_matrix_1__0__DM__MASK EQU 0x38
col_matrix_1__0__DM__SHIFT EQU 3
col_matrix_1__0__DR EQU CYREG_PRT0_DR
col_matrix_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
col_matrix_1__0__HSIOM_MASK EQU 0x000000F0
col_matrix_1__0__HSIOM_SHIFT EQU 4
col_matrix_1__0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_1__0__MASK EQU 0x02
col_matrix_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_1__0__PC EQU CYREG_PRT0_PC
col_matrix_1__0__PC2 EQU CYREG_PRT0_PC2
col_matrix_1__0__PORT EQU 0
col_matrix_1__0__PS EQU CYREG_PRT0_PS
col_matrix_1__0__SHIFT EQU 1
col_matrix_1__DR EQU CYREG_PRT0_DR
col_matrix_1__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_1__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_1__MASK EQU 0x02
col_matrix_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_1__PC EQU CYREG_PRT0_PC
col_matrix_1__PC2 EQU CYREG_PRT0_PC2
col_matrix_1__PORT EQU 0
col_matrix_1__PS EQU CYREG_PRT0_PS
col_matrix_1__SHIFT EQU 1

/* col_matrix_2 */
col_matrix_2__0__DM__MASK EQU 0x1C0
col_matrix_2__0__DM__SHIFT EQU 6
col_matrix_2__0__DR EQU CYREG_PRT0_DR
col_matrix_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
col_matrix_2__0__HSIOM_MASK EQU 0x00000F00
col_matrix_2__0__HSIOM_SHIFT EQU 8
col_matrix_2__0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_2__0__MASK EQU 0x04
col_matrix_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_2__0__PC EQU CYREG_PRT0_PC
col_matrix_2__0__PC2 EQU CYREG_PRT0_PC2
col_matrix_2__0__PORT EQU 0
col_matrix_2__0__PS EQU CYREG_PRT0_PS
col_matrix_2__0__SHIFT EQU 2
col_matrix_2__DR EQU CYREG_PRT0_DR
col_matrix_2__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_2__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_2__MASK EQU 0x04
col_matrix_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_2__PC EQU CYREG_PRT0_PC
col_matrix_2__PC2 EQU CYREG_PRT0_PC2
col_matrix_2__PORT EQU 0
col_matrix_2__PS EQU CYREG_PRT0_PS
col_matrix_2__SHIFT EQU 2

/* col_matrix_3 */
col_matrix_3__0__DM__MASK EQU 0xE00
col_matrix_3__0__DM__SHIFT EQU 9
col_matrix_3__0__DR EQU CYREG_PRT0_DR
col_matrix_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
col_matrix_3__0__HSIOM_MASK EQU 0x0000F000
col_matrix_3__0__HSIOM_SHIFT EQU 12
col_matrix_3__0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_3__0__MASK EQU 0x08
col_matrix_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_3__0__PC EQU CYREG_PRT0_PC
col_matrix_3__0__PC2 EQU CYREG_PRT0_PC2
col_matrix_3__0__PORT EQU 0
col_matrix_3__0__PS EQU CYREG_PRT0_PS
col_matrix_3__0__SHIFT EQU 3
col_matrix_3__DR EQU CYREG_PRT0_DR
col_matrix_3__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_3__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_3__MASK EQU 0x08
col_matrix_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_3__PC EQU CYREG_PRT0_PC
col_matrix_3__PC2 EQU CYREG_PRT0_PC2
col_matrix_3__PORT EQU 0
col_matrix_3__PS EQU CYREG_PRT0_PS
col_matrix_3__SHIFT EQU 3

/* col_matrix_4 */
col_matrix_4__0__DM__MASK EQU 0x7000
col_matrix_4__0__DM__SHIFT EQU 12
col_matrix_4__0__DR EQU CYREG_PRT0_DR
col_matrix_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
col_matrix_4__0__HSIOM_MASK EQU 0x000F0000
col_matrix_4__0__HSIOM_SHIFT EQU 16
col_matrix_4__0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_4__0__MASK EQU 0x10
col_matrix_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_4__0__PC EQU CYREG_PRT0_PC
col_matrix_4__0__PC2 EQU CYREG_PRT0_PC2
col_matrix_4__0__PORT EQU 0
col_matrix_4__0__PS EQU CYREG_PRT0_PS
col_matrix_4__0__SHIFT EQU 4
col_matrix_4__DR EQU CYREG_PRT0_DR
col_matrix_4__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_4__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_4__MASK EQU 0x10
col_matrix_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_4__PC EQU CYREG_PRT0_PC
col_matrix_4__PC2 EQU CYREG_PRT0_PC2
col_matrix_4__PORT EQU 0
col_matrix_4__PS EQU CYREG_PRT0_PS
col_matrix_4__SHIFT EQU 4

/* col_matrix_5 */
col_matrix_5__0__DM__MASK EQU 0x38000
col_matrix_5__0__DM__SHIFT EQU 15
col_matrix_5__0__DR EQU CYREG_PRT0_DR
col_matrix_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
col_matrix_5__0__HSIOM_MASK EQU 0x00F00000
col_matrix_5__0__HSIOM_SHIFT EQU 20
col_matrix_5__0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_5__0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_5__0__MASK EQU 0x20
col_matrix_5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_5__0__PC EQU CYREG_PRT0_PC
col_matrix_5__0__PC2 EQU CYREG_PRT0_PC2
col_matrix_5__0__PORT EQU 0
col_matrix_5__0__PS EQU CYREG_PRT0_PS
col_matrix_5__0__SHIFT EQU 5
col_matrix_5__DR EQU CYREG_PRT0_DR
col_matrix_5__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_5__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_5__MASK EQU 0x20
col_matrix_5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_5__PC EQU CYREG_PRT0_PC
col_matrix_5__PC2 EQU CYREG_PRT0_PC2
col_matrix_5__PORT EQU 0
col_matrix_5__PS EQU CYREG_PRT0_PS
col_matrix_5__SHIFT EQU 5

/* col_matrix_6 */
col_matrix_6__0__DM__MASK EQU 0x1C0000
col_matrix_6__0__DM__SHIFT EQU 18
col_matrix_6__0__DR EQU CYREG_PRT0_DR
col_matrix_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
col_matrix_6__0__HSIOM_MASK EQU 0x0F000000
col_matrix_6__0__HSIOM_SHIFT EQU 24
col_matrix_6__0__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_6__0__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_6__0__MASK EQU 0x40
col_matrix_6__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_6__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_6__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_6__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_6__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_6__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_6__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_6__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_6__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_6__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_6__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_6__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_6__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_6__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_6__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_6__0__PC EQU CYREG_PRT0_PC
col_matrix_6__0__PC2 EQU CYREG_PRT0_PC2
col_matrix_6__0__PORT EQU 0
col_matrix_6__0__PS EQU CYREG_PRT0_PS
col_matrix_6__0__SHIFT EQU 6
col_matrix_6__DR EQU CYREG_PRT0_DR
col_matrix_6__INTCFG EQU CYREG_PRT0_INTCFG
col_matrix_6__INTSTAT EQU CYREG_PRT0_INTSTAT
col_matrix_6__MASK EQU 0x40
col_matrix_6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
col_matrix_6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
col_matrix_6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
col_matrix_6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
col_matrix_6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
col_matrix_6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
col_matrix_6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
col_matrix_6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
col_matrix_6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
col_matrix_6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
col_matrix_6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
col_matrix_6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
col_matrix_6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
col_matrix_6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
col_matrix_6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
col_matrix_6__PC EQU CYREG_PRT0_PC
col_matrix_6__PC2 EQU CYREG_PRT0_PC2
col_matrix_6__PORT EQU 0
col_matrix_6__PS EQU CYREG_PRT0_PS
col_matrix_6__SHIFT EQU 6

/* col_matrix_7 */
col_matrix_7__0__DM__MASK EQU 0x1C0000
col_matrix_7__0__DM__SHIFT EQU 18
col_matrix_7__0__DR EQU CYREG_PRT1_DR
col_matrix_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
col_matrix_7__0__HSIOM_MASK EQU 0x0F000000
col_matrix_7__0__HSIOM_SHIFT EQU 24
col_matrix_7__0__INTCFG EQU CYREG_PRT1_INTCFG
col_matrix_7__0__INTSTAT EQU CYREG_PRT1_INTSTAT
col_matrix_7__0__MASK EQU 0x40
col_matrix_7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
col_matrix_7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
col_matrix_7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
col_matrix_7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
col_matrix_7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
col_matrix_7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
col_matrix_7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
col_matrix_7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
col_matrix_7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
col_matrix_7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
col_matrix_7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
col_matrix_7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
col_matrix_7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
col_matrix_7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
col_matrix_7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
col_matrix_7__0__PC EQU CYREG_PRT1_PC
col_matrix_7__0__PC2 EQU CYREG_PRT1_PC2
col_matrix_7__0__PORT EQU 1
col_matrix_7__0__PS EQU CYREG_PRT1_PS
col_matrix_7__0__SHIFT EQU 6
col_matrix_7__DR EQU CYREG_PRT1_DR
col_matrix_7__INTCFG EQU CYREG_PRT1_INTCFG
col_matrix_7__INTSTAT EQU CYREG_PRT1_INTSTAT
col_matrix_7__MASK EQU 0x40
col_matrix_7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
col_matrix_7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
col_matrix_7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
col_matrix_7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
col_matrix_7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
col_matrix_7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
col_matrix_7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
col_matrix_7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
col_matrix_7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
col_matrix_7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
col_matrix_7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
col_matrix_7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
col_matrix_7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
col_matrix_7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
col_matrix_7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
col_matrix_7__PC EQU CYREG_PRT1_PC
col_matrix_7__PC2 EQU CYREG_PRT1_PC2
col_matrix_7__PORT EQU 1
col_matrix_7__PS EQU CYREG_PRT1_PS
col_matrix_7__SHIFT EQU 6

/* row_matrix_0 */
row_matrix_0__0__DM__MASK EQU 0xE00000
row_matrix_0__0__DM__SHIFT EQU 21
row_matrix_0__0__DR EQU CYREG_PRT0_DR
row_matrix_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
row_matrix_0__0__HSIOM_MASK EQU 0xF0000000
row_matrix_0__0__HSIOM_SHIFT EQU 28
row_matrix_0__0__INTCFG EQU CYREG_PRT0_INTCFG
row_matrix_0__0__INTSTAT EQU CYREG_PRT0_INTSTAT
row_matrix_0__0__MASK EQU 0x80
row_matrix_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
row_matrix_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
row_matrix_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
row_matrix_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
row_matrix_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
row_matrix_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
row_matrix_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
row_matrix_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
row_matrix_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
row_matrix_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
row_matrix_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
row_matrix_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
row_matrix_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
row_matrix_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
row_matrix_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
row_matrix_0__0__PC EQU CYREG_PRT0_PC
row_matrix_0__0__PC2 EQU CYREG_PRT0_PC2
row_matrix_0__0__PORT EQU 0
row_matrix_0__0__PS EQU CYREG_PRT0_PS
row_matrix_0__0__SHIFT EQU 7
row_matrix_0__DR EQU CYREG_PRT0_DR
row_matrix_0__INTCFG EQU CYREG_PRT0_INTCFG
row_matrix_0__INTSTAT EQU CYREG_PRT0_INTSTAT
row_matrix_0__MASK EQU 0x80
row_matrix_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
row_matrix_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
row_matrix_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
row_matrix_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
row_matrix_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
row_matrix_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
row_matrix_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
row_matrix_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
row_matrix_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
row_matrix_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
row_matrix_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
row_matrix_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
row_matrix_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
row_matrix_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
row_matrix_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
row_matrix_0__PC EQU CYREG_PRT0_PC
row_matrix_0__PC2 EQU CYREG_PRT0_PC2
row_matrix_0__PORT EQU 0
row_matrix_0__PS EQU CYREG_PRT0_PS
row_matrix_0__SHIFT EQU 7

/* row_matrix_1 */
row_matrix_1__0__DM__MASK EQU 0x07
row_matrix_1__0__DM__SHIFT EQU 0
row_matrix_1__0__DR EQU CYREG_PRT1_DR
row_matrix_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
row_matrix_1__0__HSIOM_MASK EQU 0x0000000F
row_matrix_1__0__HSIOM_SHIFT EQU 0
row_matrix_1__0__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_1__0__MASK EQU 0x01
row_matrix_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_1__0__PC EQU CYREG_PRT1_PC
row_matrix_1__0__PC2 EQU CYREG_PRT1_PC2
row_matrix_1__0__PORT EQU 1
row_matrix_1__0__PS EQU CYREG_PRT1_PS
row_matrix_1__0__SHIFT EQU 0
row_matrix_1__DR EQU CYREG_PRT1_DR
row_matrix_1__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_1__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_1__MASK EQU 0x01
row_matrix_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_1__PC EQU CYREG_PRT1_PC
row_matrix_1__PC2 EQU CYREG_PRT1_PC2
row_matrix_1__PORT EQU 1
row_matrix_1__PS EQU CYREG_PRT1_PS
row_matrix_1__SHIFT EQU 0

/* row_matrix_2 */
row_matrix_2__0__DM__MASK EQU 0x38
row_matrix_2__0__DM__SHIFT EQU 3
row_matrix_2__0__DR EQU CYREG_PRT1_DR
row_matrix_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
row_matrix_2__0__HSIOM_MASK EQU 0x000000F0
row_matrix_2__0__HSIOM_SHIFT EQU 4
row_matrix_2__0__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_2__0__MASK EQU 0x02
row_matrix_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_2__0__PC EQU CYREG_PRT1_PC
row_matrix_2__0__PC2 EQU CYREG_PRT1_PC2
row_matrix_2__0__PORT EQU 1
row_matrix_2__0__PS EQU CYREG_PRT1_PS
row_matrix_2__0__SHIFT EQU 1
row_matrix_2__DR EQU CYREG_PRT1_DR
row_matrix_2__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_2__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_2__MASK EQU 0x02
row_matrix_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_2__PC EQU CYREG_PRT1_PC
row_matrix_2__PC2 EQU CYREG_PRT1_PC2
row_matrix_2__PORT EQU 1
row_matrix_2__PS EQU CYREG_PRT1_PS
row_matrix_2__SHIFT EQU 1

/* row_matrix_3 */
row_matrix_3__0__DM__MASK EQU 0x1C0
row_matrix_3__0__DM__SHIFT EQU 6
row_matrix_3__0__DR EQU CYREG_PRT1_DR
row_matrix_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
row_matrix_3__0__HSIOM_MASK EQU 0x00000F00
row_matrix_3__0__HSIOM_SHIFT EQU 8
row_matrix_3__0__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_3__0__MASK EQU 0x04
row_matrix_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_3__0__PC EQU CYREG_PRT1_PC
row_matrix_3__0__PC2 EQU CYREG_PRT1_PC2
row_matrix_3__0__PORT EQU 1
row_matrix_3__0__PS EQU CYREG_PRT1_PS
row_matrix_3__0__SHIFT EQU 2
row_matrix_3__DR EQU CYREG_PRT1_DR
row_matrix_3__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_3__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_3__MASK EQU 0x04
row_matrix_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_3__PC EQU CYREG_PRT1_PC
row_matrix_3__PC2 EQU CYREG_PRT1_PC2
row_matrix_3__PORT EQU 1
row_matrix_3__PS EQU CYREG_PRT1_PS
row_matrix_3__SHIFT EQU 2

/* row_matrix_4 */
row_matrix_4__0__DM__MASK EQU 0xE00
row_matrix_4__0__DM__SHIFT EQU 9
row_matrix_4__0__DR EQU CYREG_PRT1_DR
row_matrix_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
row_matrix_4__0__HSIOM_MASK EQU 0x0000F000
row_matrix_4__0__HSIOM_SHIFT EQU 12
row_matrix_4__0__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_4__0__MASK EQU 0x08
row_matrix_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_4__0__PC EQU CYREG_PRT1_PC
row_matrix_4__0__PC2 EQU CYREG_PRT1_PC2
row_matrix_4__0__PORT EQU 1
row_matrix_4__0__PS EQU CYREG_PRT1_PS
row_matrix_4__0__SHIFT EQU 3
row_matrix_4__DR EQU CYREG_PRT1_DR
row_matrix_4__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_4__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_4__MASK EQU 0x08
row_matrix_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_4__PC EQU CYREG_PRT1_PC
row_matrix_4__PC2 EQU CYREG_PRT1_PC2
row_matrix_4__PORT EQU 1
row_matrix_4__PS EQU CYREG_PRT1_PS
row_matrix_4__SHIFT EQU 3

/* row_matrix_5 */
row_matrix_5__0__DM__MASK EQU 0x7000
row_matrix_5__0__DM__SHIFT EQU 12
row_matrix_5__0__DR EQU CYREG_PRT1_DR
row_matrix_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
row_matrix_5__0__HSIOM_MASK EQU 0x000F0000
row_matrix_5__0__HSIOM_SHIFT EQU 16
row_matrix_5__0__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_5__0__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_5__0__MASK EQU 0x10
row_matrix_5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_5__0__PC EQU CYREG_PRT1_PC
row_matrix_5__0__PC2 EQU CYREG_PRT1_PC2
row_matrix_5__0__PORT EQU 1
row_matrix_5__0__PS EQU CYREG_PRT1_PS
row_matrix_5__0__SHIFT EQU 4
row_matrix_5__DR EQU CYREG_PRT1_DR
row_matrix_5__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_5__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_5__MASK EQU 0x10
row_matrix_5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_5__PC EQU CYREG_PRT1_PC
row_matrix_5__PC2 EQU CYREG_PRT1_PC2
row_matrix_5__PORT EQU 1
row_matrix_5__PS EQU CYREG_PRT1_PS
row_matrix_5__SHIFT EQU 4

/* row_matrix_6 */
row_matrix_6__0__DM__MASK EQU 0x38000
row_matrix_6__0__DM__SHIFT EQU 15
row_matrix_6__0__DR EQU CYREG_PRT1_DR
row_matrix_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
row_matrix_6__0__HSIOM_MASK EQU 0x00F00000
row_matrix_6__0__HSIOM_SHIFT EQU 20
row_matrix_6__0__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_6__0__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_6__0__MASK EQU 0x20
row_matrix_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_6__0__PC EQU CYREG_PRT1_PC
row_matrix_6__0__PC2 EQU CYREG_PRT1_PC2
row_matrix_6__0__PORT EQU 1
row_matrix_6__0__PS EQU CYREG_PRT1_PS
row_matrix_6__0__SHIFT EQU 5
row_matrix_6__DR EQU CYREG_PRT1_DR
row_matrix_6__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_6__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_6__MASK EQU 0x20
row_matrix_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_6__PC EQU CYREG_PRT1_PC
row_matrix_6__PC2 EQU CYREG_PRT1_PC2
row_matrix_6__PORT EQU 1
row_matrix_6__PS EQU CYREG_PRT1_PS
row_matrix_6__SHIFT EQU 5

/* row_matrix_7 */
row_matrix_7__0__DM__MASK EQU 0xE00000
row_matrix_7__0__DM__SHIFT EQU 21
row_matrix_7__0__DR EQU CYREG_PRT1_DR
row_matrix_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
row_matrix_7__0__HSIOM_MASK EQU 0xF0000000
row_matrix_7__0__HSIOM_SHIFT EQU 28
row_matrix_7__0__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_7__0__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_7__0__MASK EQU 0x80
row_matrix_7__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_7__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_7__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_7__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_7__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_7__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_7__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_7__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_7__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_7__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_7__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_7__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_7__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_7__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_7__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_7__0__PC EQU CYREG_PRT1_PC
row_matrix_7__0__PC2 EQU CYREG_PRT1_PC2
row_matrix_7__0__PORT EQU 1
row_matrix_7__0__PS EQU CYREG_PRT1_PS
row_matrix_7__0__SHIFT EQU 7
row_matrix_7__DR EQU CYREG_PRT1_DR
row_matrix_7__INTCFG EQU CYREG_PRT1_INTCFG
row_matrix_7__INTSTAT EQU CYREG_PRT1_INTSTAT
row_matrix_7__MASK EQU 0x80
row_matrix_7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
row_matrix_7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
row_matrix_7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
row_matrix_7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
row_matrix_7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
row_matrix_7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
row_matrix_7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
row_matrix_7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
row_matrix_7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
row_matrix_7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
row_matrix_7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
row_matrix_7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
row_matrix_7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
row_matrix_7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
row_matrix_7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
row_matrix_7__PC EQU CYREG_PRT1_PC
row_matrix_7__PC2 EQU CYREG_PRT1_PC2
row_matrix_7__PORT EQU 1
row_matrix_7__PS EQU CYREG_PRT1_PS
row_matrix_7__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04161193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
