Timing Violation Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Aug  4 12:57:14 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              4.075
  Slack (ns):              0.888
  Arrival (ns):           14.038
  Required (ns):          14.926
  Operating Conditions: slow_lv_ht

Path 2
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38]:EN
  Delay (ns):              3.591
  Slack (ns):              0.936
  Arrival (ns):           13.852
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 3
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42]:EN
  Delay (ns):              3.590
  Slack (ns):              0.937
  Arrival (ns):           13.851
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              4.045
  Slack (ns):              0.947
  Arrival (ns):           14.008
  Required (ns):          14.955
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.019
  Slack (ns):              0.973
  Arrival (ns):           13.982
  Required (ns):          14.955
  Operating Conditions: slow_lv_ht

Path 6
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.983
  Slack (ns):              0.980
  Arrival (ns):           13.946
  Required (ns):          14.926
  Operating Conditions: slow_lv_ht

Path 7
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:D
  Delay (ns):              3.936
  Slack (ns):              0.987
  Arrival (ns):           13.899
  Required (ns):          14.886
  Operating Conditions: slow_lv_ht

Path 8
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              4.010
  Slack (ns):              0.990
  Arrival (ns):           13.973
  Required (ns):          14.963
  Operating Conditions: slow_lv_ht

Path 9
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.937
  Slack (ns):              0.999
  Arrival (ns):           13.913
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 10
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.962
  Slack (ns):              1.001
  Arrival (ns):           13.925
  Required (ns):          14.926
  Operating Conditions: slow_lv_ht

Path 11
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.941
  Slack (ns):              1.007
  Arrival (ns):           13.893
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 12
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.944
  Slack (ns):              1.018
  Arrival (ns):           13.907
  Required (ns):          14.925
  Operating Conditions: slow_lv_ht

Path 13
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.914
  Slack (ns):              1.022
  Arrival (ns):           13.890
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 14
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.907
  Slack (ns):              1.026
  Arrival (ns):           13.883
  Required (ns):          14.909
  Operating Conditions: slow_lv_ht

Path 15
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.935
  Slack (ns):              1.028
  Arrival (ns):           13.898
  Required (ns):          14.926
  Operating Conditions: slow_lv_ht

Path 16
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.911
  Slack (ns):              1.034
  Arrival (ns):           13.863
  Required (ns):          14.897
  Operating Conditions: slow_lv_ht

Path 17
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.923
  Slack (ns):              1.039
  Arrival (ns):           13.886
  Required (ns):          14.925
  Operating Conditions: slow_lv_ht

Path 18
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.884
  Slack (ns):              1.049
  Arrival (ns):           13.860
  Required (ns):          14.909
  Operating Conditions: slow_lv_ht

Path 19
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.881
  Slack (ns):              1.052
  Arrival (ns):           13.857
  Required (ns):          14.909
  Operating Conditions: slow_lv_ht

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/cal_init_mr_addr_1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/dowrite_attr[0]:SLn
  Delay (ns):              3.816
  Slack (ns):              1.053
  Arrival (ns):           13.756
  Required (ns):          14.809
  Operating Conditions: slow_lv_ht

Path 21
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.885
  Slack (ns):              1.060
  Arrival (ns):           13.837
  Required (ns):          14.897
  Operating Conditions: slow_lv_ht

Path 22
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.872
  Slack (ns):              1.061
  Arrival (ns):           13.848
  Required (ns):          14.909
  Operating Conditions: slow_lv_ht

Path 23
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.878
  Slack (ns):              1.064
  Arrival (ns):           13.854
  Required (ns):          14.918
  Operating Conditions: slow_lv_ht

Path 24
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.876
  Slack (ns):              1.069
  Arrival (ns):           13.828
  Required (ns):          14.897
  Operating Conditions: slow_lv_ht

Path 25
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.858
  Slack (ns):              1.075
  Arrival (ns):           13.834
  Required (ns):          14.909
  Operating Conditions: slow_lv_ht

Path 26
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[47]:EN
  Delay (ns):              3.470
  Slack (ns):              1.078
  Arrival (ns):           13.731
  Required (ns):          14.809
  Operating Conditions: slow_lv_ht

Path 27
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[46]:EN
  Delay (ns):              3.469
  Slack (ns):              1.079
  Arrival (ns):           13.730
  Required (ns):          14.809
  Operating Conditions: slow_lv_ht

Path 28
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.849
  Slack (ns):              1.084
  Arrival (ns):           13.825
  Required (ns):          14.909
  Operating Conditions: slow_lv_ht

Path 29
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[20]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.859
  Slack (ns):              1.086
  Arrival (ns):           13.814
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 30
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[13]:D
  Delay (ns):              3.810
  Slack (ns):              1.090
  Arrival (ns):           13.742
  Required (ns):          14.832
  Operating Conditions: slow_lv_ht

Path 31
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.851
  Slack (ns):              1.091
  Arrival (ns):           13.827
  Required (ns):          14.918
  Operating Conditions: slow_lv_ht

Path 32
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.845
  Slack (ns):              1.091
  Arrival (ns):           13.821
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[53]:D
  Delay (ns):              3.810
  Slack (ns):              1.092
  Arrival (ns):           13.793
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[49]:D
  Delay (ns):              3.810
  Slack (ns):              1.092
  Arrival (ns):           13.793
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 35
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[43]:D
  Delay (ns):              3.808
  Slack (ns):              1.094
  Arrival (ns):           13.791
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 36
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[42]:D
  Delay (ns):              3.807
  Slack (ns):              1.095
  Arrival (ns):           13.790
  Required (ns):          14.885
  Operating Conditions: slow_lv_ht

Path 37
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.849
  Slack (ns):              1.099
  Arrival (ns):           13.801
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 38
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[36]:D
  Delay (ns):              3.808
  Slack (ns):              1.105
  Arrival (ns):           13.795
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 39
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.824
  Slack (ns):              1.112
  Arrival (ns):           13.800
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 40
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:D
  Delay (ns):              3.798
  Slack (ns):              1.112
  Arrival (ns):           13.774
  Required (ns):          14.886
  Operating Conditions: slow_lv_ht

Path 41
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/init_sm[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/nwl_timer2[13]:D
  Delay (ns):              3.787
  Slack (ns):              1.113
  Arrival (ns):           13.719
  Required (ns):          14.832
  Operating Conditions: slow_lv_ht

Path 42
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[20]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.829
  Slack (ns):              1.113
  Arrival (ns):           13.784
  Required (ns):          14.897
  Operating Conditions: slow_lv_ht

Path 43
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.822
  Slack (ns):              1.114
  Arrival (ns):           13.798
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[32]:D
  Delay (ns):              3.789
  Slack (ns):              1.119
  Arrival (ns):           13.772
  Required (ns):          14.891
  Operating Conditions: slow_lv_ht

Path 45
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[2]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.846
  Slack (ns):              1.119
  Arrival (ns):           13.813
  Required (ns):          14.932
  Operating Conditions: slow_lv_ht

Path 46
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.828
  Slack (ns):              1.120
  Arrival (ns):           13.780
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[38]:D
  Delay (ns):              3.786
  Slack (ns):              1.121
  Arrival (ns):           13.769
  Required (ns):          14.890
  Operating Conditions: slow_lv_ht

Path 48
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[52]:D
  Delay (ns):              3.781
  Slack (ns):              1.121
  Arrival (ns):           13.768
  Required (ns):          14.889
  Operating Conditions: slow_lv_ht

Path 49
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[43]:D
  Delay (ns):              3.790
  Slack (ns):              1.122
  Arrival (ns):           13.777
  Required (ns):          14.899
  Operating Conditions: slow_lv_ht

Path 50
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[50]:EN
  Delay (ns):              3.380
  Slack (ns):              1.123
  Arrival (ns):           13.641
  Required (ns):          14.764
  Operating Conditions: slow_lv_ht

Path 51
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[44]:EN
  Delay (ns):              3.380
  Slack (ns):              1.123
  Arrival (ns):           13.641
  Required (ns):          14.764
  Operating Conditions: slow_lv_ht

Path 52
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[47]:EN
  Delay (ns):              3.379
  Slack (ns):              1.124
  Arrival (ns):           13.640
  Required (ns):          14.764
  Operating Conditions: slow_lv_ht

Path 53
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[45]:EN
  Delay (ns):              3.379
  Slack (ns):              1.124
  Arrival (ns):           13.640
  Required (ns):          14.764
  Operating Conditions: slow_lv_ht

Path 54
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.806
  Slack (ns):              1.129
  Arrival (ns):           13.782
  Required (ns):          14.911
  Operating Conditions: slow_lv_ht

Path 55
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[51]:D
  Delay (ns):              3.771
  Slack (ns):              1.133
  Arrival (ns):           13.758
  Required (ns):          14.891
  Operating Conditions: slow_lv_ht

Path 56
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[26]:EN
  Delay (ns):              3.393
  Slack (ns):              1.134
  Arrival (ns):           13.654
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 57
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20]:EN
  Delay (ns):              3.393
  Slack (ns):              1.134
  Arrival (ns):           13.654
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 58
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[46]:D
  Delay (ns):              3.773
  Slack (ns):              1.134
  Arrival (ns):           13.760
  Required (ns):          14.894
  Operating Conditions: slow_lv_ht

Path 59
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[36]:D
  Delay (ns):              3.779
  Slack (ns):              1.134
  Arrival (ns):           13.766
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 60
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[42]:EN
  Delay (ns):              3.391
  Slack (ns):              1.135
  Arrival (ns):           13.652
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 61
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41]:EN
  Delay (ns):              3.391
  Slack (ns):              1.135
  Arrival (ns):           13.652
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 62
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[23]:EN
  Delay (ns):              3.392
  Slack (ns):              1.135
  Arrival (ns):           13.653
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 63
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.801
  Slack (ns):              1.135
  Arrival (ns):           13.777
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 64
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:D
  Delay (ns):              3.775
  Slack (ns):              1.135
  Arrival (ns):           13.751
  Required (ns):          14.886
  Operating Conditions: slow_lv_ht

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[52]:D
  Delay (ns):              3.768
  Slack (ns):              1.136
  Arrival (ns):           13.751
  Required (ns):          14.887
  Operating Conditions: slow_lv_ht

Path 66
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40]:EN
  Delay (ns):              3.390
  Slack (ns):              1.136
  Arrival (ns):           13.651
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 67
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[39]:EN
  Delay (ns):              3.390
  Slack (ns):              1.136
  Arrival (ns):           13.651
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 68
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35]:EN
  Delay (ns):              3.390
  Slack (ns):              1.136
  Arrival (ns):           13.651
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 69
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[24]:EN
  Delay (ns):              3.391
  Slack (ns):              1.136
  Arrival (ns):           13.652
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 70
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[21]:EN
  Delay (ns):              3.391
  Slack (ns):              1.136
  Arrival (ns):           13.652
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[26]:D
  Delay (ns):              3.767
  Slack (ns):              1.137
  Arrival (ns):           13.750
  Required (ns):          14.887
  Operating Conditions: slow_lv_ht

Path 72
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.810
  Slack (ns):              1.137
  Arrival (ns):           13.762
  Required (ns):          14.899
  Operating Conditions: slow_lv_ht

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[29]:D
  Delay (ns):              3.765
  Slack (ns):              1.139
  Arrival (ns):           13.748
  Required (ns):          14.887
  Operating Conditions: slow_lv_ht

Path 74
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[20]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.803
  Slack (ns):              1.139
  Arrival (ns):           13.758
  Required (ns):          14.897
  Operating Conditions: slow_lv_ht

Path 75
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.797
  Slack (ns):              1.139
  Arrival (ns):           13.773
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[51]:D
  Delay (ns):              3.763
  Slack (ns):              1.141
  Arrival (ns):           13.746
  Required (ns):          14.887
  Operating Conditions: slow_lv_ht

Path 77
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.801
  Slack (ns):              1.147
  Arrival (ns):           13.753
  Required (ns):          14.900
  Operating Conditions: slow_lv_ht

Path 78
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[20]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.794
  Slack (ns):              1.148
  Arrival (ns):           13.749
  Required (ns):          14.897
  Operating Conditions: slow_lv_ht

Path 79
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.785
  Slack (ns):              1.150
  Arrival (ns):           13.761
  Required (ns):          14.911
  Operating Conditions: slow_lv_ht

Path 80
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[43]:D
  Delay (ns):              3.761
  Slack (ns):              1.151
  Arrival (ns):           13.748
  Required (ns):          14.899
  Operating Conditions: slow_lv_ht

Path 81
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.783
  Slack (ns):              1.152
  Arrival (ns):           13.759
  Required (ns):          14.911
  Operating Conditions: slow_lv_ht

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[59]:D
  Delay (ns):              3.745
  Slack (ns):              1.153
  Arrival (ns):           13.728
  Required (ns):          14.881
  Operating Conditions: slow_lv_ht

Path 83
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[27]:EN
  Delay (ns):              3.374
  Slack (ns):              1.153
  Arrival (ns):           13.635
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 84
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[25]:EN
  Delay (ns):              3.374
  Slack (ns):              1.153
  Arrival (ns):           13.635
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 85
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.813
  Slack (ns):              1.153
  Arrival (ns):           13.779
  Required (ns):          14.932
  Operating Conditions: slow_lv_ht

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[57]:D
  Delay (ns):              3.744
  Slack (ns):              1.154
  Arrival (ns):           13.727
  Required (ns):          14.881
  Operating Conditions: slow_lv_ht

Path 87
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38]:EN
  Delay (ns):              3.372
  Slack (ns):              1.154
  Arrival (ns):           13.633
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 88
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36]:EN
  Delay (ns):              3.372
  Slack (ns):              1.154
  Arrival (ns):           13.633
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 89
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[18]:EN
  Delay (ns):              3.373
  Slack (ns):              1.154
  Arrival (ns):           13.634
  Required (ns):          14.788
  Operating Conditions: slow_lv_ht

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[40]:D
  Delay (ns):              3.743
  Slack (ns):              1.155
  Arrival (ns):           13.726
  Required (ns):          14.881
  Operating Conditions: slow_lv_ht

Path 91
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44]:EN
  Delay (ns):              3.371
  Slack (ns):              1.155
  Arrival (ns):           13.632
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 92
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[34]:EN
  Delay (ns):              3.371
  Slack (ns):              1.155
  Arrival (ns):           13.632
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 93
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[0]:D
  Delay (ns):              3.788
  Slack (ns):              1.155
  Arrival (ns):           13.764
  Required (ns):          14.919
  Operating Conditions: slow_lv_ht

Path 94
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_77/rd_addr[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_data_asm_fifo_wr_data[33]:D
  Delay (ns):              3.740
  Slack (ns):              1.158
  Arrival (ns):           13.723
  Required (ns):          14.881
  Operating Conditions: slow_lv_ht

Path 95
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_5/cal_select_fast:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_244/wrtq_b_sizerff_1:EN
  Delay (ns):              3.616
  Slack (ns):              1.158
  Arrival (ns):           13.557
  Required (ns):          14.715
  Operating Conditions: slow_lv_ht

Path 96
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.789
  Slack (ns):              1.158
  Arrival (ns):           13.741
  Required (ns):          14.899
  Operating Conditions: slow_lv_ht

Path 97
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.774
  Slack (ns):              1.162
  Arrival (ns):           13.750
  Required (ns):          14.912
  Operating Conditions: slow_lv_ht

Path 98
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[46]:D
  Delay (ns):              3.744
  Slack (ns):              1.163
  Arrival (ns):           13.731
  Required (ns):          14.894
  Operating Conditions: slow_lv_ht

Path 99
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[41]:D
  Delay (ns):              3.724
  Slack (ns):              1.167
  Arrival (ns):           13.711
  Required (ns):          14.878
  Operating Conditions: slow_lv_ht

Path 100
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[42]:D
  Delay (ns):              3.740
  Slack (ns):              1.172
  Arrival (ns):           13.727
  Required (ns):          14.899
  Operating Conditions: slow_lv_ht

