{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@266:284@HdlStmProcess", "  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n    up_transfer_id_eot_d <= up_transfer_id_eot;\n  end\nend\n\nalways @(posedge clk) begin\n  if (ctrl_enable == 1'b0) begin\n    response_ready <= 1'b1;\n  end else if (response_ready == 1'b1) begin\n    response_ready <= ~response_valid;\n  end else if (up_tlf_s_ready == 1'b1) begin\n    response_ready <= 1'b1;\n  end\nend\n\nalways @(posedge clk)\nbegin\n  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n    up_tlf_s_valid <= up_bl_partial;\n"], "Clone Blocks": [["hdl/library/axi_dmac/dmac_2d_transfer.v@144:162", "    end else if (req_response_ready == 1'b1) begin\n      req_response_valid <= 1'b0;\n    end\n  end\n\n  always @(posedge req_aclk) begin\n    if (req_aresetn == 1'b0) begin\n      out_response_ready <= 1'b1;\n    end else if (out_response_ready == 1'b1) begin\n      out_response_ready <= ~out_response_valid;\n    end else if (req_response_ready == 1'b1) begin\n      out_response_ready <= 1'b1;\n    end\n  end\n\n  always @(posedge req_aclk) begin\n    if (req_ready == 1'b1 && req_valid == 1'b1) begin\n      dest_address <= req_dest_address;\n      src_address <= req_src_address;\n"]], "Diff Content": {"Delete": [[271, "always @(posedge clk) begin\n"], [272, "  if (ctrl_enable == 1'b0) begin\n"], [273, "    response_ready <= 1'b1;\n"], [274, "  end else if (response_ready == 1'b1) begin\n"], [275, "    response_ready <= ~response_valid;\n"], [276, "  end else if (up_tlf_s_ready == 1'b1) begin\n"], [277, "    response_ready <= 1'b1;\n"], [279, "end\n"]], "Add": [[277, "  always @(posedge clk) begin\n"], [277, "    if (ctrl_enable == 1'b0) begin\n"], [277, "      response_ready <= 1'b1;\n"], [277, "    end else if (response_ready == 1'b1) begin\n"], [277, "      response_ready <= ~response_valid;\n"], [277, "    end else if (up_tlf_s_ready == 1'b1) begin\n"], [277, "      response_ready <= 1'b1;\n"], [277, "    end\n"]]}}