Cadence Genus(TM) Synthesis Solution.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.12-s121_1, built Tue Dec 03 15:07:17 PST 2019
Options: 
Date:    Thu Jan 25 18:53:51 2024
Host:    mo.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (1core*32cpus*32physical cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB) (87477780KB)
PID:     27501
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (14 seconds elapsed).

WARNING: This version of the tool is 1514 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 25 18:54:28 PST 2024)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 25 18:54:28 PST 2024)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32hvt_"
set sub_lib_type_target "saed32hvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_hvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_hvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 25 18:54:28 PST 2024)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 11460)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 52
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32hvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_HVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32hvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_HVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_HVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_HVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 25 18:54:30 PST 2024)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 25 18:54:30 PST 2024)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 25 18:54:30 PST 2024)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 2: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } { 

    puts " Creating ICC2 MCMM " 

    create_mode func 

    create_corner slow 

    create_scenario -mode func -corner slow -name func_slow 

    current_scenario func_slow 

    set_operating_conditions ss0p75v125c 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin 

    set_parasitic_parameters -early_spec Cmax -early_temperature 125 

    set_parasitic_parameters -late_spec Cmax -late_temperature 125 

    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default 

    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default 

  

    #set_scenario_status  default -active false 

    set_scenario_status func_slow -active true -hold true -setup true 

} 
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } { 

    puts " Creating ICC2 MCMM " 

    create_mode func 

    create_corner slow 

    create_scenario -mode func -corner slow -name func_slow 

    current_scenario func_slow 

    set_operating_conditions ss0p75v125c 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin 

    set_parasitic_parameters -early_spec Cmax -early_temperature 125 

    set_parasitic_parameters -late_spec Cmax -late_temperature 125 

    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default 

    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default 

  

    #set_scenario_status  default -active false 

    set_scenario_status func_slow -active true -hold true -setup true 

} 
@file(fifo1_sramb.sdc) 38: set wclk_period 1.380 
set wclk_period 1.380 
@file(fifo1_sramb.sdc) 40: set rclk_period 1.255 
set rclk_period 1.255 
@file(fifo1_sramb.sdc) 42: set wclk2x_period [ expr $wclk_period / 2 ] 
set wclk2x_period [ expr $wclk_period / 2 ] 
@file(fifo1_sramb.sdc) 46: create_clock -name "wclk" -period $wclk_period  wclk 
create_clock -name "wclk" -period $wclk_period  wclk 
@file(fifo1_sramb.sdc) 50: create_clock -name "rclk" -period $rclk_period rclk 
create_clock -name "rclk" -period $rclk_period rclk 
@file(fifo1_sramb.sdc) 56: create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
@file(fifo1_sramb.sdc) 62: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk] 
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk] 
@file(fifo1_sramb.sdc) 64: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk] 
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk] 
@file(fifo1_sramb.sdc) 70: set_clock_transition 0.1 [get_clocks] 
set_clock_transition 0.1 [get_clocks] 
@file(fifo1_sramb.sdc) 72: set_clock_transition 0.25 [get_clocks rclk] 
set_clock_transition 0.25 [get_clocks rclk] 
@file(fifo1_sramb.sdc) 74: set_clock_transition 0.25 [get_clocks wclk] 
set_clock_transition 0.25 [get_clocks wclk] 
@file(fifo1_sramb.sdc) 76: set_clock_latency 0.33 [get_clocks] 
set_clock_latency 0.33 [get_clocks] 
@file(fifo1_sramb.sdc) 78: set_clock_uncertainty 0.048 [get_clocks] 
set_clock_uncertainty 0.048 [get_clocks] 
@file(fifo1_sramb.sdc) 80: set_clock_uncertainty 0.053 [get_clocks wclk] 
set_clock_uncertainty 0.053 [get_clocks wclk] 
@file(fifo1_sramb.sdc) 86: set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports wdata*] 
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports wdata*] 
@file(fifo1_sramb.sdc) 88: set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports wdata*] 
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports wdata*] 
@file(fifo1_sramb.sdc) 90: set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports winc] 
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports winc] 
@file(fifo1_sramb.sdc) 92: set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports winc] 
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports winc] 
@file(fifo1_sramb.sdc) 94: set_input_delay 0.00001 -max -clock rclk -add_delay [get_ports rinc] 
set_input_delay 0.00001 -max -clock rclk -add_delay [get_ports rinc] 
@file(fifo1_sramb.sdc) 96: set_input_delay 0.00001 -min -clock rclk -add_delay [get_ports rinc] 
set_input_delay 0.00001 -min -clock rclk -add_delay [get_ports rinc] 
@file(fifo1_sramb.sdc) 100: set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rdata*] 
set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rdata*] 
@file(fifo1_sramb.sdc) 102: set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rdata*] 
set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rdata*] 
@file(fifo1_sramb.sdc) 104: set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rempty] 
set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rempty] 
@file(fifo1_sramb.sdc) 106: set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rempty] 
set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rempty] 
@file(fifo1_sramb.sdc) 108: set_output_delay -0.45 -max -clock wclk -add_delay [get_ports wfull] 
set_output_delay -0.45 -max -clock wclk -add_delay [get_ports wfull] 
@file(fifo1_sramb.sdc) 110: set_output_delay -0.45 -min -clock wclk -add_delay [get_ports wfull] 
set_output_delay -0.45 -min -clock wclk -add_delay [get_ports wfull] 
@file(fifo1_sramb.sdc) 114: set_drive 0.000001 [get_ports wdata*] 
set_drive 0.000001 [get_ports wdata*] 
@file(fifo1_sramb.sdc) 116: set_drive 0.000001 [get_ports winc] 
set_drive 0.000001 [get_ports winc] 
@file(fifo1_sramb.sdc) 118: set_drive 0.000001 [get_ports rinc] 
set_drive 0.000001 [get_ports rinc] 
@file(fifo1_sramb.sdc) 122: set_load 0.8 [get_ports rdata*] 
set_load 0.8 [get_ports rdata*] 
@file(fifo1_sramb.sdc) 124: set_load 0.8 [get_ports rempty] 
set_load 0.8 [get_ports rempty] 
@file(fifo1_sramb.sdc) 126: set_load 0.8 [get_ports wfull] 
set_load 0.8 [get_ports wfull] 
@file(fifo1_sramb.sdc) 132: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ] 
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ] 
@file(fifo1_sramb.sdc) 134: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ] 
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ] 
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.031s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                Message Text                                                                                  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit        |
|             |        |      | assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the    |
|             |        |      | warning for any bitwidth mismatch that appears in this implicit assignment.                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.        |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see   |
|             |        |      | the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false   |
|             |        |      | to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance       |
|             |        |      | attribute to 'false'.                                                                                                                                                        |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                    |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the |
|             |        |      | message, if the respective values of the 2 given .libs differ.                                                                                                               |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                 |
| LBR-40      |Info    |   52 |An unsupported construct was detected in this library.                                                                                                                        |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                             |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                                              |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                                  |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                                                                                                    |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                                                                                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                                                                                                     |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to  |
|             |        |      | 'true' or that the clock pin has a 'clocked_on' attribute.                                                                                                                   |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                                                                                                              |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                                                                                                                                                    |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have                |
|             |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                                         |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there |
|             |        |      | is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping |
|             |        |      | and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output        |
|             |        |      | pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group            |
|             |        |      | (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                 |
| TUI-31      |Warning |    2 |Obsolete command.                                                                                                                                                             |
|             |        |      |This command is no longer supported.                                                                                                                                          |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -64 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    29 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'wclk' target slack:    26 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:    23 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.130790000000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) | 100.0(100.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) | 100.0(100.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511882       290
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       431    511570       290
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) | 100.0(100.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) | 100.0(100.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -64 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    10 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'wclk' target slack:    26 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:    10 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511169     -565 
            Worst cost_group: rclk, WNS: -242.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk                10     -242     -20%     1255 
       OUTPUTS               -64     -122      -4%     1255 
          wclk                26     -107     -10%     1380 
        INPUTS                10      -94      -8%     1255 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:   -94 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack:   -91 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_HVT/D))

Cost Group 'rclk' target slack:  -214 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_HVT/D))

Cost Group 'wclk' target slack:   -83 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_HVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511157     -509 
            Worst cost_group: rclk, WNS: -229.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -214     -229      -1%     1255 
       OUTPUTS               -94     -112      -1%     1255 
          wclk               -83      -78      +0%     1380 
        INPUTS               -91      -91      +0%     1255 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 5.391928
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |  43.4( 44.4) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |  56.6( 55.6) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |  35.8( 36.4) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |  46.8( 45.5) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |  17.4( 18.2) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.006087000000000842
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |  35.9( 36.4) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |  46.8( 45.5) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |  17.4( 18.2) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.1(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |  35.9( 36.4) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |  46.8( 45.5) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |  17.4( 18.2) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.1(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511154     -509      -804         0       90
            Worst cost_group: rclk, WNS: -229.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511154     -509      -804         0       90
            Worst cost_group: rclk, WNS: -229.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511162     -434      -729         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511162     -434      -729         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511170     -388      -678         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511171     -375      -709         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       103  (       12 /       12 )  0.17
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        82  (        0 /        0 )  0.00
    plc_st_fence        82  (        0 /        0 )  0.00
        plc_star        82  (        0 /        0 )  0.00
      plc_laf_st        82  (        0 /        0 )  0.00
 plc_laf_st_fence        82  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        99  (       12 /       18 )  0.14
   plc_laf_lo_st        81  (        0 /        0 )  0.00
       plc_lo_st        81  (        0 /        0 )  0.00
        mb_split        81  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511171     -375      -709         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511183     -369      -703         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       161  (        1 /        4 )  0.14
   plc_laf_lo_st       160  (        0 /        0 )  0.00
       plc_lo_st       160  (        0 /        0 )  0.00
            fopt       160  (        0 /        0 )  0.01
       crit_dnsz       186  (        9 /       16 )  0.28
             dup       151  (        1 /        3 )  0.04
        setup_dn       150  (        0 /        0 )  0.00
        mb_split       150  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9865829999999995
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |  33.0( 33.3) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |  43.1( 41.7) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |  16.0( 16.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   7.9(  8.3) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |  33.0( 33.3) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |  43.1( 41.7) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |  16.0( 16.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   7.9(  8.3) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       431    511570       290
##>M:Pre Cleanup                        0         -         -       431    511570       290
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       396    511157       310
##>M:Const Prop                         0      -229       682       396    511157       310
##>M:Cleanup                            1      -144       605       404    511183       310
##>M:MBCI                               0         -         -       404    511183       310
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
-------------------------------------------------------------------------------
 const_prop               511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
-------------------------------------------------------------------------------
 hi_fo_buf                511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511187     -366      -700         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511195     -357      -691         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511197     -355      -690         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511199     -352      -686         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511207     -338      -669         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511209     -337      -668         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511213     -333      -664         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       101  (        7 /       11 )  0.31
       crit_upsz        93  (        3 /        7 )  0.12
       crit_slew        85  (        0 /        2 )  0.08
        setup_dn        85  (        0 /        0 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        85  (        0 /        0 )  0.00
    plc_st_fence        85  (        0 /        0 )  0.00
        plc_star        85  (        0 /        0 )  0.00
      plc_laf_st        85  (        0 /        0 )  0.00
 plc_laf_st_fence        85  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        85  (        0 /        0 )  0.00
       plc_lo_st        85  (        0 /        0 )  0.00
            fopt        85  (        0 /        0 )  0.01
       crit_swap        85  (        0 /        0 )  0.08
       mux2_swap        85  (        0 /        0 )  0.04
       crit_dnsz       130  (        0 /        0 )  0.20
       load_swap        85  (        0 /        0 )  0.11
            fopt        92  (        7 /       14 )  0.11
        setup_dn        83  (        0 /        0 )  0.01
       load_isol        89  (        3 /        3 )  0.46
       load_isol        82  (        0 /        0 )  0.09
        move_for        82  (        0 /        0 )  0.02
        move_for        82  (        0 /        0 )  0.00
          rem_bi        82  (        0 /        0 )  0.00
         offload        82  (        0 /        0 )  0.00
          rem_bi        91  (        1 /        2 )  0.02
         offload        84  (        0 /        0 )  0.01
           phase        84  (        0 /        0 )  0.00
        in_phase        84  (        0 /        0 )  0.00
       merge_bit        85  (        0 /        0 )  0.00
     merge_idrvr        84  (        0 /        0 )  0.00
     merge_iload        84  (        0 /        0 )  0.00
    merge_idload        84  (        0 /        0 )  0.00
      merge_drvr       100  (        2 /        4 )  0.10
      merge_load        84  (        0 /        2 )  0.06
          decomp        91  (        1 /        1 )  0.34
        p_decomp        85  (        0 /        0 )  0.15
        levelize        85  (        0 /        7 )  0.12
        mb_split        85  (        0 /        0 )  0.00
             dup        87  (        1 /        2 )  0.16
      mux_retime        85  (        0 /        0 )  0.00
         buf2inv        85  (        0 /        0 )  0.00
             exp        41  (        1 /       11 )  0.03
       gate_deco        61  (        0 /        0 )  0.58
       gcomp_tim        72  (        2 /        2 )  0.31
  inv_pair_2_buf        72  (        0 /        0 )  0.00

 incr_delay               511215     -322      -652         0       90
            Worst cost_group: OUTPUTS, WNS: -130.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511213     -322      -652         0       90
            Worst cost_group: OUTPUTS, WNS: -130.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511328     -258      -589         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511337     -256      -586         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511355     -249      -579         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511379     -239      -570         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511376     -228      -559         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511381     -222      -553         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511387     -216      -547         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511390     -216      -547         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511392     -216      -547         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511391     -213      -544         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511393     -212      -543         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511393     -212      -543         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511378     -205      -536         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511388     -198      -524         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511388     -198      -524         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511402     -188      -501         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511405     -179      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511407     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511406     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        66  (        7 /       55 )  12.09
        crr_glob        87  (        5 /        7 )  0.36
         crr_200        83  (       17 /       66 )  2.35
        crr_glob       121  (       15 /       17 )  0.20
         crr_300        48  (        1 /       35 )  1.76
        crr_glob        72  (        1 /        1 )  0.08
         crr_400        44  (        1 /       31 )  2.57
        crr_glob        75  (        1 /        1 )  0.10
         crr_111        69  (        3 /       59 )  5.76
        crr_glob        75  (        2 /        3 )  0.22
         crr_210       104  (       31 /       88 )  10.39
        crr_glob       167  (       25 /       31 )  0.50
         crr_110        80  (       10 /       69 )  4.08
        crr_glob        91  (        5 /       10 )  0.23
         crr_101        64  (        1 /       53 )  2.20
        crr_glob        67  (        0 /        1 )  0.11
         crr_201        61  (        7 /       47 )  2.78
        crr_glob        78  (        5 /        7 )  0.17
         crr_211        57  (        2 /       44 )  7.39
        crr_glob        72  (        2 /        2 )  0.22
        crit_msz        87  (        9 /       10 )  0.28
       crit_upsz       106  (       10 /       13 )  0.20
       crit_slew        78  (        1 /        2 )  0.10
        setup_dn       146  (        0 /        0 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        75  (        0 /        0 )  0.00
    plc_st_fence        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
      plc_laf_st        75  (        0 /        0 )  0.00
 plc_laf_st_fence        75  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        75  (        0 /        0 )  0.00
            fopt       155  (        4 /       10 )  0.13
       crit_swap        75  (        0 /        0 )  0.05
       mux2_swap        75  (        0 /        0 )  0.00
       crit_dnsz       123  (        1 /        1 )  0.18
       load_swap        75  (        0 /        0 )  0.12
            fopt       155  (        4 /       10 )  0.13
        setup_dn       146  (        0 /        0 )  0.04
       load_isol       142  (        0 /        0 )  0.47
       load_isol       142  (        0 /        0 )  0.47
        move_for       147  (        2 /        2 )  0.05
        move_for       147  (        2 /        2 )  0.05
          rem_bi       138  (        0 /        0 )  0.00
         offload       138  (        0 /        0 )  0.00
          rem_bi       138  (        0 /        0 )  0.00
         offload       138  (        0 /        0 )  0.00
       merge_bit        71  (        0 /        0 )  0.01
     merge_idrvr        69  (        0 /        0 )  0.00
     merge_iload        69  (        0 /        0 )  0.00
    merge_idload        69  (        0 /        0 )  0.00
      merge_drvr        69  (        0 /        2 )  0.08
      merge_load        69  (        0 /        2 )  0.08
           phase        69  (        0 /        0 )  0.00
          decomp        69  (        0 /        0 )  0.23
        p_decomp        69  (        0 /        0 )  0.14
        levelize        69  (        0 /        7 )  0.09
        mb_split        69  (        0 /        0 )  0.00
        in_phase        69  (        0 /        0 )  0.00
             dup        73  (        2 /        2 )  0.10
      mux_retime        70  (        0 /        0 )  0.00
         buf2inv        70  (        0 /        0 )  0.00
             exp        39  (        0 /        9 )  0.04
       gate_deco        67  (        0 /        0 )  0.63
       gcomp_tim        63  (        4 /        6 )  0.33
  inv_pair_2_buf        66  (        0 /        0 )  0.00
 init_drc                 511406     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
      drc_buf_sp       128  (        0 /       64 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511406     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511407     -175      -477         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511409     -175      -471         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       124  (        0 /        1 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       124  (        3 /        7 )  0.30
       crit_upsz       121  (        1 /        3 )  0.09
   plc_laf_lo_st       120  (        0 /        0 )  0.00
       plc_lo_st       120  (        0 /        0 )  0.00
       crit_swap       120  (        1 /        1 )  0.06
       mux2_swap       119  (        0 /        0 )  0.01
       crit_dnsz       116  (        4 /        5 )  0.18
       load_swap       115  (        0 /        1 )  0.05
            fopt       115  (        1 /       69 )  0.44
        setup_dn       114  (        0 /        0 )  0.00
       load_isol       114  (        0 /        1 )  0.18
       load_isol       114  (        0 /        0 )  0.03
        move_for       114  (        0 /        0 )  0.01
        move_for       114  (        0 /        0 )  0.00
          rem_bi       114  (        0 /        0 )  0.00
         offload       114  (        0 /        0 )  0.00
          rem_bi       114  (        0 /        0 )  0.00
         offload       114  (        0 /        0 )  0.00
       merge_bit       115  (        0 /        0 )  0.00
     merge_idrvr       114  (        0 /        0 )  0.00
     merge_iload       114  (        0 /        0 )  0.00
    merge_idload       114  (        0 /        0 )  0.00
      merge_drvr       114  (        0 /        0 )  0.03
      merge_load       114  (        0 /        0 )  0.03
           phase       114  (        0 /        0 )  0.00
          decomp       114  (        0 /        1 )  0.15
        p_decomp       114  (        0 /        0 )  0.05
        levelize       114  (        0 /        0 )  0.02
        mb_split       114  (        0 /        0 )  0.00
             dup       114  (        0 /        0 )  0.06
      mux_retime       114  (        0 /        0 )  0.00
       crr_local       114  (        1 /        6 )  1.47
         buf2inv       113  (        0 /        0 )  0.00

 init_area                511409     -175      -471         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 undup                    511407     -175      -465         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_buf                  511396     -175      -465         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv                  511379     -175      -465         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 merge_bi                 511363     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 merge_bi                 511361     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv_qb               511350     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 seq_res_area             511349     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 io_phase                 511342     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 gate_comp                511338     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 glob_area                511333     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 area_down                511322     -174      -441         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv                  511321     -174      -440         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        1 /        1 )  0.05
         rem_buf        15  (        5 /        5 )  0.03
         rem_inv        27  (       13 /       13 )  0.09
        merge_bi        20  (       14 /       14 )  0.08
      rem_inv_qb        24  (        2 /        2 )  0.07
    seq_res_area        10  (        1 /        3 )  0.82
        io_phase        33  (        5 /        7 )  0.11
       gate_comp        34  (        3 /        3 )  0.17
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        20  (       12 /       20 )  0.06
       area_down        19  (        7 /        7 )  0.11
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        0 )  0.02
         rem_inv        13  (        2 /        2 )  0.03
        merge_bi         4  (        0 /        0 )  0.01
      rem_inv_qb        20  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511321     -174      -440         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511324     -168      -434         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511325     -167      -433         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511333     -167      -432         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511332     -162      -428         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511335     -161      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511336     -160      -425         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511337     -154      -420         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511338     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511339     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        38  (        5 /       29 )  6.08
        crr_glob        49  (        3 /        5 )  0.20
         crr_200        38  (        2 /       27 )  0.88
        crr_glob        52  (        2 /        2 )  0.06
         crr_300        32  (        2 /       21 )  0.85
        crr_glob        48  (        2 /        2 )  0.06
         crr_400        26  (        0 /       16 )  0.90
        crr_glob        38  (        0 /        0 )  0.05
         crr_111        43  (        3 /       34 )  2.83
        crr_glob        46  (        3 /        3 )  0.15
         crr_210        39  (        2 /       31 )  2.83
        crr_glob        50  (        2 /        2 )  0.12
         crr_110        34  (        0 /       27 )  1.68
        crr_glob        37  (        0 /        0 )  0.08
         crr_101        45  (        2 /       34 )  1.00
        crr_glob        48  (        2 /        2 )  0.09
         crr_201        30  (        0 /       23 )  0.76
        crr_glob        40  (        0 /        0 )  0.06
         crr_211        30  (        0 /       23 )  2.77
        crr_glob        40  (        0 /        0 )  0.11
        crit_msz        54  (        7 /        8 )  0.18
       crit_upsz        49  (        4 /        4 )  0.09
       crit_slew        32  (        0 /        0 )  0.03
        setup_dn        62  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        32  (        0 /        0 )  0.00
    plc_st_fence        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
      plc_laf_st        32  (        0 /        0 )  0.00
 plc_laf_st_fence        32  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        32  (        0 /        0 )  0.00
            fopt        62  (        0 /        3 )  0.06
       crit_swap        32  (        0 /        0 )  0.03
       mux2_swap        32  (        0 /        0 )  0.00
       crit_dnsz        87  (        1 /        1 )  0.15
       load_swap        30  (        0 /        0 )  0.08
            fopt        62  (        0 /        3 )  0.06
        setup_dn        62  (        0 /        0 )  0.02
       load_isol        60  (        0 /        0 )  0.20
       load_isol        60  (        0 /        0 )  0.20
        move_for        60  (        0 /        0 )  0.00
        move_for        60  (        0 /        0 )  0.00
          rem_bi        60  (        0 /        0 )  0.00
         offload        60  (        0 /        0 )  0.00
          rem_bi        60  (        0 /        0 )  0.00
         offload        60  (        0 /        0 )  0.00
       merge_bit        33  (        0 /        0 )  0.01
     merge_idrvr        30  (        0 /        0 )  0.00
     merge_iload        30  (        0 /        0 )  0.00
    merge_idload        30  (        0 /        0 )  0.00
      merge_drvr        30  (        0 /        0 )  0.01
      merge_load        30  (        0 /        0 )  0.01
           phase        30  (        0 /        0 )  0.00
          decomp        30  (        0 /        0 )  0.08
        p_decomp        30  (        0 /        0 )  0.02
        levelize        30  (        0 /        3 )  0.05
        mb_split        30  (        0 /        0 )  0.00
        in_phase        30  (        0 /        0 )  0.00
             dup        30  (        0 /        0 )  0.05
      mux_retime        30  (        0 /        0 )  0.00
         buf2inv        30  (        0 /        0 )  0.00
             exp         8  (        0 /        3 )  0.01
       gate_deco        18  (        0 /        0 )  0.15
       gcomp_tim         4  (        0 /        0 )  0.03
  inv_pair_2_buf        30  (        0 /        0 )  0.00
 init_drc                 511339     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511339     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511339     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         6  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         6  (        0 /        0 )  0.02
       crit_upsz         6  (        0 /        0 )  0.01
   plc_laf_lo_st         6  (        0 /        0 )  0.00
       plc_lo_st         6  (        0 /        0 )  0.00
       crit_swap         6  (        0 /        0 )  0.00
       mux2_swap         6  (        0 /        0 )  0.00
       crit_dnsz        14  (        1 /        1 )  0.03
       load_swap         5  (        0 /        0 )  0.01
            fopt         5  (        0 /        1 )  0.01
        setup_dn         5  (        0 /        0 )  0.00
       load_isol         5  (        0 /        0 )  0.04
       load_isol         5  (        0 /        0 )  0.01
        move_for         5  (        0 /        0 )  0.00
        move_for         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
       merge_bit         6  (        0 /        0 )  0.00
     merge_idrvr         5  (        0 /        0 )  0.00
     merge_iload         5  (        0 /        0 )  0.00
    merge_idload         5  (        0 /        0 )  0.00
      merge_drvr         5  (        0 /        0 )  0.00
      merge_load         5  (        0 /        0 )  0.00
           phase         5  (        0 /        0 )  0.00
          decomp         5  (        0 /        0 )  0.01
        p_decomp         5  (        0 /        0 )  0.01
        levelize         5  (        0 /        0 )  0.00
        mb_split         5  (        0 /        0 )  0.00
             dup         5  (        0 /        0 )  0.01
      mux_retime         5  (        0 /        0 )  0.00
       crr_local         5  (        0 /        0 )  0.14
         buf2inv         5  (        0 /        0 )  0.00

 init_area                511339     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 undup                    511336     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv                  511334     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 merge_bi                 511332     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 io_phase                 511331     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 glob_area                511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 area_down                511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        1 /        1 )  0.05
         rem_buf        11  (        0 /        0 )  0.02
         rem_inv        13  (        2 /        2 )  0.03
        merge_bi         6  (        2 /        2 )  0.02
      rem_inv_qb        20  (        0 /        0 )  0.04
        io_phase        26  (        3 /        3 )  0.07
       gate_comp        30  (        0 /        0 )  0.14
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        15  (        2 /       15 )  0.07
       area_down        21  (        1 /        2 )  0.11
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        12  (        0 /        0 )  0.03
       crit_upsz        12  (        0 /        0 )  0.02
       crit_slew        12  (        0 /        0 )  0.01
        setup_dn        12  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        12  (        0 /        0 )  0.00
    plc_st_fence        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
      plc_laf_st        12  (        0 /        0 )  0.00
 plc_laf_st_fence        12  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        12  (        0 /        0 )  0.00
       plc_lo_st        12  (        0 /        0 )  0.00
            fopt        12  (        0 /        0 )  0.00
       crit_swap        12  (        0 /        0 )  0.01
       mux2_swap        12  (        0 /        0 )  0.00
       crit_dnsz        26  (        0 /        0 )  0.04
       load_swap        12  (        0 /        0 )  0.03
            fopt        12  (        0 /        2 )  0.03
        setup_dn        12  (        0 /        0 )  0.00
       load_isol        12  (        0 /        0 )  0.06
       load_isol        12  (        0 /        0 )  0.02
        move_for        12  (        0 /        0 )  0.00
        move_for        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
           phase        12  (        0 /        0 )  0.00
        in_phase        12  (        0 /        0 )  0.00
       merge_bit        12  (        0 /        0 )  0.00
     merge_idrvr        12  (        0 /        0 )  0.00
     merge_iload        12  (        0 /        0 )  0.00
    merge_idload        12  (        0 /        0 )  0.00
      merge_drvr        12  (        0 /        0 )  0.00
      merge_load        12  (        0 /        0 )  0.00
          decomp        12  (        0 /        0 )  0.03
        p_decomp        12  (        0 /        0 )  0.01
        levelize        12  (        0 /        1 )  0.02
        mb_split        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.02
      mux_retime        12  (        0 /        0 )  0.00
         buf2inv        12  (        0 /        0 )  0.00
             exp         1  (        0 /        1 )  0.00
       gate_deco         6  (        0 /        0 )  0.05
       gcomp_tim         4  (        0 /        0 )  0.02
  inv_pair_2_buf        12  (        0 /        0 )  0.00

 init_drc                 511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 25 2024  06:56:24 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk   1255.0 
wclk   1380.0 
wclk2x  690.0 


  Cost    Critical            Violating 
 Group   Path Slack    TNS      Paths   
----------------------------------------
default    No paths      0.0            
INPUTS         -2.4     -2.4          1 
OUTPUTS      -150.7   -422.5         10 
rclk            0.1      0.0          0 
wclk           11.3      0.0          0 
wclk2x     No paths      0.0            
----------------------------------------
Total                 -424.9         11 

Instance Count
--------------
Leaf Instance Count             469 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    365 
Hierarchical Instance Count       5 

Area
----
Cell Area                          511329.772
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    511329.772
Net Area                           0.000
Total Area (Cell+Physical+Net)     511329.772

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.7
Terms to net ratio                 4.2403
Terms to instance ratio            4.4392
Runtime                            118.343397 seconds
Elapsed Runtime                    154 seconds
Genus peak memory usage            1420.20 
Innovus peak memory usage          no_value 
Hostname                           mo.ece.pdx.edu
@genus:root: 4> ls -lrt
total 722
-rw-------. 1 vinays them 304513 Jan 25 17:09 dc_shell.cmd.2024-01-25_17-09
-rw-------. 1 vinays them    505 Jan 25 17:09 filenames_31131_D20240125.log
-rw-------. 1 vinays them  69356 Jan 25 17:10 dc_shell.log.2024-01-25_17-09
drwx------. 5 vinays them    160 Jan 25 18:16 old_logs
-rw-------. 1 vinays them  69030 Jan 25 18:18 dc_shell.log.2024-01-25_18-17
-rw-------. 1 vinays them 305341 Jan 25 18:18 dc_shell.cmd.2024-01-25_18-17
drwx------. 2 vinays them      4 Jan 25 18:37 alib-52
-rw-------. 1 vinays them  50300 Jan 25 18:38 dc_shell.log.2024-01-25_18-35_srama_final
-rw-------. 1 vinays them 310013 Jan 25 18:38 dc_shell.cmd.2024-01-25_18-35_srama_final
drwx------. 2 vinays them     26 Jan 25 18:43 WORK_autoread
-rw-------. 1 vinays them  11520 Jan 25 18:52 default.svf
-rw-------. 1 vinays them  99557 Jan 25 18:52 dc_shell.log.2024-01-25_18-43_sramb_final
-rw-------. 1 vinays them 320358 Jan 25 18:52 dc_shell.cmd.2024-01-25_18-43_sramb_final
drwx------. 3 vinays them      3 Jan 25 18:54 fv
-rw-------. 1 vinays them 166667 Jan 25 18:56 genus.log
-rw-------. 1 vinays them    397 Jan 25 18:56 genus.cmd
@genus:root: 5> sh gvim ../scripts/genus.tcl

@genus:root: 6> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 25 18:58:49 PST 2024)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 25 18:58:49 PST 2024)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32hvt_"
set sub_lib_type_target "saed32hvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_hvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_hvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 25 18:58:49 PST 2024)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm .'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32hvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32hvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_HVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32hvt_ss0p95v125c.lib saed32hvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_HVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 25 18:58:50 PST 2024)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 25 18:58:50 PST 2024)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 25 18:58:50 PST 2024)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 2: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } { 

    puts " Creating ICC2 MCMM " 

    create_mode func 

    create_corner slow 

    create_scenario -mode func -corner slow -name func_slow 

    current_scenario func_slow 

    set_operating_conditions ss0p75v125c 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin 

    set_parasitic_parameters -early_spec Cmax -early_temperature 125 

    set_parasitic_parameters -late_spec Cmax -late_temperature 125 

    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default 

    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default 

  

    #set_scenario_status  default -active false 

    set_scenario_status func_slow -active true -hold true -setup true 

} 
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } { 

    puts " Creating ICC2 MCMM " 

    create_mode func 

    create_corner slow 

    create_scenario -mode func -corner slow -name func_slow 

    current_scenario func_slow 

    set_operating_conditions ss0p75v125c 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax 

    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin 

    set_parasitic_parameters -early_spec Cmax -early_temperature 125 

    set_parasitic_parameters -late_spec Cmax -late_temperature 125 

    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default 

    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default 

  

    #set_scenario_status  default -active false 

    set_scenario_status func_slow -active true -hold true -setup true 

} 
@file(fifo1_sramb.sdc) 38: set wclk_period 1.380 
set wclk_period 1.380 
@file(fifo1_sramb.sdc) 40: set rclk_period 1.255 
set rclk_period 1.255 
@file(fifo1_sramb.sdc) 42: set wclk2x_period [ expr $wclk_period / 2 ] 
set wclk2x_period [ expr $wclk_period / 2 ] 
@file(fifo1_sramb.sdc) 46: create_clock -name "wclk" -period $wclk_period  wclk 
create_clock -name "wclk" -period $wclk_period  wclk 
@file(fifo1_sramb.sdc) 50: create_clock -name "rclk" -period $rclk_period rclk 
create_clock -name "rclk" -period $rclk_period rclk 
@file(fifo1_sramb.sdc) 56: create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
@file(fifo1_sramb.sdc) 62: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk] 
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk] 
@file(fifo1_sramb.sdc) 64: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk] 
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk] 
@file(fifo1_sramb.sdc) 70: set_clock_transition 0.1 [get_clocks] 
set_clock_transition 0.1 [get_clocks] 
@file(fifo1_sramb.sdc) 72: set_clock_transition 0.25 [get_clocks rclk] 
set_clock_transition 0.25 [get_clocks rclk] 
@file(fifo1_sramb.sdc) 74: set_clock_transition 0.25 [get_clocks wclk] 
set_clock_transition 0.25 [get_clocks wclk] 
@file(fifo1_sramb.sdc) 76: set_clock_latency 0.33 [get_clocks] 
set_clock_latency 0.33 [get_clocks] 
@file(fifo1_sramb.sdc) 78: set_clock_uncertainty 0.048 [get_clocks] 
set_clock_uncertainty 0.048 [get_clocks] 
@file(fifo1_sramb.sdc) 80: set_clock_uncertainty 0.053 [get_clocks wclk] 
set_clock_uncertainty 0.053 [get_clocks wclk] 
@file(fifo1_sramb.sdc) 86: set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports wdata*] 
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports wdata*] 
@file(fifo1_sramb.sdc) 88: set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports wdata*] 
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports wdata*] 
@file(fifo1_sramb.sdc) 90: set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports winc] 
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports winc] 
@file(fifo1_sramb.sdc) 92: set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports winc] 
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports winc] 
@file(fifo1_sramb.sdc) 94: set_input_delay 0.00001 -max -clock rclk -add_delay [get_ports rinc] 
set_input_delay 0.00001 -max -clock rclk -add_delay [get_ports rinc] 
@file(fifo1_sramb.sdc) 96: set_input_delay 0.00001 -min -clock rclk -add_delay [get_ports rinc] 
set_input_delay 0.00001 -min -clock rclk -add_delay [get_ports rinc] 
@file(fifo1_sramb.sdc) 100: set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rdata*] 
set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rdata*] 
@file(fifo1_sramb.sdc) 102: set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rdata*] 
set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rdata*] 
@file(fifo1_sramb.sdc) 104: set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rempty] 
set_output_delay -0.45 -max -clock rclk -add_delay [get_ports rempty] 
@file(fifo1_sramb.sdc) 106: set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rempty] 
set_output_delay -0.45 -min -clock rclk -add_delay [get_ports rempty] 
@file(fifo1_sramb.sdc) 108: set_output_delay -0.45 -max -clock wclk -add_delay [get_ports wfull] 
set_output_delay -0.45 -max -clock wclk -add_delay [get_ports wfull] 
@file(fifo1_sramb.sdc) 110: set_output_delay -0.45 -min -clock wclk -add_delay [get_ports wfull] 
set_output_delay -0.45 -min -clock wclk -add_delay [get_ports wfull] 
@file(fifo1_sramb.sdc) 114: set_drive 0.000001 [get_ports wdata*] 
set_drive 0.000001 [get_ports wdata*] 
@file(fifo1_sramb.sdc) 116: set_drive 0.000001 [get_ports winc] 
set_drive 0.000001 [get_ports winc] 
@file(fifo1_sramb.sdc) 118: set_drive 0.000001 [get_ports rinc] 
set_drive 0.000001 [get_ports rinc] 
@file(fifo1_sramb.sdc) 122: set_load 0.8 [get_ports rdata*] 
set_load 0.8 [get_ports rdata*] 
@file(fifo1_sramb.sdc) 124: set_load 0.8 [get_ports rempty] 
set_load 0.8 [get_ports rempty] 
@file(fifo1_sramb.sdc) 126: set_load 0.8 [get_ports wfull] 
set_load 0.8 [get_ports wfull] 
@file(fifo1_sramb.sdc) 132: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ] 
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ] 
@file(fifo1_sramb.sdc) 134: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ] 
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ] 
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.7(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.8(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.8(  0.8) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.9(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  88.9( 95.4) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.039s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                Message Text                                                                                  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity list.                                                                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit        |
|             |        |      | assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the    |
|             |        |      | warning for any bitwidth mismatch that appears in this implicit assignment.                                                                                                  |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                                                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                             |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                                                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                                                                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.            |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper module.                                                                        |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.        |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                                                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.                      |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                                                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                  |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see   |
|             |        |      | the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false   |
|             |        |      | to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.      |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance       |
|             |        |      | attribute to 'false'.                                                                                                                                                        |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                                                                                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.   |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                               |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                                                                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                                            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                                                                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                                                                                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                                                                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                                                                                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                                                                                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.                                      |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the |
|             |        |      | message, if the respective values of the 2 given .libs differ.                                                                                                               |
|             |        |      |This is a common source of delay calculation confusion and should be avoided.                                                                                                 |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.   |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                                              |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                                  |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                                                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.                                         |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                                                                                                                                                    |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have                |
|             |        |      | dual-functionality, it cannot be unmapped or automatically inferred.                                                                                                         |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there |
|             |        |      | is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping |
|             |        |      | and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output        |
|             |        |      | pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group            |
|             |        |      | (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                              |
| MESG-10     |Warning |    4 |Unknown message ID.                                                                                                                                                           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                 |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                                                                                                                                                |
| TIM-11      |Warning |    5 |Timing problems have been detected in this design.                                                                                                                            |
|             |        |      |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                                                |
| TUI-58      |Info    |    1 |Removed object.                                                                                                                                                               |
| TUI-61      |Error   |    7 |A required object parameter could not be found.                                                                                                                               |
|             |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.                                  |
| TUI-83      |Warning |    1 |Cannot modify library search path after reading library(s).                                                                                                                   |
|             |        |      |You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -64 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'wclk' target slack:    26 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:    29 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'rclk' target slack:    23 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.275734000000014
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.6(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.7(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.8) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.9(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  86.4( 93.9) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.8(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.6(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.7(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.8) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.9(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  86.4( 93.9) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.8(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511882       329
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       431    511570       321
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.6(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.7(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.8) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.9(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  86.4( 93.9) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.8(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.6(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.7(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.8) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.9(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  86.4( 93.9) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.8(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -64 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:    10 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Cost Group 'wclk' target slack:    26 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:    10 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511169     -565 
            Worst cost_group: rclk, WNS: -242.3
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk                10     -242     -20%     1255 
       OUTPUTS               -64     -122      -4%     1255 
          wclk                26     -107     -10%     1380 
        INPUTS                10      -94      -8%     1255 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:   -94 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack:   -91 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_HVT/D))

Cost Group 'rclk' target slack:  -214 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_HVT/D))

Cost Group 'wclk' target slack:   -83 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_HVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                                 |
|          |     |      |All computed switching activities are removed.                                                                    |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                      |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                          |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                                      |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any. |
--------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511157     -509 
            Worst cost_group: rclk, WNS: -229.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              -214     -229      -1%     1255 
       OUTPUTS               -94     -112      -1%     1255 
          wclk               -83      -78      +0%     1380 
        INPUTS               -91      -91      +0%     1255 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 5.583049999999986
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.4(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.4(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  82.4( 92.2) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.7(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:01) |  00:00:05(00:00:05) |   4.6(  1.9) |   18:59:00 (Jan25) |  319.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.4(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.4(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  82.4( 91.8) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.7(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:01) |  00:00:05(00:00:05) |   4.6(  1.9) |   18:59:00 (Jan25) |  319.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:01) |   0.0(  0.4) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.008064999999987776
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.4(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.4(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  82.4( 91.8) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.7(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:01) |  00:00:05(00:00:05) |   4.6(  1.9) |   18:59:00 (Jan25) |  319.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:01) |   0.0(  0.4) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.4(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.4(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.7(  0.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  82.4( 91.8) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.7(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:01) |  00:00:05(00:00:05) |   4.6(  1.9) |   18:59:00 (Jan25) |  319.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:01) |   0.0(  0.4) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511154     -509      -804         0       90
            Worst cost_group: rclk, WNS: -229.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511154     -509      -804         0       90
            Worst cost_group: rclk, WNS: -229.1
            Path: rptr_empty/rempty_reg/CLK --> rptr_empty/rempty_reg/D
 incr_delay               511162     -434      -729         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511162     -434      -729         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511170     -388      -678         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511171     -375      -709         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       103  (       12 /       12 )  0.17
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        82  (        0 /        0 )  0.00
    plc_st_fence        82  (        0 /        0 )  0.00
        plc_star        82  (        0 /        0 )  0.00
      plc_laf_st        82  (        0 /        0 )  0.00
 plc_laf_st_fence        82  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        99  (       12 /       18 )  0.14
   plc_laf_lo_st        81  (        0 /        0 )  0.00
       plc_lo_st        81  (        0 /        0 )  0.00
        mb_split        81  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511171     -375      -709         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511183     -369      -703         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       161  (        1 /        4 )  0.16
   plc_laf_lo_st       160  (        0 /        0 )  0.00
       plc_lo_st       160  (        0 /        0 )  0.00
            fopt       160  (        0 /        0 )  0.01
       crit_dnsz       186  (        9 /       16 )  0.30
             dup       151  (        1 /        3 )  0.05
        setup_dn       150  (        0 /        0 )  0.00
        mb_split       150  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9863129999999956
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.4(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.4(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.6(  0.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  81.7( 91.5) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.7(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:01) |  00:00:05(00:00:05) |   4.6(  1.9) |   18:59:00 (Jan25) |  319.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:01) |   0.0(  0.4) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:05:03) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:59:01 (Jan25) |  319.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:31 (Jan25) |  290.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:04(00:00:04) |   3.4(  1.5) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:35 (Jan25) |  290.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:42) |  00:00:05(00:00:05) |   4.4(  1.9) |   18:54:40 (Jan25) |  310.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:02(00:00:02) |   1.6(  0.7) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:42 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:54:43 (Jan25) |  310.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:00:45) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:54:43 (Jan25) |  310.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:04:52) |  00:01:39(00:04:07) |  81.7( 91.5) |   18:58:50 (Jan25) |  329.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:03(00:00:04) |   2.7(  1.5) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:54 (Jan25) |  321.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:01) |  00:00:05(00:00:05) |   4.6(  1.9) |   18:59:00 (Jan25) |  319.7 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:01) |   0.0(  0.4) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:00) |  -0.0(  0.0) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:16(00:05:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:59:00 (Jan25) |  319.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:05:03) |  00:00:00(00:00:01) |   0.8(  0.4) |   18:59:01 (Jan25) |  319.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:05:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:59:01 (Jan25) |  319.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       431    511570       321
##>M:Pre Cleanup                        0         -         -       431    511570       321
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       396    511157       319
##>M:Const Prop                         0      -229       682       396    511157       319
##>M:Cleanup                            1      -144       605       404    511183       319
##>M:MBCI                               0         -         -       404    511183       319
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
-------------------------------------------------------------------------------
 const_prop               511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
-------------------------------------------------------------------------------
 hi_fo_buf                511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511183     -368      -702         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511187     -366      -700         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511195     -357      -691         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511197     -355      -690         0       90
            Worst cost_group: OUTPUTS, WNS: -144.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511199     -352      -686         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511207     -338      -669         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511209     -337      -668         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511213     -333      -664         0       90
            Worst cost_group: OUTPUTS, WNS: -141.6
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       101  (        7 /       11 )  0.36
       crit_upsz        93  (        3 /        7 )  0.14
       crit_slew        85  (        0 /        2 )  0.09
        setup_dn        85  (        0 /        0 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        85  (        0 /        0 )  0.00
    plc_st_fence        85  (        0 /        0 )  0.00
        plc_star        85  (        0 /        0 )  0.00
      plc_laf_st        85  (        0 /        0 )  0.00
 plc_laf_st_fence        85  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        85  (        0 /        0 )  0.00
       plc_lo_st        85  (        0 /        0 )  0.00
            fopt        85  (        0 /        0 )  0.00
       crit_swap        85  (        0 /        0 )  0.09
       mux2_swap        85  (        0 /        0 )  0.05
       crit_dnsz       130  (        0 /        0 )  0.22
       load_swap        85  (        0 /        0 )  0.12
            fopt        92  (        7 /       14 )  0.12
        setup_dn        83  (        0 /        0 )  0.01
       load_isol        89  (        3 /        3 )  0.50
       load_isol        82  (        0 /        0 )  0.10
        move_for        82  (        0 /        0 )  0.02
        move_for        82  (        0 /        0 )  0.00
          rem_bi        82  (        0 /        0 )  0.00
         offload        82  (        0 /        0 )  0.00
          rem_bi        91  (        1 /        2 )  0.02
         offload        84  (        0 /        0 )  0.01
           phase        84  (        0 /        0 )  0.00
        in_phase        84  (        0 /        0 )  0.00
       merge_bit        85  (        0 /        0 )  0.00
     merge_idrvr        84  (        0 /        0 )  0.00
     merge_iload        84  (        0 /        0 )  0.00
    merge_idload        84  (        0 /        0 )  0.00
      merge_drvr       100  (        2 /        4 )  0.11
      merge_load        84  (        0 /        2 )  0.06
          decomp        91  (        1 /        1 )  0.35
        p_decomp        85  (        0 /        0 )  0.12
        levelize        85  (        0 /        7 )  0.11
        mb_split        85  (        0 /        0 )  0.00
             dup        87  (        1 /        2 )  0.13
      mux_retime        85  (        0 /        0 )  0.00
         buf2inv        85  (        0 /        0 )  0.00
             exp        41  (        1 /       11 )  0.03
       gate_deco        61  (        0 /        0 )  0.57
       gcomp_tim        72  (        2 /        2 )  0.34
  inv_pair_2_buf        72  (        0 /        0 )  0.00

 incr_delay               511215     -322      -652         0       90
            Worst cost_group: OUTPUTS, WNS: -130.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511213     -322      -652         0       90
            Worst cost_group: OUTPUTS, WNS: -130.6
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511328     -258      -589         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511337     -256      -586         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511355     -249      -579         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511379     -239      -570         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511376     -228      -559         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511381     -222      -553         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511387     -216      -547         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511390     -216      -547         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511392     -216      -547         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511391     -213      -544         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511393     -212      -543         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511393     -212      -543         0       90
            Worst cost_group: OUTPUTS, WNS: -145.8
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511378     -205      -536         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511388     -198      -524         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511388     -198      -524         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511402     -188      -501         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511405     -179      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511407     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511406     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        66  (        7 /       55 )  12.93
        crr_glob        87  (        5 /        7 )  0.41
         crr_200        83  (       17 /       66 )  2.67
        crr_glob       121  (       15 /       17 )  0.24
         crr_300        48  (        1 /       35 )  1.95
        crr_glob        72  (        1 /        1 )  0.10
         crr_400        44  (        1 /       31 )  2.85
        crr_glob        75  (        1 /        1 )  0.11
         crr_111        69  (        3 /       59 )  6.00
        crr_glob        75  (        2 /        3 )  0.23
         crr_210       104  (       31 /       88 )  10.99
        crr_glob       167  (       25 /       31 )  0.54
         crr_110        80  (       10 /       69 )  4.25
        crr_glob        91  (        5 /       10 )  0.26
         crr_101        64  (        1 /       53 )  2.33
        crr_glob        67  (        0 /        1 )  0.13
         crr_201        61  (        7 /       47 )  2.93
        crr_glob        78  (        5 /        7 )  0.18
         crr_211        57  (        2 /       44 )  7.23
        crr_glob        72  (        2 /        2 )  0.23
        crit_msz        87  (        9 /       10 )  0.30
       crit_upsz       106  (       10 /       13 )  0.20
       crit_slew        78  (        1 /        2 )  0.09
        setup_dn       146  (        0 /        0 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        75  (        0 /        0 )  0.00
    plc_st_fence        75  (        0 /        0 )  0.00
        plc_star        75  (        0 /        0 )  0.00
      plc_laf_st        75  (        0 /        0 )  0.00
 plc_laf_st_fence        75  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        75  (        0 /        0 )  0.00
            fopt       155  (        4 /       10 )  0.14
       crit_swap        75  (        0 /        0 )  0.05
       mux2_swap        75  (        0 /        0 )  0.00
       crit_dnsz       123  (        1 /        1 )  0.20
       load_swap        75  (        0 /        0 )  0.14
            fopt       155  (        4 /       10 )  0.14
        setup_dn       146  (        0 /        0 )  0.04
       load_isol       142  (        0 /        0 )  0.51
       load_isol       142  (        0 /        0 )  0.51
        move_for       147  (        2 /        2 )  0.05
        move_for       147  (        2 /        2 )  0.05
          rem_bi       138  (        0 /        0 )  0.00
         offload       138  (        0 /        0 )  0.00
          rem_bi       138  (        0 /        0 )  0.00
         offload       138  (        0 /        0 )  0.00
       merge_bit        71  (        0 /        0 )  0.01
     merge_idrvr        69  (        0 /        0 )  0.00
     merge_iload        69  (        0 /        0 )  0.00
    merge_idload        69  (        0 /        0 )  0.00
      merge_drvr        69  (        0 /        2 )  0.08
      merge_load        69  (        0 /        2 )  0.08
           phase        69  (        0 /        0 )  0.00
          decomp        69  (        0 /        0 )  0.24
        p_decomp        69  (        0 /        0 )  0.14
        levelize        69  (        0 /        7 )  0.10
        mb_split        69  (        0 /        0 )  0.00
        in_phase        69  (        0 /        0 )  0.00
             dup        73  (        2 /        2 )  0.11
      mux_retime        70  (        0 /        0 )  0.00
         buf2inv        70  (        0 /        0 )  0.00
             exp        39  (        0 /        9 )  0.04
       gate_deco        67  (        0 /        0 )  0.71
       gcomp_tim        63  (        4 /        6 )  0.34
  inv_pair_2_buf        66  (        0 /        0 )  0.00
 init_drc                 511406     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
      drc_buf_sp       128  (        0 /       64 )  0.01
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511406     -178      -484         0       90
            Worst cost_group: OUTPUTS, WNS: -149.2
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511407     -175      -477         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511409     -175      -471         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       124  (        0 /        1 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       124  (        3 /        7 )  0.28
       crit_upsz       121  (        1 /        3 )  0.08
   plc_laf_lo_st       120  (        0 /        0 )  0.00
       plc_lo_st       120  (        0 /        0 )  0.00
       crit_swap       120  (        1 /        1 )  0.07
       mux2_swap       119  (        0 /        0 )  0.01
       crit_dnsz       116  (        4 /        5 )  0.17
       load_swap       115  (        0 /        1 )  0.05
            fopt       115  (        1 /       69 )  0.41
        setup_dn       114  (        0 /        0 )  0.00
       load_isol       114  (        0 /        1 )  0.20
       load_isol       114  (        0 /        0 )  0.03
        move_for       114  (        0 /        0 )  0.01
        move_for       114  (        0 /        0 )  0.00
          rem_bi       114  (        0 /        0 )  0.00
         offload       114  (        0 /        0 )  0.00
          rem_bi       114  (        0 /        0 )  0.00
         offload       114  (        0 /        0 )  0.00
       merge_bit       115  (        0 /        0 )  0.00
     merge_idrvr       114  (        0 /        0 )  0.00
     merge_iload       114  (        0 /        0 )  0.00
    merge_idload       114  (        0 /        0 )  0.00
      merge_drvr       114  (        0 /        0 )  0.03
      merge_load       114  (        0 /        0 )  0.03
           phase       114  (        0 /        0 )  0.00
          decomp       114  (        0 /        1 )  0.16
        p_decomp       114  (        0 /        0 )  0.05
        levelize       114  (        0 /        0 )  0.02
        mb_split       114  (        0 /        0 )  0.00
             dup       114  (        0 /        0 )  0.06
      mux_retime       114  (        0 /        0 )  0.00
       crr_local       114  (        1 /        6 )  1.66
         buf2inv       113  (        0 /        0 )  0.00

 init_area                511409     -175      -471         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 undup                    511407     -175      -465         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_buf                  511396     -175      -465         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv                  511379     -175      -465         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 merge_bi                 511363     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 merge_bi                 511361     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv_qb               511350     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 seq_res_area             511349     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 io_phase                 511342     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 gate_comp                511338     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 glob_area                511333     -174      -459         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 area_down                511322     -174      -441         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv                  511321     -174      -440         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        1 /        1 )  0.05
         rem_buf        15  (        5 /        5 )  0.03
         rem_inv        27  (       13 /       13 )  0.12
        merge_bi        20  (       14 /       14 )  0.09
      rem_inv_qb        24  (        2 /        2 )  0.06
    seq_res_area        10  (        1 /        3 )  0.82
        io_phase        33  (        5 /        7 )  0.10
       gate_comp        34  (        3 /        3 )  0.16
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        20  (       12 /       20 )  0.07
       area_down        19  (        7 /        7 )  0.13
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        0 )  0.02
         rem_inv        13  (        2 /        2 )  0.03
        merge_bi         4  (        0 /        0 )  0.01
      rem_inv_qb        20  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511321     -174      -440         0       90
            Worst cost_group: OUTPUTS, WNS: -149.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511324     -168      -434         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511325     -167      -433         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511333     -167      -432         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511332     -162      -428         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511335     -161      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511336     -160      -425         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511337     -154      -420         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511338     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               511339     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        38  (        5 /       29 )  6.11
        crr_glob        49  (        3 /        5 )  0.21
         crr_200        38  (        2 /       27 )  0.93
        crr_glob        52  (        2 /        2 )  0.07
         crr_300        32  (        2 /       21 )  0.90
        crr_glob        48  (        2 /        2 )  0.06
         crr_400        26  (        0 /       16 )  0.94
        crr_glob        38  (        0 /        0 )  0.05
         crr_111        43  (        3 /       34 )  2.92
        crr_glob        46  (        3 /        3 )  0.16
         crr_210        39  (        2 /       31 )  2.94
        crr_glob        50  (        2 /        2 )  0.13
         crr_110        34  (        0 /       27 )  1.69
        crr_glob        37  (        0 /        0 )  0.08
         crr_101        45  (        2 /       34 )  1.13
        crr_glob        48  (        2 /        2 )  0.09
         crr_201        30  (        0 /       23 )  0.78
        crr_glob        40  (        0 /        0 )  0.05
         crr_211        30  (        0 /       23 )  2.80
        crr_glob        40  (        0 /        0 )  0.11
        crit_msz        54  (        7 /        8 )  0.17
       crit_upsz        49  (        4 /        4 )  0.09
       crit_slew        32  (        0 /        0 )  0.03
        setup_dn        62  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        32  (        0 /        0 )  0.00
    plc_st_fence        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
      plc_laf_st        32  (        0 /        0 )  0.00
 plc_laf_st_fence        32  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        32  (        0 /        0 )  0.00
            fopt        62  (        0 /        3 )  0.07
       crit_swap        32  (        0 /        0 )  0.03
       mux2_swap        32  (        0 /        0 )  0.00
       crit_dnsz        87  (        1 /        1 )  0.14
       load_swap        30  (        0 /        0 )  0.09
            fopt        62  (        0 /        3 )  0.07
        setup_dn        62  (        0 /        0 )  0.02
       load_isol        60  (        0 /        0 )  0.20
       load_isol        60  (        0 /        0 )  0.20
        move_for        60  (        0 /        0 )  0.00
        move_for        60  (        0 /        0 )  0.00
          rem_bi        60  (        0 /        0 )  0.00
         offload        60  (        0 /        0 )  0.00
          rem_bi        60  (        0 /        0 )  0.00
         offload        60  (        0 /        0 )  0.00
       merge_bit        33  (        0 /        0 )  0.01
     merge_idrvr        30  (        0 /        0 )  0.00
     merge_iload        30  (        0 /        0 )  0.00
    merge_idload        30  (        0 /        0 )  0.00
      merge_drvr        30  (        0 /        0 )  0.01
      merge_load        30  (        0 /        0 )  0.01
           phase        30  (        0 /        0 )  0.00
          decomp        30  (        0 /        0 )  0.08
        p_decomp        30  (        0 /        0 )  0.03
        levelize        30  (        0 /        3 )  0.05
        mb_split        30  (        0 /        0 )  0.00
        in_phase        30  (        0 /        0 )  0.00
             dup        30  (        0 /        0 )  0.05
      mux_retime        30  (        0 /        0 )  0.00
         buf2inv        30  (        0 /        0 )  0.00
             exp         8  (        0 /        3 )  0.01
       gate_deco        18  (        0 /        0 )  0.15
       gcomp_tim         4  (        0 /        0 )  0.03
  inv_pair_2_buf        30  (        0 /        0 )  0.00
 init_drc                 511339     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511339     -153      -426         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 511339     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         6  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         6  (        0 /        0 )  0.02
       crit_upsz         6  (        0 /        0 )  0.01
   plc_laf_lo_st         6  (        0 /        0 )  0.00
       plc_lo_st         6  (        0 /        0 )  0.00
       crit_swap         6  (        0 /        0 )  0.00
       mux2_swap         6  (        0 /        0 )  0.00
       crit_dnsz        14  (        1 /        1 )  0.02
       load_swap         5  (        0 /        0 )  0.01
            fopt         5  (        0 /        1 )  0.01
        setup_dn         5  (        0 /        0 )  0.00
       load_isol         5  (        0 /        0 )  0.04
       load_isol         5  (        0 /        0 )  0.01
        move_for         5  (        0 /        0 )  0.00
        move_for         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
          rem_bi         5  (        0 /        0 )  0.00
         offload         5  (        0 /        0 )  0.00
       merge_bit         6  (        0 /        0 )  0.00
     merge_idrvr         5  (        0 /        0 )  0.00
     merge_iload         5  (        0 /        0 )  0.00
    merge_idload         5  (        0 /        0 )  0.00
      merge_drvr         5  (        0 /        0 )  0.00
      merge_load         5  (        0 /        0 )  0.00
           phase         5  (        0 /        0 )  0.00
          decomp         5  (        0 /        0 )  0.01
        p_decomp         5  (        0 /        0 )  0.01
        levelize         5  (        0 /        0 )  0.00
        mb_split         5  (        0 /        0 )  0.00
             dup         5  (        0 /        0 )  0.01
      mux_retime         5  (        0 /        0 )  0.00
       crr_local         5  (        0 /        0 )  0.14
         buf2inv         5  (        0 /        0 )  0.00

 init_area                511339     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 undup                    511336     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 rem_inv                  511334     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 merge_bi                 511332     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 io_phase                 511331     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 glob_area                511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty
 area_down                511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        1 /        1 )  0.04
         rem_buf        11  (        0 /        0 )  0.02
         rem_inv        13  (        2 /        2 )  0.03
        merge_bi         6  (        2 /        2 )  0.02
      rem_inv_qb        20  (        0 /        0 )  0.04
        io_phase        26  (        3 /        3 )  0.07
       gate_comp        30  (        0 /        0 )  0.14
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        15  (        2 /       15 )  0.07
       area_down        21  (        1 /        2 )  0.11
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        12  (        0 /        0 )  0.03
       crit_upsz        12  (        0 /        0 )  0.02
       crit_slew        12  (        0 /        0 )  0.01
        setup_dn        12  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        12  (        0 /        0 )  0.00
    plc_st_fence        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
      plc_laf_st        12  (        0 /        0 )  0.00
 plc_laf_st_fence        12  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        12  (        0 /        0 )  0.00
       plc_lo_st        12  (        0 /        0 )  0.00
            fopt        12  (        0 /        0 )  0.00
       crit_swap        12  (        0 /        0 )  0.01
       mux2_swap        12  (        0 /        0 )  0.00
       crit_dnsz        26  (        0 /        0 )  0.04
       load_swap        12  (        0 /        0 )  0.03
            fopt        12  (        0 /        2 )  0.03
        setup_dn        12  (        0 /        0 )  0.00
       load_isol        12  (        0 /        0 )  0.06
       load_isol        12  (        0 /        0 )  0.02
        move_for        12  (        0 /        0 )  0.00
        move_for        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
           phase        12  (        0 /        0 )  0.00
        in_phase        12  (        0 /        0 )  0.00
       merge_bit        12  (        0 /        0 )  0.00
     merge_idrvr        12  (        0 /        0 )  0.00
     merge_iload        12  (        0 /        0 )  0.00
    merge_idload        12  (        0 /        0 )  0.00
      merge_drvr        12  (        0 /        0 )  0.00
      merge_load        12  (        0 /        0 )  0.00
          decomp        12  (        0 /        0 )  0.03
        p_decomp        12  (        0 /        0 )  0.01
        levelize        12  (        0 /        1 )  0.01
        mb_split        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.01
      mux_retime        12  (        0 /        0 )  0.00
         buf2inv        12  (        0 /        0 )  0.00
             exp         1  (        0 /        1 )  0.00
       gate_deco         6  (        0 /        0 )  0.05
       gcomp_tim         4  (        0 /        0 )  0.02
  inv_pair_2_buf        12  (        0 /        0 )  0.00

 init_drc                 511330     -153      -424         0       90
            Worst cost_group: OUTPUTS, WNS: -150.7
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:01).
#@ End verbose source scripts/genus.tcl
@genus:root: 7> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 25 2024  07:01:14 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk   1255.0 
wclk   1380.0 
wclk2x  690.0 


  Cost    Critical            Violating 
 Group   Path Slack    TNS      Paths   
----------------------------------------
default    No paths      0.0            
INPUTS         -2.4     -2.4          1 
OUTPUTS      -150.7   -422.5         10 
rclk            0.1      0.0          0 
wclk           11.3      0.0          0 
wclk2x     No paths      0.0            
----------------------------------------
Total                 -424.9         11 

Instance Count
--------------
Leaf Instance Count             469 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    365 
Hierarchical Instance Count       5 

Area
----
Cell Area                          511329.772
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    511329.772
Net Area                           0.000
Total Area (Cell+Physical+Net)     511329.772

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.7
Terms to net ratio                 4.2403
Terms to instance ratio            4.4392
Runtime                            235.011494 seconds
Elapsed Runtime                    444 seconds
Genus peak memory usage            1420.20 
Innovus peak memory usage          no_value 
Hostname                           mo.ece.pdx.edu
@genus:root: 8> 
@genus:root: 8> 
@genus:root: 8> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty_/syn/work
@genus:root: 9> exit
Normal exit.