-- VHDL for IBM SMS ALD page 12.12.42.1
-- Title: C CYCLE CONTROL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 2:08:07 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_42_1_C_CYCLE_CONTROL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_TABLE_SEARCH_OP_CODE:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_A_RING_6_TIME:	 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_A_RING_4_TIME:	 in STD_LOGIC;
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_C_CYCLE_1:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_SET_C_CYCLE_CTRL:	 out STD_LOGIC;
		MS_LAST_I_CYCLE_B:	 out STD_LOGIC;
		MS_G_OP_SET_C_CYCLE_CTRL_B:	 out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_A:	 out STD_LOGIC;
		MS_STORE_AR_SET_C_CYCLE_CTRL_B:	 out STD_LOGIC);
end ALD_12_12_42_1_C_CYCLE_CONTROL;

architecture behavioral of ALD_12_12_42_1_C_CYCLE_CONTROL is 

	signal OUT_4A_E: STD_LOGIC;
	signal OUT_4B_R: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_4F_P: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_2H_E: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_2I_B: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;

begin

	OUT_4A_E <= NOT(PS_I_RING_1_OR_1401_AND_3_TIME AND PS_D_CYCLE AND PS_MPLY_OR_DIV_OP_CODES );
	OUT_4B_R <= NOT(PS_I_RING_1_OR_1401_AND_3_TIME AND PS_B_CH_WM_BIT_2 );
	OUT_2B_G <= NOT(OUT_4A_E AND OUT_DOT_4B AND OUT_4D_D );
	OUT_4C_G <= NOT(PS_I_CYCLE AND PS_TABLE_SEARCH_OP_CODE );
	OUT_4D_D <= NOT(PS_I_RING_5_TIME AND PS_A_RING_6_TIME AND MS_1401_MODE_1 );
	OUT_4E_C <= NOT(PS_LAST_INSN_RO_CYCLE_1 AND PS_STORE_ADDR_REGS_OP_CODE );
	OUT_4F_P <= NOT(PS_STORE_ADDR_REGS_OP_CODE AND PS_A_RING_2_OR_3_OR_4_OR_5_TIME );
	OUT_4G_D <= NOT(PS_I_RING_5_TIME AND PS_1401_MODE_1 AND PS_A_RING_4_TIME );
	OUT_2G_G <= NOT(OUT_4E_C AND OUT_4F_P AND MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 );
	OUT_4H_C <= NOT(PS_LAST_INSN_RO_CYCLE_1 AND PS_1401_STORE_AR_OP_CODES );
	OUT_2H_E <= NOT(OUT_4G_D AND OUT_4H_C AND OUT_4I_C );
	OUT_4I_C <= NOT(PS_1401_STORE_AR_OP_CODES AND PS_C_CYCLE_1 AND PS_UNITS_LATCH );
	OUT_2I_B <= OUT_4I_C;
	OUT_DOT_2B <= OUT_2B_G OR OUT_2G_G OR OUT_2H_E;
	OUT_DOT_4B <= OUT_4B_R OR OUT_4C_G;

	MS_G_OP_SET_C_CYCLE_CTRL_B <= OUT_4F_P;
	MS_STORE_AR_SET_C_CYCLE_CTRL_A <= OUT_4H_C;
	MS_STORE_AR_SET_C_CYCLE_CTRL_B <= OUT_2I_B;
	PS_SET_C_CYCLE_CTRL <= OUT_DOT_2B;
	MS_LAST_I_CYCLE_B <= OUT_DOT_4B;


end;
