Classic Timing Analyzer report for vm
Tue Mar 22 15:10:12 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.938 ns                                       ; reset              ; cash_return[1]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.889 ns                                       ; next_state[0]~reg0 ; next_state[0]       ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.538 ns                                      ; cash_in[0]         ; cash_return[0]~reg0 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; next_state[0]~reg0 ; next_state[0]~reg0  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; next_state[0]~reg0 ; next_state[0]~reg0    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; next_state[0]~reg0 ; present_state[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; next_state[0]~reg0 ; cash_return[0]~reg0   ; clock      ; clock    ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; next_state[0]~reg0 ; purchase~reg0         ; clock      ; clock    ; None                        ; None                      ; 0.430 ns                ;
+-------+------------------------------------------------+--------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+------------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                    ; To Clock ;
+-------+--------------+------------+------------+-----------------------+----------+
; N/A   ; None         ; 3.938 ns   ; reset      ; purchase~reg0         ; clock    ;
; N/A   ; None         ; 3.938 ns   ; reset      ; cash_return[0]~reg0   ; clock    ;
; N/A   ; None         ; 3.938 ns   ; reset      ; cash_return[1]~reg0   ; clock    ;
; N/A   ; None         ; 3.806 ns   ; reset      ; present_state[0]~reg0 ; clock    ;
; N/A   ; None         ; 3.500 ns   ; cash_in[1] ; purchase~reg0         ; clock    ;
; N/A   ; None         ; 3.500 ns   ; cash_in[1] ; next_state[0]~reg0    ; clock    ;
; N/A   ; None         ; 3.420 ns   ; reset      ; next_state[0]~reg0    ; clock    ;
; N/A   ; None         ; 3.306 ns   ; cash_in[1] ; cash_return[0]~reg0   ; clock    ;
; N/A   ; None         ; 3.229 ns   ; cash_in[1] ; cash_return[1]~reg0   ; clock    ;
; N/A   ; None         ; 2.785 ns   ; cash_in[0] ; cash_return[1]~reg0   ; clock    ;
; N/A   ; None         ; 2.779 ns   ; cash_in[0] ; purchase~reg0         ; clock    ;
; N/A   ; None         ; 2.779 ns   ; cash_in[0] ; next_state[0]~reg0    ; clock    ;
; N/A   ; None         ; 2.777 ns   ; cash_in[0] ; cash_return[0]~reg0   ; clock    ;
+-------+--------------+------------+------------+-----------------------+----------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+-----------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To               ; From Clock ;
+-------+--------------+------------+-----------------------+------------------+------------+
; N/A   ; None         ; 6.889 ns   ; next_state[0]~reg0    ; next_state[0]    ; clock      ;
; N/A   ; None         ; 5.538 ns   ; purchase~reg0         ; purchase         ; clock      ;
; N/A   ; None         ; 5.282 ns   ; cash_return[0]~reg0   ; cash_return[0]   ; clock      ;
; N/A   ; None         ; 5.038 ns   ; present_state[0]~reg0 ; present_state[0] ; clock      ;
; N/A   ; None         ; 5.026 ns   ; cash_return[1]~reg0   ; cash_return[1]   ; clock      ;
+-------+--------------+------------+-----------------------+------------------+------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+------------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                    ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------+----------+
; N/A           ; None        ; -2.538 ns ; cash_in[0] ; cash_return[0]~reg0   ; clock    ;
; N/A           ; None        ; -2.540 ns ; cash_in[0] ; purchase~reg0         ; clock    ;
; N/A           ; None        ; -2.540 ns ; cash_in[0] ; next_state[0]~reg0    ; clock    ;
; N/A           ; None        ; -2.546 ns ; cash_in[0] ; cash_return[1]~reg0   ; clock    ;
; N/A           ; None        ; -2.990 ns ; cash_in[1] ; cash_return[1]~reg0   ; clock    ;
; N/A           ; None        ; -3.067 ns ; cash_in[1] ; cash_return[0]~reg0   ; clock    ;
; N/A           ; None        ; -3.181 ns ; reset      ; next_state[0]~reg0    ; clock    ;
; N/A           ; None        ; -3.261 ns ; cash_in[1] ; purchase~reg0         ; clock    ;
; N/A           ; None        ; -3.261 ns ; cash_in[1] ; next_state[0]~reg0    ; clock    ;
; N/A           ; None        ; -3.567 ns ; reset      ; present_state[0]~reg0 ; clock    ;
; N/A           ; None        ; -3.699 ns ; reset      ; purchase~reg0         ; clock    ;
; N/A           ; None        ; -3.699 ns ; reset      ; cash_return[0]~reg0   ; clock    ;
; N/A           ; None        ; -3.699 ns ; reset      ; cash_return[1]~reg0   ; clock    ;
+---------------+-------------+-----------+------------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Mar 22 15:10:12 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vm -c vm --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "next_state[0]~reg0" and destination register "next_state[0]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y2_N17; Fanout = 5; REG Node = 'next_state[0]~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X6_Y2_N16; Fanout = 1; COMB Node = 'next_state~105'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X6_Y2_N17; Fanout = 5; REG Node = 'next_state[0]~reg0'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.490 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X6_Y2_N17; Fanout = 5; REG Node = 'next_state[0]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.12 % )
                Info: Total interconnect delay = 1.018 ns ( 40.88 % )
            Info: - Longest clock path from clock "clock" to source register is 2.490 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X6_Y2_N17; Fanout = 5; REG Node = 'next_state[0]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.12 % )
                Info: Total interconnect delay = 1.018 ns ( 40.88 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "purchase~reg0" (data pin = "reset", clock pin = "clock") is 3.938 ns
    Info: + Longest pin to register delay is 6.338 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_C14; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(4.755 ns) + CELL(0.746 ns) = 6.338 ns; Loc. = LCFF_X6_Y2_N19; Fanout = 1; REG Node = 'purchase~reg0'
        Info: Total cell delay = 1.583 ns ( 24.98 % )
        Info: Total interconnect delay = 4.755 ns ( 75.02 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X6_Y2_N19; Fanout = 1; REG Node = 'purchase~reg0'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
Info: tco from clock "clock" to destination pin "next_state[0]" through register "next_state[0]~reg0" is 6.889 ns
    Info: + Longest clock path from clock "clock" to source register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X6_Y2_N17; Fanout = 5; REG Node = 'next_state[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.305 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y2_N17; Fanout = 5; REG Node = 'next_state[0]~reg0'
        Info: 2: + IC(2.353 ns) + CELL(1.952 ns) = 4.305 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 'next_state[0]'
        Info: Total cell delay = 1.952 ns ( 45.34 % )
        Info: Total interconnect delay = 2.353 ns ( 54.66 % )
Info: th for register "cash_return[0]~reg0" (data pin = "cash_in[0]", clock pin = "clock") is -2.538 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X6_Y2_N23; Fanout = 1; REG Node = 'cash_return[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 4; PIN Node = 'cash_in[0]'
        Info: 2: + IC(3.836 ns) + CELL(0.346 ns) = 5.022 ns; Loc. = LCCOMB_X6_Y2_N22; Fanout = 1; COMB Node = 'Selector4~100'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.177 ns; Loc. = LCFF_X6_Y2_N23; Fanout = 1; REG Node = 'cash_return[0]~reg0'
        Info: Total cell delay = 1.341 ns ( 25.90 % )
        Info: Total interconnect delay = 3.836 ns ( 74.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Tue Mar 22 15:10:12 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


