

================================================================
== Vivado HLS Report for 'align'
================================================================
* Date:           Wed Mar 11 10:47:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sw_prj
* Solution:       naive_solution
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.602 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    30201| 60.000 ns | 0.302 ms |    6|  30201|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Align_Row_Loop   |        5|    30200|  5 ~ 302 |          -|          -| 1 ~ 100 |    no    |
        | + Align_Col_Loop  |        3|      300|         3|          -|          -| 1 ~ 100 |    no    |
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      587|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      108|    -|
|Register             |        -|      -|      231|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      231|      695|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln91_fu_212_p2        |     *    |      0|  0|  33|           7|           7|
    |mul_ln98_fu_222_p2        |     *    |      0|  0|  33|           7|           7|
    |add_ln100_fu_293_p2       |     +    |      0|  0|  14|          14|          14|
    |add_ln91_1_fu_249_p2      |     +    |      0|  0|   7|           2|           7|
    |add_ln91_2_fu_264_p2      |     +    |      0|  0|  14|          14|          14|
    |add_ln91_fu_197_p2        |     +    |      0|  0|   7|           7|           2|
    |add_ln92_1_fu_342_p2      |     +    |      0|  0|  31|          31|          31|
    |add_ln98_fu_274_p2        |     +    |      0|  0|  14|          14|          14|
    |add_ln99_fu_288_p2        |     +    |      0|  0|  14|          14|          14|
    |diag_score_2_fu_336_p2    |     +    |      0|  0|  32|          32|          32|
    |down_score_fu_397_p2      |     +    |      0|  0|  32|           3|          32|
    |i_fu_304_p2               |     +    |      0|  0|   7|           7|           1|
    |j_fu_298_p2               |     +    |      0|  0|   7|           1|           7|
    |right_score_fu_348_p2     |     +    |      0|  0|  32|           3|          32|
    |icmp_ln102_fu_416_p2      |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln51_fu_358_p2       |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln54_fu_376_p2       |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln57_fu_403_p2       |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln89_fu_192_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln90_fu_244_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln92_fu_310_p2       |   icmp   |      0|  0|  11|           8|           8|
    |max_1_fu_382_p3           |  select  |      0|  0|  32|           1|          32|
    |max_score_fu_408_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln102_1_fu_429_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln102_2_fu_436_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln102_fu_422_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln51_fu_364_p3     |  select  |      0|  0|  31|           1|          31|
    |select_ln92_1_fu_324_p3   |  select  |      0|  0|   3|           1|           2|
    |select_ln92_fu_316_p3     |  select  |      0|  0|   3|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 587|         314|         528|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |H_address0         |  15|          3|   14|         42|
    |H_address1         |  15|          3|   14|         42|
    |ap_NS_fsm          |  33|          6|    1|          6|
    |i_0_reg_144        |   9|          2|    7|         14|
    |j_0_reg_156        |   9|          2|    7|         14|
    |max_score_0_fu_54  |   9|          2|   32|         64|
    |pos_0_0_fu_62      |   9|          2|   32|         64|
    |pos_1_0_fu_58      |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 108|         22|  139|        310|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln100_reg_543  |  14|   0|   14|          0|
    |add_ln99_reg_538   |  14|   0|   14|          0|
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_0_reg_144        |   7|   0|    7|          0|
    |j_0_reg_156        |   7|   0|    7|          0|
    |j_reg_548          |   7|   0|    7|          0|
    |max_1_reg_563      |  32|   0|   32|          0|
    |max_score_0_fu_54  |  32|   0|   32|          0|
    |mul_ln91_reg_498   |  14|   0|   14|          0|
    |mul_ln98_reg_509   |  14|   0|   14|          0|
    |pos_0_0_fu_62      |  32|   0|   32|          0|
    |pos_1_0_fu_58      |  32|   0|   32|          0|
    |seq1_addr_reg_504  |   7|   0|    7|          0|
    |zext_ln89_reg_490  |   7|   0|   32|         25|
    |zext_ln90_reg_515  |   7|   0|   32|         25|
    +-------------------+----+----+-----+-----------+
    |Total              | 231|   0|  281|         50|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |     align    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |     align    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |     align    | return value |
|ap_done        | out |    1| ap_ctrl_hs |     align    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |     align    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |     align    | return value |
|ap_return_0    | out |   32| ap_ctrl_hs |     align    | return value |
|ap_return_1    | out |   32| ap_ctrl_hs |     align    | return value |
|seq1_address0  | out |    7|  ap_memory |     seq1     |     array    |
|seq1_ce0       | out |    1|  ap_memory |     seq1     |     array    |
|seq1_q0        |  in |    8|  ap_memory |     seq1     |     array    |
|n              |  in |    7|   ap_none  |       n      |    scalar    |
|seq2_address0  | out |    7|  ap_memory |     seq2     |     array    |
|seq2_ce0       | out |    1|  ap_memory |     seq2     |     array    |
|seq2_q0        |  in |    8|  ap_memory |     seq2     |     array    |
|m              |  in |    7|   ap_none  |       m      |    scalar    |
|H_address0     | out |   14|  ap_memory |       H      |     array    |
|H_ce0          | out |    1|  ap_memory |       H      |     array    |
|H_q0           |  in |   32|  ap_memory |       H      |     array    |
|H_address1     | out |   14|  ap_memory |       H      |     array    |
|H_ce1          | out |    1|  ap_memory |       H      |     array    |
|H_we1          | out |    1|  ap_memory |       H      |     array    |
|H_d1           | out |   32|  ap_memory |       H      |     array    |
|H_q1           |  in |   32|  ap_memory |       H      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_score_0 = alloca i32"   --->   Operation 6 'alloca' 'max_score_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pos_1_0 = alloca i32"   --->   Operation 7 'alloca' 'pos_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pos_0_0 = alloca i32"   --->   Operation 8 'alloca' 'pos_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %m)" [SmithWaterman.c:77]   --->   Operation 9 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %n)" [SmithWaterman.c:77]   --->   Operation 10 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "store i32 0, i32* %pos_0_0" [SmithWaterman.c:89]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "store i32 0, i32* %pos_1_0" [SmithWaterman.c:89]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "store i32 0, i32* %max_score_0" [SmithWaterman.c:89]   --->   Operation 13 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %1" [SmithWaterman.c:89]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 1, %0 ], [ %i, %Align_Row_Loop_end ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i7 %i_0 to i32" [SmithWaterman.c:89]   --->   Operation 16 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.59ns)   --->   "%icmp_ln89 = icmp ugt i7 %i_0, %n_read" [SmithWaterman.c:89]   --->   Operation 17 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 0)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %3, label %Align_Row_Loop_begin" [SmithWaterman.c:89]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [SmithWaterman.c:89]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [SmithWaterman.c:89]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.40ns)   --->   "%add_ln91 = add i7 %i_0, -1" [SmithWaterman.c:91]   --->   Operation 22 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i7 %add_ln91 to i64" [SmithWaterman.c:91]   --->   Operation 23 'zext' 'zext_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i7 %add_ln91 to i14" [SmithWaterman.c:91]   --->   Operation 24 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%mul_ln91 = mul i14 %zext_ln91_2, 101" [SmithWaterman.c:91]   --->   Operation 25 'mul' 'mul_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%seq1_addr = getelementptr [100 x i8]* %seq1, i64 0, i64 %zext_ln91" [SmithWaterman.c:92]   --->   Operation 26 'getelementptr' 'seq1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i7 %i_0 to i14" [SmithWaterman.c:98]   --->   Operation 27 'zext' 'zext_ln98' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.55ns)   --->   "%mul_ln98 = mul i14 %zext_ln98, 101" [SmithWaterman.c:98]   --->   Operation 28 'mul' 'mul_ln98' <Predicate = (!icmp_ln89)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.60ns)   --->   "br label %2" [SmithWaterman.c:90]   --->   Operation 29 'br' <Predicate = (!icmp_ln89)> <Delay = 0.60>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pos_1_0_load = load i32* %pos_1_0" [SmithWaterman.c:110]   --->   Operation 30 'load' 'pos_1_0_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pos_0_0_load = load i32* %pos_0_0" [SmithWaterman.c:110]   --->   Operation 31 'load' 'pos_0_0_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %pos_0_0_load, 0" [SmithWaterman.c:110]   --->   Operation 32 'insertvalue' 'mrv' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %pos_1_0_load, 1" [SmithWaterman.c:110]   --->   Operation 33 'insertvalue' 'mrv_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [SmithWaterman.c:110]   --->   Operation 34 'ret' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 1, %Align_Row_Loop_begin ], [ %j, %._crit_edge ]"   --->   Operation 35 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i7 %j_0 to i32" [SmithWaterman.c:90]   --->   Operation 36 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.59ns)   --->   "%icmp_ln90 = icmp ugt i7 %j_0, %m_read" [SmithWaterman.c:90]   --->   Operation 37 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 100, i64 0)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %Align_Row_Loop_end, label %._crit_edge" [SmithWaterman.c:90]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.40ns)   --->   "%add_ln91_1 = add i7 -1, %j_0" [SmithWaterman.c:91]   --->   Operation 40 'add' 'add_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i7 %add_ln91_1 to i64" [SmithWaterman.c:91]   --->   Operation 41 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i7 %add_ln91_1 to i14" [SmithWaterman.c:91]   --->   Operation 42 'zext' 'zext_ln91_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.55ns)   --->   "%add_ln91_2 = add i14 %mul_ln91, %zext_ln91_3" [SmithWaterman.c:91]   --->   Operation 43 'add' 'add_ln91_2' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i14 %add_ln91_2 to i64" [SmithWaterman.c:91]   --->   Operation 44 'zext' 'zext_ln91_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%H_addr = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln91_4" [SmithWaterman.c:91]   --->   Operation 45 'getelementptr' 'H_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.55ns)   --->   "%add_ln98 = add i14 %mul_ln98, %zext_ln91_3" [SmithWaterman.c:98]   --->   Operation 46 'add' 'add_ln98' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i14 %add_ln98 to i64" [SmithWaterman.c:98]   --->   Operation 47 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%H_addr_4 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln98_1" [SmithWaterman.c:98]   --->   Operation 48 'getelementptr' 'H_addr_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr, align 4" [SmithWaterman.c:91]   --->   Operation 49 'load' 'diag_score' <Predicate = (!icmp_ln90)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 50 [2/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:92]   --->   Operation 50 'load' 'seq1_load' <Predicate = (!icmp_ln90)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%seq2_addr = getelementptr [100 x i8]* %seq2, i64 0, i64 %zext_ln91_1" [SmithWaterman.c:92]   --->   Operation 51 'getelementptr' 'seq2_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:92]   --->   Operation 52 'load' 'seq2_load' <Predicate = (!icmp_ln90)> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 53 [2/2] (1.15ns)   --->   "%H_load = load i32* %H_addr_4, align 4" [SmithWaterman.c:98]   --->   Operation 53 'load' 'H_load' <Predicate = (!icmp_ln90)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i7 %j_0 to i14" [SmithWaterman.c:99]   --->   Operation 54 'zext' 'zext_ln99' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.55ns)   --->   "%add_ln99 = add i14 %mul_ln91, %zext_ln99" [SmithWaterman.c:99]   --->   Operation 55 'add' 'add_ln99' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.55ns)   --->   "%add_ln100 = add i14 %mul_ln98, %zext_ln99" [SmithWaterman.c:100]   --->   Operation 56 'add' 'add_ln100' <Predicate = (!icmp_ln90)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.40ns)   --->   "%j = add i7 1, %j_0" [SmithWaterman.c:90]   --->   Operation 57 'add' 'j' <Predicate = (!icmp_ln90)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp)" [SmithWaterman.c:109]   --->   Operation 58 'specregionend' 'empty' <Predicate = (icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [SmithWaterman.c:89]   --->   Operation 59 'add' 'i' <Predicate = (icmp_ln90)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [SmithWaterman.c:89]   --->   Operation 60 'br' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 61 [1/2] (1.15ns)   --->   "%diag_score = load i32* %H_addr, align 4" [SmithWaterman.c:91]   --->   Operation 61 'load' 'diag_score' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 62 [1/2] (0.61ns)   --->   "%seq1_load = load i8* %seq1_addr, align 1" [SmithWaterman.c:92]   --->   Operation 62 'load' 'seq1_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 63 [1/2] (0.61ns)   --->   "%seq2_load = load i8* %seq2_addr, align 1" [SmithWaterman.c:92]   --->   Operation 63 'load' 'seq2_load' <Predicate = true> <Delay = 0.61> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 64 [1/1] (0.58ns)   --->   "%icmp_ln92 = icmp eq i8 %seq1_load, %seq2_load" [SmithWaterman.c:92]   --->   Operation 64 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node diag_score_2)   --->   "%select_ln92 = select i1 %icmp_ln92, i32 3, i32 -3" [SmithWaterman.c:92]   --->   Operation 65 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_1)   --->   "%select_ln92_1 = select i1 %icmp_ln92, i31 3, i31 -3" [SmithWaterman.c:92]   --->   Operation 66 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln92_1)   --->   "%trunc_ln92 = trunc i32 %diag_score to i31" [SmithWaterman.c:92]   --->   Operation 67 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.66ns) (out node of the LUT)   --->   "%diag_score_2 = add i32 %select_ln92, %diag_score" [SmithWaterman.c:92]   --->   Operation 68 'add' 'diag_score_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln92_1 = add i31 %trunc_ln92, %select_ln92_1" [SmithWaterman.c:92]   --->   Operation 69 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/2] (1.15ns)   --->   "%H_load = load i32* %H_addr_4, align 4" [SmithWaterman.c:98]   --->   Operation 70 'load' 'H_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 71 [1/1] (0.66ns)   --->   "%right_score = add nsw i32 -2, %H_load" [SmithWaterman.c:98]   --->   Operation 71 'add' 'right_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i14 %add_ln99 to i64" [SmithWaterman.c:99]   --->   Operation 72 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%H_addr_5 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln99_1" [SmithWaterman.c:99]   --->   Operation 73 'getelementptr' 'H_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.15ns)   --->   "%H_load_4 = load i32* %H_addr_5, align 4" [SmithWaterman.c:99]   --->   Operation 74 'load' 'H_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_4 : Operation 75 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp sgt i32 %diag_score_2, 0" [SmithWaterman.c:51->SmithWaterman.c:100]   --->   Operation 75 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.25ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i31 %add_ln92_1, i31 0" [SmithWaterman.c:51->SmithWaterman.c:100]   --->   Operation 76 'select' 'select_ln51' <Predicate = true> <Delay = 0.25> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i31 %select_ln51 to i32" [SmithWaterman.c:51->SmithWaterman.c:100]   --->   Operation 77 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp slt i32 %zext_ln51, %right_score" [SmithWaterman.c:54->SmithWaterman.c:100]   --->   Operation 78 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.22ns)   --->   "%max_1 = select i1 %icmp_ln54, i32 %right_score, i32 %zext_ln51" [SmithWaterman.c:54->SmithWaterman.c:100]   --->   Operation 79 'select' 'max_1' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.60>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%max_score_0_load = load i32* %max_score_0" [SmithWaterman.c:102]   --->   Operation 80 'load' 'max_score_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%pos_1_0_load_1 = load i32* %pos_1_0" [SmithWaterman.c:102]   --->   Operation 81 'load' 'pos_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%pos_0_0_load_1 = load i32* %pos_0_0" [SmithWaterman.c:102]   --->   Operation 82 'load' 'pos_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [SmithWaterman.c:90]   --->   Operation 83 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i14 %add_ln100 to i64" [SmithWaterman.c:100]   --->   Operation 84 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%H_addr_6 = getelementptr [10201 x i32]* %H, i64 0, i64 %zext_ln100" [SmithWaterman.c:100]   --->   Operation 85 'getelementptr' 'H_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (1.15ns)   --->   "%H_load_4 = load i32* %H_addr_5, align 4" [SmithWaterman.c:99]   --->   Operation 86 'load' 'H_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 87 [1/1] (0.66ns)   --->   "%down_score = add nsw i32 -2, %H_load_4" [SmithWaterman.c:99]   --->   Operation 87 'add' 'down_score' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln57 = icmp slt i32 %max_1, %down_score" [SmithWaterman.c:57->SmithWaterman.c:100]   --->   Operation 88 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.22ns)   --->   "%max_score = select i1 %icmp_ln57, i32 %down_score, i32 %max_1" [SmithWaterman.c:57->SmithWaterman.c:100]   --->   Operation 89 'select' 'max_score' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.15ns)   --->   "store i32 %max_score, i32* %H_addr_6, align 4" [SmithWaterman.c:100]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10201> <RAM>
ST_5 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln102 = icmp sgt i32 %max_score_0_load, %max_score" [SmithWaterman.c:102]   --->   Operation 91 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.22ns)   --->   "%select_ln102 = select i1 %icmp_ln102, i32 %pos_0_0_load_1, i32 %zext_ln89" [SmithWaterman.c:102]   --->   Operation 92 'select' 'select_ln102' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.22ns)   --->   "%select_ln102_1 = select i1 %icmp_ln102, i32 %pos_1_0_load_1, i32 %zext_ln90" [SmithWaterman.c:102]   --->   Operation 93 'select' 'select_ln102_1' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.22ns)   --->   "%select_ln102_2 = select i1 %icmp_ln102, i32 %max_score_0_load, i32 %max_score" [SmithWaterman.c:102]   --->   Operation 94 'select' 'select_ln102_2' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.60ns)   --->   "store i32 %select_ln102, i32* %pos_0_0" [SmithWaterman.c:90]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 96 [1/1] (0.60ns)   --->   "store i32 %select_ln102_1, i32* %pos_1_0" [SmithWaterman.c:90]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 97 [1/1] (0.60ns)   --->   "store i32 %select_ln102_2, i32* %max_score_0" [SmithWaterman.c:90]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [SmithWaterman.c:90]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seq1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seq2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_score_0           (alloca           ) [ 011111]
pos_1_0               (alloca           ) [ 011111]
pos_0_0               (alloca           ) [ 011111]
m_read                (read             ) [ 001111]
n_read                (read             ) [ 001111]
store_ln89            (store            ) [ 000000]
store_ln89            (store            ) [ 000000]
store_ln89            (store            ) [ 000000]
br_ln89               (br               ) [ 011111]
i_0                   (phi              ) [ 001111]
zext_ln89             (zext             ) [ 000111]
icmp_ln89             (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
br_ln89               (br               ) [ 000000]
specloopname_ln89     (specloopname     ) [ 000000]
tmp                   (specregionbegin  ) [ 000111]
add_ln91              (add              ) [ 000000]
zext_ln91             (zext             ) [ 000000]
zext_ln91_2           (zext             ) [ 000000]
mul_ln91              (mul              ) [ 000111]
seq1_addr             (getelementptr    ) [ 000111]
zext_ln98             (zext             ) [ 000000]
mul_ln98              (mul              ) [ 000111]
br_ln90               (br               ) [ 001111]
pos_1_0_load          (load             ) [ 000000]
pos_0_0_load          (load             ) [ 000000]
mrv                   (insertvalue      ) [ 000000]
mrv_1                 (insertvalue      ) [ 000000]
ret_ln110             (ret              ) [ 000000]
j_0                   (phi              ) [ 000100]
zext_ln90             (zext             ) [ 000011]
icmp_ln90             (icmp             ) [ 001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
br_ln90               (br               ) [ 000000]
add_ln91_1            (add              ) [ 000000]
zext_ln91_1           (zext             ) [ 000000]
zext_ln91_3           (zext             ) [ 000000]
add_ln91_2            (add              ) [ 000000]
zext_ln91_4           (zext             ) [ 000000]
H_addr                (getelementptr    ) [ 000010]
add_ln98              (add              ) [ 000000]
zext_ln98_1           (zext             ) [ 000000]
H_addr_4              (getelementptr    ) [ 000010]
seq2_addr             (getelementptr    ) [ 000010]
zext_ln99             (zext             ) [ 000000]
add_ln99              (add              ) [ 000010]
add_ln100             (add              ) [ 000011]
j                     (add              ) [ 001111]
empty                 (specregionend    ) [ 000000]
i                     (add              ) [ 011111]
br_ln89               (br               ) [ 011111]
diag_score            (load             ) [ 000000]
seq1_load             (load             ) [ 000000]
seq2_load             (load             ) [ 000000]
icmp_ln92             (icmp             ) [ 000000]
select_ln92           (select           ) [ 000000]
select_ln92_1         (select           ) [ 000000]
trunc_ln92            (trunc            ) [ 000000]
diag_score_2          (add              ) [ 000000]
add_ln92_1            (add              ) [ 000000]
H_load                (load             ) [ 000000]
right_score           (add              ) [ 000000]
zext_ln99_1           (zext             ) [ 000000]
H_addr_5              (getelementptr    ) [ 000001]
icmp_ln51             (icmp             ) [ 000000]
select_ln51           (select           ) [ 000000]
zext_ln51             (zext             ) [ 000000]
icmp_ln54             (icmp             ) [ 000000]
max_1                 (select           ) [ 000001]
max_score_0_load      (load             ) [ 000000]
pos_1_0_load_1        (load             ) [ 000000]
pos_0_0_load_1        (load             ) [ 000000]
specloopname_ln90     (specloopname     ) [ 000000]
zext_ln100            (zext             ) [ 000000]
H_addr_6              (getelementptr    ) [ 000000]
H_load_4              (load             ) [ 000000]
down_score            (add              ) [ 000000]
icmp_ln57             (icmp             ) [ 000000]
max_score             (select           ) [ 000000]
store_ln100           (store            ) [ 000000]
icmp_ln102            (icmp             ) [ 000000]
select_ln102          (select           ) [ 000000]
select_ln102_1        (select           ) [ 000000]
select_ln102_2        (select           ) [ 000000]
store_ln90            (store            ) [ 000000]
store_ln90            (store            ) [ 000000]
store_ln90            (store            ) [ 000000]
br_ln90               (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seq1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="seq2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="H">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="max_score_0_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_score_0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="pos_1_0_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pos_1_0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pos_0_0_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pos_0_0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="n_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="seq1_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq1_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="H_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="H_addr_4_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_4/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="14" slack="0"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
<pin id="126" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="diag_score/3 H_load/3 H_load_4/4 store_ln100/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="1"/>
<pin id="107" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq1_load/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="seq2_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seq2_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq2_load/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="H_addr_5_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="14" slack="0"/>
<pin id="132" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_5/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="H_addr_6_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr_6/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="1"/>
<pin id="146" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="7" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="1"/>
<pin id="158" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pos_1_0_load/2 pos_1_0_load_1/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pos_0_0_load/2 pos_0_0_load_1/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln89_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln89_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln89_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln89_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln89_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="1"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln91_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln91_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln91_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln91_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln91/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln98_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mul_ln98_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln98/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mrv_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mrv_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln90_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln90_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="2"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln91_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln91_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln91_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_3/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln91_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="1"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln91_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_4/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln98_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="1"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln98_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="14" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln99_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln99_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="1"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln100_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="1"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln92_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln92_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln92_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="31" slack="0"/>
<pin id="327" dir="0" index="2" bw="31" slack="0"/>
<pin id="328" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln92_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="diag_score_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="diag_score_2/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln92_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="right_score_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="right_score/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln99_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln51_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln51_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="31" slack="0"/>
<pin id="367" dir="0" index="2" bw="31" slack="0"/>
<pin id="368" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln51_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln54_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="max_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_1/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="max_score_0_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="4"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_score_0_load/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln100_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="2"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="down_score_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="down_score/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln57_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="max_score_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_score/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln102_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln102_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="3"/>
<pin id="426" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln102_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="2"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_1/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln102_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="32" slack="0"/>
<pin id="440" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_2/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln90_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="4"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln90_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="4"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln90_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="4"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/5 "/>
</bind>
</comp>

<comp id="459" class="1005" name="max_score_0_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_score_0 "/>
</bind>
</comp>

<comp id="466" class="1005" name="pos_1_0_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pos_1_0 "/>
</bind>
</comp>

<comp id="473" class="1005" name="pos_0_0_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pos_0_0 "/>
</bind>
</comp>

<comp id="480" class="1005" name="m_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="2"/>
<pin id="482" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="n_read_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="1"/>
<pin id="487" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="zext_ln89_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="3"/>
<pin id="492" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="498" class="1005" name="mul_ln91_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="1"/>
<pin id="500" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln91 "/>
</bind>
</comp>

<comp id="504" class="1005" name="seq1_addr_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="1"/>
<pin id="506" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seq1_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="mul_ln98_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="1"/>
<pin id="511" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln98 "/>
</bind>
</comp>

<comp id="515" class="1005" name="zext_ln90_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="2"/>
<pin id="517" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln90 "/>
</bind>
</comp>

<comp id="523" class="1005" name="H_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="1"/>
<pin id="525" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="H_addr "/>
</bind>
</comp>

<comp id="528" class="1005" name="H_addr_4_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="1"/>
<pin id="530" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="H_addr_4 "/>
</bind>
</comp>

<comp id="533" class="1005" name="seq2_addr_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seq2_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln99_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="14" slack="1"/>
<pin id="540" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="543" class="1005" name="add_ln100_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="2"/>
<pin id="545" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="548" class="1005" name="j_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="553" class="1005" name="i_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="1"/>
<pin id="555" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="558" class="1005" name="H_addr_5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="14" slack="1"/>
<pin id="560" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="H_addr_5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="max_1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="85" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="92" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="148" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="148" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="148" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="211"><net_src comp="197" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="148" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="170" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="167" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="160" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="160" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="160" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="263"><net_src comp="249" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="278"><net_src comp="260" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="287"><net_src comp="160" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="284" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="160" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="144" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="105" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="117" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="310" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="99" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="316" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="99" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="332" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="324" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="99" pin="7"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="362"><net_src comp="336" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="342" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="348" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="348" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="372" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="99" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="397" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="99" pin=4"/></net>

<net id="420"><net_src comp="390" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="408" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="170" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="416" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="167" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="416" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="390" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="408" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="422" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="429" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="436" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="54" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="469"><net_src comp="58" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="476"><net_src comp="62" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="483"><net_src comp="66" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="488"><net_src comp="72" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="493"><net_src comp="188" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="501"><net_src comp="212" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="507"><net_src comp="78" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="512"><net_src comp="222" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="518"><net_src comp="240" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="526"><net_src comp="85" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="531"><net_src comp="92" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="536"><net_src comp="110" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="541"><net_src comp="288" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="546"><net_src comp="293" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="551"><net_src comp="298" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="556"><net_src comp="304" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="561"><net_src comp="128" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="566"><net_src comp="382" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="408" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seq1 | {}
	Port: seq2 | {}
	Port: H | {5 }
 - Input state : 
	Port: align : seq1 | {3 4 }
	Port: align : n | {1 }
	Port: align : seq2 | {3 4 }
	Port: align : m | {1 }
	Port: align : H | {3 4 5 }
  - Chain level:
	State 1
		store_ln89 : 1
		store_ln89 : 1
		store_ln89 : 1
	State 2
		zext_ln89 : 1
		icmp_ln89 : 1
		br_ln89 : 2
		add_ln91 : 1
		zext_ln91 : 2
		zext_ln91_2 : 2
		mul_ln91 : 3
		seq1_addr : 3
		zext_ln98 : 1
		mul_ln98 : 2
		mrv : 1
		mrv_1 : 2
		ret_ln110 : 3
	State 3
		zext_ln90 : 1
		icmp_ln90 : 1
		br_ln90 : 2
		add_ln91_1 : 1
		zext_ln91_1 : 2
		zext_ln91_3 : 2
		add_ln91_2 : 3
		zext_ln91_4 : 4
		H_addr : 5
		add_ln98 : 3
		zext_ln98_1 : 4
		H_addr_4 : 5
		diag_score : 6
		seq2_addr : 3
		seq2_load : 4
		H_load : 6
		zext_ln99 : 1
		add_ln99 : 2
		add_ln100 : 2
		j : 1
	State 4
		icmp_ln92 : 1
		select_ln92 : 2
		select_ln92_1 : 2
		trunc_ln92 : 1
		diag_score_2 : 3
		add_ln92_1 : 3
		right_score : 1
		H_addr_5 : 1
		H_load_4 : 2
		icmp_ln51 : 4
		select_ln51 : 5
		zext_ln51 : 6
		icmp_ln54 : 7
		max_1 : 8
	State 5
		H_addr_6 : 1
		down_score : 1
		icmp_ln57 : 2
		max_score : 3
		store_ln100 : 4
		icmp_ln102 : 4
		select_ln102 : 5
		select_ln102_1 : 5
		select_ln102_2 : 5
		store_ln90 : 6
		store_ln90 : 6
		store_ln90 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln92_fu_316  |    0    |    0    |    32   |
|          |  select_ln92_1_fu_324 |    0    |    0    |    31   |
|          |   select_ln51_fu_364  |    0    |    0    |    31   |
|  select  |      max_1_fu_382     |    0    |    0    |    32   |
|          |    max_score_fu_408   |    0    |    0    |    32   |
|          |  select_ln102_fu_422  |    0    |    0    |    32   |
|          | select_ln102_1_fu_429 |    0    |    0    |    32   |
|          | select_ln102_2_fu_436 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln91_fu_197    |    0    |    0    |    7    |
|          |   add_ln91_1_fu_249   |    0    |    0    |    7    |
|          |   add_ln91_2_fu_264   |    0    |    0    |    14   |
|          |    add_ln98_fu_274    |    0    |    0    |    14   |
|          |    add_ln99_fu_288    |    0    |    0    |    14   |
|    add   |    add_ln100_fu_293   |    0    |    0    |    14   |
|          |        j_fu_298       |    0    |    0    |    7    |
|          |        i_fu_304       |    0    |    0    |    7    |
|          |  diag_score_2_fu_336  |    0    |    0    |    32   |
|          |   add_ln92_1_fu_342   |    0    |    0    |    31   |
|          |   right_score_fu_348  |    0    |    0    |    32   |
|          |   down_score_fu_397   |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln89_fu_192   |    0    |    0    |    11   |
|          |    icmp_ln90_fu_244   |    0    |    0    |    11   |
|          |    icmp_ln92_fu_310   |    0    |    0    |    11   |
|   icmp   |    icmp_ln51_fu_358   |    0    |    0    |    20   |
|          |    icmp_ln54_fu_376   |    0    |    0    |    20   |
|          |    icmp_ln57_fu_403   |    0    |    0    |    20   |
|          |   icmp_ln102_fu_416   |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln91_fu_212    |    0    |    0    |    40   |
|          |    mul_ln98_fu_222    |    0    |    0    |    40   |
|----------|-----------------------|---------|---------|---------|
|   read   |   m_read_read_fu_66   |    0    |    0    |    0    |
|          |   n_read_read_fu_72   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln89_fu_188   |    0    |    0    |    0    |
|          |    zext_ln91_fu_203   |    0    |    0    |    0    |
|          |   zext_ln91_2_fu_208  |    0    |    0    |    0    |
|          |    zext_ln98_fu_218   |    0    |    0    |    0    |
|          |    zext_ln90_fu_240   |    0    |    0    |    0    |
|          |   zext_ln91_1_fu_255  |    0    |    0    |    0    |
|   zext   |   zext_ln91_3_fu_260  |    0    |    0    |    0    |
|          |   zext_ln91_4_fu_269  |    0    |    0    |    0    |
|          |   zext_ln98_1_fu_279  |    0    |    0    |    0    |
|          |    zext_ln99_fu_284   |    0    |    0    |    0    |
|          |   zext_ln99_1_fu_354  |    0    |    0    |    0    |
|          |    zext_ln51_fu_372   |    0    |    0    |    0    |
|          |   zext_ln100_fu_393   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|insertvalue|       mrv_fu_228      |    0    |    0    |    0    |
|          |      mrv_1_fu_234     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln92_fu_332   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   658   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  H_addr_4_reg_528 |   14   |
|  H_addr_5_reg_558 |   14   |
|   H_addr_reg_523  |   14   |
| add_ln100_reg_543 |   14   |
|  add_ln99_reg_538 |   14   |
|    i_0_reg_144    |    7   |
|     i_reg_553     |    7   |
|    j_0_reg_156    |    7   |
|     j_reg_548     |    7   |
|   m_read_reg_480  |    7   |
|   max_1_reg_563   |   32   |
|max_score_0_reg_459|   32   |
|  mul_ln91_reg_498 |   14   |
|  mul_ln98_reg_509 |   14   |
|   n_read_reg_485  |    7   |
|  pos_0_0_reg_473  |   32   |
|  pos_1_0_reg_466  |   32   |
| seq1_addr_reg_504 |    7   |
| seq2_addr_reg_533 |    7   |
| zext_ln89_reg_490 |   32   |
| zext_ln90_reg_515 |   32   |
+-------------------+--------+
|       Total       |   346  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_99 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_117 |  p0  |   2  |   7  |   14   ||    9    |
|    i_0_reg_144    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   || 2.45475 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   658  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   346  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   346  |   712  |
+-----------+--------+--------+--------+--------+
