{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566905970984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566905970984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 14:39:30 2019 " "Processing started: Tue Aug 27 14:39:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566905970984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566905970984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off svm -c svm " "Command: quartus_map --read_settings_files=on --write_settings_files=off svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566905970984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1566905971577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_cmd_v5.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_cmd_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CMD_V5 " "Found entity 1: detect_CMD_V5" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_tx_ctrl_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_tx_ctrl_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_tx_ctrl_32_w " "Found entity 1: serial_tx_ctrl_32_w" {  } { { "fpga_serial/serial_tx_ctrl_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_tx_ctrl_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_transmitter_main_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_transmitter_main_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter_main_32_w " "Found entity 1: serial_transmitter_main_32_w" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_transmitter_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_transmitter_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_transmitter_32_w " "Found entity 1: serial_transmitter_32_w" {  } { { "fpga_serial/serial_transmitter_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_rx_ctrl_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_rx_ctrl_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_rx_ctrl_32_w " "Found entity 1: serial_rx_ctrl_32_w" {  } { { "fpga_serial/serial_rx_ctrl_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_rx_ctrl_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_receiver_main_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_receiver_main_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver_main_32_w " "Found entity 1: serial_receiver_main_32_w" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/serial_receiver_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/serial_receiver_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_receiver_32_w " "Found entity 1: serial_receiver_32_w" {  } { { "fpga_serial/serial_receiver_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/data_mux_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/data_mux_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux_32_w " "Found entity 1: data_mux_32_w" {  } { { "fpga_serial/data_mux_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/data_mux_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/data_demux_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/data_demux_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_demux_32_w " "Found entity 1: data_demux_32_w" {  } { { "fpga_serial/data_demux_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/data_demux_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/crc_16_rtu_tx_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/crc_16_rtu_tx_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16_rtu_tx_32_w " "Found entity 1: crc_16_rtu_tx_32_w" {  } { { "fpga_serial/crc_16_rtu_tx_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/crc_16_rtu_tx_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_serial/crc_16_rtu_rx_32_w.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_serial/crc_16_rtu_rx_32_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16_rtu_rx_32_w " "Found entity 1: crc_16_rtu_rx_32_w" {  } { { "fpga_serial/crc_16_rtu_rx_32_w.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/crc_16_rtu_rx_32_w.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/uart_tx_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/uart_tx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_state_machine " "Found entity 1: uart_tx_state_machine" {  } { { "ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/uart_rx_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/uart_rx_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_state_machine " "Found entity 1: uart_rx_state_machine" {  } { { "ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/slave_select.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/slave_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_select " "Found entity 1: slave_select" {  } { { "ModbusRTUMaster_SingleSlave/slave_select.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/slave_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/modbus_rtu_tx_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/modbus_rtu_tx_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_rtu_tx_control " "Found entity 1: modbus_rtu_tx_control" {  } { { "ModbusRTUMaster_SingleSlave/modbus_rtu_tx_control.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/modbus_rtu_tx_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/modbus_rtu_rx_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/modbus_rtu_rx_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_rtu_rx_control " "Found entity 1: modbus_rtu_rx_control" {  } { { "ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/modbus_rtu_master_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/modbus_rtu_master_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Modbus_RTU_Master_v1 " "Found entity 1: Modbus_RTU_Master_v1" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/digital_fltr.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/digital_fltr.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_fltr " "Found entity 1: digital_fltr" {  } { { "ModbusRTUMaster_SingleSlave/digital_fltr.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/digital_fltr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/data_mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/data_mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux_1 " "Found entity 1: data_mux_1" {  } { { "ModbusRTUMaster_SingleSlave/data_mux_1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/data_mux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/data_demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/data_demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_demux_1 " "Found entity 1: data_demux_1" {  } { { "ModbusRTUMaster_SingleSlave/data_demux_1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/data_demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modbusrtumaster_singleslave/crc_16_rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file modbusrtumaster_singleslave/crc_16_rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_16_rtu " "Found entity 1: crc_16_rtu" {  } { { "ModbusRTUMaster_SingleSlave/crc_16_rtu.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/crc_16_rtu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971674 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_master_v2.v(19) " "Verilog HDL information at spi_master_v2.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/spi_master_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/spi_master_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_v2 " "Found entity 1: spi_master_v2" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-ethernet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/sb-ethernet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-ethernet " "Found entity 1: SB-ethernet" {  } { { "ethrnet_can/SB-ethernet.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-ethernet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-all-ethernetspi_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/sb-all-ethernetspi_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-All-EthernetSPI_v1 " "Found entity 1: SB-All-EthernetSPI_v1" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/sb-all-ethernetspi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/sb-all-ethernetspi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SB-All-EthernetSPI " "Found entity 1: SB-All-EthernetSPI" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/multichannel.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/multichannel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multichannel " "Found entity 1: Multichannel" {  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/ethstart.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/ethstart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethStart " "Found entity 1: ethStart" {  } { { "ethrnet_can/ethStart.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/ethStart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_cmd_v4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_cmd_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CMD_V4 " "Found entity 1: detect_CMD_V4" {  } { { "ethrnet_can/detect_CMD_V4.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971690 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "detect_CAN_v1.v(96) " "Verilog HDL syntax warning at detect_CAN_v1.v(96): extra block comment delimiter characters /* within block comment" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 96 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1566905971693 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detect_CAN_v1.v(16) " "Verilog HDL information at detect_CAN_v1.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_can_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_can_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CAN_v1 " "Found entity 1: detect_CAN_v1" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971693 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detect_CAN.v(16) " "Verilog HDL information at detect_CAN.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/detect_can.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/detect_can.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_CAN " "Found entity 1: detect_CAN" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethrnet_can/choosecmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ethrnet_can/choosecmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseCMD " "Found entity 1: chooseCMD" {  } { { "ethrnet_can/chooseCMD.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/chooseCMD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_ADC.v(14) " "Verilog HDL information at SPI_ADC.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_ADC.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SPI_ADC.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ADC " "Found entity 1: SPI_ADC" {  } { { "SPI_ADC.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SPI_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error.v 1 1 " "Found 1 design units, including 1 entities, in source file error.v" { { "Info" "ISGN_ENTITY_NAME" "1 error " "Found entity 1: error" {  } { { "error.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/data_processor_v5.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/data_processor_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_processor_v5 " "Found entity 1: data_processor_v5" {  } { { "sp270crc4020/data_processor_v5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/data_processor_v5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/forming_data_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/forming_data_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 forming_data_v3 " "Found entity 1: forming_data_v3" {  } { { "sp270crc4020/forming_data_v3.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/forming_data_v3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/forming_data_v4.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/forming_data_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 forming_data_v4 " "Found entity 1: forming_data_v4" {  } { { "sp270crc4020/forming_data_v4.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/forming_data_v4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/manual_control_rele.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/manual_control_rele.v" { { "Info" "ISGN_ENTITY_NAME" "1 manual_control_rele " "Found entity 1: manual_control_rele" {  } { { "sp270crc4020/manual_control_rele.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/manual_control_rele.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v4.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v4 " "Found entity 1: modbus_Rx_v4" {  } { { "sp270crc4020/modbus_Rx_v4.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v5.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v5.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v5 " "Found entity 1: modbus_Rx_v5" {  } { { "sp270crc4020/modbus_Rx_v5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v6.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v6.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v6 " "Found entity 1: modbus_Rx_v6" {  } { { "sp270crc4020/modbus_Rx_v6.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v6.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_rx_v7.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_rx_v7.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Rx_v7 " "Found entity 1: modbus_Rx_v7" {  } { { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Rx_v7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/modbus_tx_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/modbus_tx_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 modbus_Tx_v3 " "Found entity 1: modbus_Tx_v3" {  } { { "sp270crc4020/modbus_Tx_v3.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/modbus_Tx_v3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/sp270modbusmasterrtu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/sp270modbusmasterrtu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP270ModbusMasterRTU " "Found entity 1: SP270ModbusMasterRTU" {  } { { "sp270crc4020/SP270ModbusMasterRTU.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/SP270ModbusMasterRTU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(20) " "Verilog HDL information at uart_rx.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_rx.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "sp270crc4020/uart_rx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971732 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(21) " "Verilog HDL information at uart_tx.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_tx.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp270crc4020/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sp270crc4020/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "sp270crc4020/uart_tx.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/sp270crc4020/uart_tx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/encoder_1_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/encoder_1_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_1_0 " "Found entity 1: encoder_1_0" {  } { { "encoder_1_0/encoder_1_0.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/encoder_1_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calculate_speed.v(51) " "Verilog HDL information at calculate_speed.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "encoder_1_0/calculate_speed.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/calculate_speed.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/calculate_speed.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/calculate_speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculate_speed " "Found entity 1: calculate_speed" {  } { { "encoder_1_0/calculate_speed.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/calculate_speed.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/chn_filtr.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/chn_filtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chn_filtr " "Found entity 1: Chn_filtr" {  } { { "encoder_1_0/Chn_filtr.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/Chn_filtr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_1_0/div.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_1_0/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "encoder_1_0/div.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/encoder_1_0/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_triangle " "Found entity 1: pwm_triangle" {  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file svm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 svm " "Found entity 1: svm" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 define_vectors_time.v(15) " "Verilog HDL Declaration information at define_vectors_time.v(15): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905971750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 define_vectors_time.v(16) " "Verilog HDL Declaration information at define_vectors_time.v(16): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905971750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 define_vectors_time.v(17) " "Verilog HDL Declaration information at define_vectors_time.v(17): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905971750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_vectors_time.v 1 1 " "Found 1 design units, including 1 entities, in source file define_vectors_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_vectors_time " "Found entity 1: define_vectors_time" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T1 t1 define_vector.v(4) " "Verilog HDL Declaration information at define_vector.v(4): object \"T1\" differs only in case from object \"t1\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905971753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2 t2 define_vector.v(5) " "Verilog HDL Declaration information at define_vector.v(5): object \"T2\" differs only in case from object \"t2\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905971753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T0 t0 define_vector.v(6) " "Verilog HDL Declaration information at define_vector.v(6): object \"T0\" differs only in case from object \"t0\" in the same scope" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905971753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_vector.v 1 1 " "Found 1 design units, including 1 entities, in source file define_vector.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_vector " "Found entity 1: define_vector" {  } { { "define_vector.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "delay_clk_posedge.v(28) " "Verilog HDL information at delay_clk_posedge.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "delay_clk_posedge.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/delay_clk_posedge.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_clk_posedge.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_clk_posedge.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_clk_posedge " "Found entity 1: delay_clk_posedge" {  } { { "delay_clk_posedge.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/delay_clk_posedge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dead_time.v(14) " "Verilog HDL information at dead_time.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "dead_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/dead_time.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dead_time.v 1 1 " "Found 1 design units, including 1 entities, in source file dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "dead_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/dead_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_generator " "Found entity 1: freq_generator" {  } { { "freq_generator.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/freq_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svm_2_level/svm_2_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file svm_2_level/svm_2_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SVM_2_level " "Found entity 1: SVM_2_level" {  } { { "SVM_2_level/SVM_2_level.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc.v(43) " "Verilog HDL information at adc.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "adc.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/adc.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905971765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/adc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Found entity 1: ADC_in" {  } { { "ADC_in.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ADC_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATAIN datain Slave_spi_v1.v(10) " "Verilog HDL Declaration information at Slave_spi_v1.v(10): object \"DATAIN\" differs only in case from object \"datain\" in the same scope" {  } { { "Slave_spi_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Slave_spi_v1.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905971770 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Slave_spi_v1 Slave_spi_v1.v(4) " "Verilog Module Declaration warning at Slave_spi_v1.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Slave_spi_v1\"" {  } { { "Slave_spi_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Slave_spi_v1.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905971770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_spi_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_spi_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slave_spi_v1 " "Found entity 1: Slave_spi_v1" {  } { { "Slave_spi_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Slave_spi_v1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905971770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905971770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll0-SYN " "Found design unit 1: pll0-SYN" {  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972123 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Master_spi_v7_10ch.v(71) " "Verilog HDL information at Master_spi_v7_10ch.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Master_spi_v7_10ch.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905972126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "digitallFq digitallfq Master_spi_v7_10ch.v(31) " "Verilog HDL Declaration information at Master_spi_v7_10ch.v(31): object \"digitallFq\" differs only in case from object \"digitallfq\" in the same scope" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Master_spi_v7_10ch.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1566905972126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi_v7_10ch.v 1 1 " "Found 1 design units, including 1 entities, in source file master_spi_v7_10ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Master_spi_v7_10ch " "Found entity 1: Master_spi_v7_10ch" {  } { { "Master_spi_v7_10ch.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Master_spi_v7_10ch.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_16_to_1 " "Found entity 1: conv_16_to_1" {  } { { "conv_16_to_1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/conv_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Chn_filtr1.v(12) " "Verilog HDL information at Chn_filtr1.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Chn_filtr1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Chn_filtr1.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1566905972131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chn_filtr1.v 1 1 " "Found 1 design units, including 1 entities, in source file chn_filtr1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chn_filtr1 " "Found entity 1: Chn_filtr1" {  } { { "Chn_filtr1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/Chn_filtr1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_dev_f.v 1 1 " "Found 1 design units, including 1 entities, in source file u_dev_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_dev_f " "Found entity 1: u_dev_f" {  } { { "u_dev_f.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/u_dev_f.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frev_div.v 1 1 " "Found 1 design units, including 1 entities, in source file frev_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 frev_div " "Found entity 1: frev_div" {  } { { "frev_div.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/frev_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/muxx.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972139 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/muxx.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_encoder " "Found entity 1: convert_encoder" {  } { { "convert_encoder.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/convert_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txcyclectrl.v 1 1 " "Found 1 design units, including 1 entities, in source file txcyclectrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxCycleCtrl " "Found entity 1: TxCycleCtrl" {  } { { "TxCycleCtrl.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/TxCycleCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordseparate.v 1 1 " "Found 1 design units, including 1 entities, in source file wordseparate.v" { { "Info" "ISGN_ENTITY_NAME" "1 WordSeparate " "Found entity 1: WordSeparate" {  } { { "WordSeparate.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/WordSeparate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalchangetimeout.v 1 1 " "Found 1 design units, including 1 entities, in source file signalchangetimeout.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalChangeTimeOut " "Found entity 1: SignalChangeTimeOut" {  } { { "SignalChangeTimeOut.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SignalChangeTimeOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemctrlmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file systemctrlmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 SystemCtrlModule " "Found entity 1: SystemCtrlModule" {  } { { "SystemCtrlModule.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/SystemCtrlModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "svm " "Elaborating entity \"svm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566905972238 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "U1 " "Pin \"U1\" is missing source" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1768 1848 2024 1784 "U1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1566905972269 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "U2 " "Pin \"U2\" is missing source" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1800 1848 2024 1816 "U2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1566905972269 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "eth_enable_2 " "Pin \"eth_enable_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2192 2712 2880 2208 "eth_enable_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905972270 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "U_F_2 " "Pin \"U_F_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1544 1520 1688 1560 "U_F_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905972270 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "V_F_2 " "Pin \"V_F_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1592 1520 1688 1608 "V_F_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905972270 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "W_F_2 " "Pin \"W_F_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1632 1520 1688 1648 "W_F_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905972270 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "F_0_2 " "Pin \"F_0_2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1680 1520 1688 1696 "F_0_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905972270 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EP1 " "Pin \"EP1\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1896 1856 2024 1912 "EP1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905972271 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EP2 " "Pin \"EP2\" not connected" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1912 1856 2024 1928 "EP2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1566905972271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modbus_RTU_Master_v1 Modbus_RTU_Master_v1:inst46 " "Elaborating entity \"Modbus_RTU_Master_v1\" for hierarchy \"Modbus_RTU_Master_v1:inst46\"" {  } { { "svm.bdf" "inst46" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 184 2888 3144 792 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modbus_rtu_rx_control Modbus_RTU_Master_v1:inst46\|modbus_rtu_rx_control:inst8 " "Elaborating entity \"modbus_rtu_rx_control\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|modbus_rtu_rx_control:inst8\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst8" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -536 -320 -96 -328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 modbus_rtu_rx_control.v(24) " "Verilog HDL assignment warning at modbus_rtu_rx_control.v(24): truncated value with size 32 to match size of target (20)" {  } { { "ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/modbus_rtu_rx_control.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972295 "|svm|Modbus_RTU_Master_v1:inst46|modbus_rtu_rx_control:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_state_machine Modbus_RTU_Master_v1:inst46\|uart_rx_state_machine:inst4 " "Elaborating entity \"uart_rx_state_machine\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|uart_rx_state_machine:inst4\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst4" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -352 -736 -568 -240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx_state_machine.v(12) " "Verilog HDL assignment warning at uart_rx_state_machine.v(12): truncated value with size 32 to match size of target (16)" {  } { { "ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972298 "|svm|Modbus_RTU_Master_v1:inst46|uart_rx_state_machine:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 uart_rx_state_machine.v(31) " "Verilog HDL assignment warning at uart_rx_state_machine.v(31): truncated value with size 16 to match size of target (8)" {  } { { "ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_rx_state_machine.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972298 "|svm|Modbus_RTU_Master_v1:inst46|uart_rx_state_machine:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modbus_rtu_tx_control Modbus_RTU_Master_v1:inst46\|modbus_rtu_tx_control:inst " "Elaborating entity \"modbus_rtu_tx_control\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|modbus_rtu_tx_control:inst\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 24 16 264 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_state_machine Modbus_RTU_Master_v1:inst46\|uart_tx_state_machine:inst18 " "Elaborating entity \"uart_tx_state_machine\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|uart_tx_state_machine:inst18\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst18" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 408 88 248 520 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_state_machine.v(13) " "Verilog HDL assignment warning at uart_tx_state_machine.v(13): truncated value with size 32 to match size of target (16)" {  } { { "ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972304 "|svm|Modbus_RTU_Master_v1:inst46|uart_tx_state_machine:inst18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 uart_tx_state_machine.v(31) " "Verilog HDL assignment warning at uart_tx_state_machine.v(31): truncated value with size 16 to match size of target (8)" {  } { { "ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/uart_tx_state_machine.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972304 "|svm|Modbus_RTU_Master_v1:inst46|uart_tx_state_machine:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux_1 Modbus_RTU_Master_v1:inst46\|data_mux_1:inst10 " "Elaborating entity \"data_mux_1\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|data_mux_1:inst10\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst10" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 8 -872 -608 600 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_16_rtu Modbus_RTU_Master_v1:inst46\|crc_16_rtu:inst2 " "Elaborating entity \"crc_16_rtu\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|crc_16_rtu:inst2\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { 448 -360 -160 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_fltr Modbus_RTU_Master_v1:inst46\|digital_fltr:inst3 " "Elaborating entity \"digital_fltr\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|digital_fltr:inst3\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst3" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -320 -1016 -840 -240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_demux_1 Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14 " "Elaborating entity \"data_demux_1\" for hierarchy \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\"" {  } { { "ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" "inst14" { Schematic "E:/WORK/MSL/SVMforVectorControl/ModbusRTUMaster_SingleSlave/Modbus_RTU_Master_v1.bdf" { { -544 536 760 -16 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WordSeparate WordSeparate:inst18 " "Elaborating entity \"WordSeparate\" for hierarchy \"WordSeparate:inst18\"" {  } { { "svm.bdf" "inst18" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1008 520 696 1312 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver_main_32_w serial_receiver_main_32_w:inst2 " "Elaborating entity \"serial_receiver_main_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\"" {  } { { "svm.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 912 3256 3456 1504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_receiver_32_w serial_receiver_main_32_w:inst2\|serial_receiver_32_w:b2v_inst " "Elaborating entity \"serial_receiver_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|serial_receiver_32_w:b2v_inst\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rx_ctrl_32_w serial_receiver_main_32_w:inst2\|serial_rx_ctrl_32_w:b2v_inst7 " "Elaborating entity \"serial_rx_ctrl_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|serial_rx_ctrl_32_w:b2v_inst7\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst7" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_16_rtu_rx_32_w serial_receiver_main_32_w:inst2\|crc_16_rtu_rx_32_w:b2v_inst8 " "Elaborating entity \"crc_16_rtu_rx_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|crc_16_rtu_rx_32_w:b2v_inst8\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst8" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_demux_32_w serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9 " "Elaborating entity \"data_demux_32_w\" for hierarchy \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\"" {  } { { "fpga_serial/serial_receiver_main_32_w.v" "b2v_inst9" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_receiver_main_32_w.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalChangeTimeOut SignalChangeTimeOut:inst15 " "Elaborating entity \"SignalChangeTimeOut\" for hierarchy \"SignalChangeTimeOut:inst15\"" {  } { { "svm.bdf" "inst15" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 672 984 1152 752 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemCtrlModule SystemCtrlModule:inst23 " "Elaborating entity \"SystemCtrlModule\" for hierarchy \"SystemCtrlModule:inst23\"" {  } { { "svm.bdf" "inst23" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1168 1000 1224 1408 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalChangeTimeOut SignalChangeTimeOut:inst21 " "Elaborating entity \"SignalChangeTimeOut\" for hierarchy \"SignalChangeTimeOut:inst21\"" {  } { { "svm.bdf" "inst21" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 816 984 1152 896 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst37 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst37\"" {  } { { "svm.bdf" "inst37" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1384 704 816 1432 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst37 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst37\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1384 704 816 1432 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905972363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst37 " "Instantiated megafunction \"LPM_CONSTANT:inst37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2048 " "Parameter \"LPM_CVALUE\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972363 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1384 704 816 1432 "inst37" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905972363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_fltr digital_fltr:inst24 " "Elaborating entity \"digital_fltr\" for hierarchy \"digital_fltr:inst24\"" {  } { { "svm.bdf" "inst24" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1528 984 1160 1608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst38 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst38\"" {  } { { "svm.bdf" "inst38" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1360 544 656 1408 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst38 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst38\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1360 544 656 1408 "inst38" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905972373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst38 " "Instantiated megafunction \"LPM_CONSTANT:inst38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972373 ""}  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1360 544 656 1408 "inst38" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905972373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-All-EthernetSPI SB-All-EthernetSPI:inst13 " "Elaborating entity \"SB-All-EthernetSPI\" for hierarchy \"SB-All-EthernetSPI:inst13\"" {  } { { "svm.bdf" "inst13" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1624 3024 3288 2072 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-ethernet SB-All-EthernetSPI:inst13\|SB-ethernet:inst " "Elaborating entity \"SB-ethernet\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 80 40 288 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_v2 SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1 " "Elaborating entity \"spi_master_v2\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|spi_master_v2:inst1\"" {  } { { "ethrnet_can/SB-ethernet.bdf" "inst1" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-ethernet.bdf" { { 168 608 776 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_master_v2.v(87) " "Verilog HDL assignment warning at spi_master_v2.v(87): truncated value with size 32 to match size of target (5)" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972382 "|svm|SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master_v2.v(92) " "Verilog HDL assignment warning at spi_master_v2.v(92): truncated value with size 32 to match size of target (16)" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/spi_master_v2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972382 "|svm|SB-All-EthernetSPI:inst13|SB-ethernet:inst|spi_master_v2:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multichannel SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2 " "Elaborating entity \"Multichannel\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\"" {  } { { "ethrnet_can/SB-ethernet.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-ethernet.bdf" { { 248 344 488 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "ethrnet_can/Multichannel.v" "LPM_MUX_component" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\"" {  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905972405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 20 " "Parameter \"lpm_size\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972405 ""}  } { { "ethrnet_can/Multichannel.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/Multichannel.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905972405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vpc " "Found entity 1: mux_vpc" {  } { { "db/mux_vpc.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/mux_vpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vpc SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\|mux_vpc:auto_generated " "Elaborating entity \"mux_vpc\" for hierarchy \"SB-All-EthernetSPI:inst13\|SB-ethernet:inst\|Multichannel:inst2\|lpm_mux:LPM_MUX_component\|mux_vpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CAN SB-All-EthernetSPI:inst13\|detect_CAN:inst4 " "Elaborating entity \"detect_CAN\" for hierarchy \"SB-All-EthernetSPI:inst13\|detect_CAN:inst4\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst4" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 432 760 984 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972483 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag4 detect_CAN.v(8) " "Verilog HDL or VHDL warning at detect_CAN.v(8): object \"flag4\" assigned a value but never read" {  } { { "ethrnet_can/detect_CAN.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566905972485 "|svm|SB-All-EthernetSPI:inst13|detect_CAN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CMD_V5 SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst6 " "Elaborating entity \"detect_CMD_V5\" for hierarchy \"SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst6\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 520 344 584 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 detect_CMD_V5.v(24) " "Verilog HDL assignment warning at detect_CMD_V5.v(24): truncated value with size 32 to match size of target (8)" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972487 "|svm|SB-All-EthernetSPI:inst13|detect_CMD_V5:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooseCMD SB-All-EthernetSPI:inst13\|chooseCMD:inst2 " "Elaborating entity \"chooseCMD\" for hierarchy \"SB-All-EthernetSPI:inst13\|chooseCMD:inst2\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst2" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 176 568 872 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CMD_V5 SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst5 " "Elaborating entity \"detect_CMD_V5\" for hierarchy \"SB-All-EthernetSPI:inst13\|detect_CMD_V5:inst5\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst5" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 192 312 552 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 detect_CMD_V5.v(24) " "Verilog HDL assignment warning at detect_CMD_V5.v(24): truncated value with size 32 to match size of target (8)" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972493 "|svm|SB-All-EthernetSPI:inst13|detect_CMD_V5:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethStart SB-All-EthernetSPI:inst13\|ethStart:inst3 " "Elaborating entity \"ethStart\" for hierarchy \"SB-All-EthernetSPI:inst13\|ethStart:inst3\"" {  } { { "ethrnet_can/SB-All-EthernetSPI.bdf" "inst3" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI.bdf" { { 56 904 1104 136 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB-All-EthernetSPI_v1 SB-All-EthernetSPI_v1:inst6 " "Elaborating entity \"SB-All-EthernetSPI_v1\" for hierarchy \"SB-All-EthernetSPI_v1:inst6\"" {  } { { "svm.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2120 3024 3288 2568 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CAN_v1 SB-All-EthernetSPI_v1:inst6\|detect_CAN_v1:inst4 " "Elaborating entity \"detect_CAN_v1\" for hierarchy \"SB-All-EthernetSPI_v1:inst6\|detect_CAN_v1:inst4\"" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "inst4" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 432 696 904 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag4 detect_CAN_v1.v(8) " "Verilog HDL or VHDL warning at detect_CAN_v1.v(8): object \"flag4\" assigned a value but never read" {  } { { "ethrnet_can/detect_CAN_v1.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CAN_v1.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566905972515 "|svm|SB-All-EthernetSPI_v1:inst6|detect_CAN_v1:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_CMD_V5 SB-All-EthernetSPI_v1:inst6\|detect_CMD_V5:inst6 " "Elaborating entity \"detect_CMD_V5\" for hierarchy \"SB-All-EthernetSPI_v1:inst6\|detect_CMD_V5:inst6\"" {  } { { "ethrnet_can/SB-All-EthernetSPI_v1.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/SB-All-EthernetSPI_v1.bdf" { { 560 336 576 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 detect_CMD_V5.v(24) " "Verilog HDL assignment warning at detect_CMD_V5.v(24): truncated value with size 32 to match size of target (8)" {  } { { "ethrnet_can/detect_CMD_V5.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/ethrnet_can/detect_CMD_V5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972518 "|svm|SB-All-EthernetSPI_v1:inst6|detect_CMD_V5:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVM_2_level SVM_2_level:inst1 " "Elaborating entity \"SVM_2_level\" for hierarchy \"SVM_2_level:inst1\"" {  } { { "svm.bdf" "inst1" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1016 1632 1840 1176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972523 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sind_60_shift_left_15 inst7 " "Block or symbol \"sind_60_shift_left_15\" of instance \"inst7\" overlaps another block or symbol" {  } { { "SVM_2_level/SVM_2_level.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 704 872 1088 840 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1566905972524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time SVM_2_level:inst1\|dead_time:inst21 " "Elaborating entity \"dead_time\" for hierarchy \"SVM_2_level:inst1\|dead_time:inst21\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst21" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 208 1320 1416 304 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dead_time.v(22) " "Verilog HDL assignment warning at dead_time.v(22): truncated value with size 32 to match size of target (11)" {  } { { "dead_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/dead_time.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972526 "|svm|SVM_2_level:inst1|dead_time:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_vector SVM_2_level:inst1\|define_vector:inst11 " "Elaborating entity \"define_vector\" for hierarchy \"SVM_2_level:inst1\|define_vector:inst11\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst11" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 496 864 1072 720 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_triangle SVM_2_level:inst1\|pwm_triangle:inst " "Elaborating entity \"pwm_triangle\" for hierarchy \"SVM_2_level:inst1\|pwm_triangle:inst\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 192 880 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_triangle.v(36) " "Verilog HDL assignment warning at pwm_triangle.v(36): truncated value with size 32 to match size of target (16)" {  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972531 "|svm|SVM_2_level:inst1|pwm_triangle:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_triangle.v(38) " "Verilog HDL assignment warning at pwm_triangle.v(38): truncated value with size 32 to match size of target (16)" {  } { { "pwm_triangle.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/pwm_triangle.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972531 "|svm|SVM_2_level:inst1|pwm_triangle:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_vectors_time SVM_2_level:inst1\|define_vectors_time:inst6 " "Elaborating entity \"define_vectors_time\" for hierarchy \"SVM_2_level:inst1\|define_vectors_time:inst6\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst6" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 304 848 1080 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 define_vectors_time.v(61) " "Verilog HDL assignment warning at define_vectors_time.v(61): truncated value with size 32 to match size of target (3)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972535 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 define_vectors_time.v(72) " "Verilog HDL assignment warning at define_vectors_time.v(72): truncated value with size 16 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972535 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(76) " "Verilog HDL assignment warning at define_vectors_time.v(76): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972535 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(80) " "Verilog HDL assignment warning at define_vectors_time.v(80): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972535 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(84) " "Verilog HDL assignment warning at define_vectors_time.v(84): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(88) " "Verilog HDL assignment warning at define_vectors_time.v(88): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(92) " "Verilog HDL assignment warning at define_vectors_time.v(92): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 define_vectors_time.v(95) " "Verilog HDL assignment warning at define_vectors_time.v(95): truncated value with size 32 to match size of target (10)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(97) " "Verilog HDL assignment warning at define_vectors_time.v(97): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(98) " "Verilog HDL assignment warning at define_vectors_time.v(98): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 define_vectors_time.v(99) " "Verilog HDL assignment warning at define_vectors_time.v(99): truncated value with size 32 to match size of target (16)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(127) " "Verilog HDL assignment warning at define_vectors_time.v(127): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(128) " "Verilog HDL assignment warning at define_vectors_time.v(128): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 define_vectors_time.v(129) " "Verilog HDL assignment warning at define_vectors_time.v(129): truncated value with size 16 to match size of target (14)" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972536 "|svm|SVM_2_level:inst1|define_vectors_time:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "sind_60_shift_left_15.tdf 1 1 " "Using design file sind_60_shift_left_15.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sind_60_shift_left_15 " "Found entity 1: sind_60_shift_left_15" {  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1566905972546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sind_60_shift_left_15 SVM_2_level:inst1\|sind_60_shift_left_15:inst7 " "Elaborating entity \"sind_60_shift_left_15\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\"" {  } { { "SVM_2_level/SVM_2_level.bdf" "inst7" { Schematic "E:/WORK/MSL/SVMforVectorControl/SVM_2_level/SVM_2_level.bdf" { { 704 872 1088 840 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\"" {  } { { "sind_60_shift_left_15.tdf" "altsyncram_component" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\"" {  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 961 " "Parameter \"NUMWORDS_A\" = \"961\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sind_60_shift_left_15.mif " "Parameter \"INIT_FILE\" = \"sind_60_shift_left_15.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972578 ""}  } { { "sind_60_shift_left_15.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/sind_60_shift_left_15.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905972578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg81 " "Found entity 1: altsyncram_gg81" {  } { { "db/altsyncram_gg81.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/altsyncram_gg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905972634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905972634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg81 SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\|altsyncram_gg81:auto_generated " "Elaborating entity \"altsyncram_gg81\" for hierarchy \"SVM_2_level:inst1\|sind_60_shift_left_15:inst7\|altsyncram:altsyncram_component\|altsyncram_gg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_transmitter_main_32_w serial_transmitter_main_32_w:inst3 " "Elaborating entity \"serial_transmitter_main_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\"" {  } { { "svm.bdf" "inst3" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 904 2616 2800 1528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_transmitter_32_w serial_transmitter_main_32_w:inst3\|serial_transmitter_32_w:b2v_inst " "Elaborating entity \"serial_transmitter_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|serial_transmitter_32_w:b2v_inst\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx_ctrl_32_w serial_transmitter_main_32_w:inst3\|serial_tx_ctrl_32_w:b2v_inst5 " "Elaborating entity \"serial_tx_ctrl_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|serial_tx_ctrl_32_w:b2v_inst5\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst5" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_16_rtu_tx_32_w serial_transmitter_main_32_w:inst3\|crc_16_rtu_tx_32_w:b2v_inst6 " "Elaborating entity \"crc_16_rtu_tx_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|crc_16_rtu_tx_32_w:b2v_inst6\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst6" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux_32_w serial_transmitter_main_32_w:inst3\|data_mux_32_w:b2v_inst7 " "Elaborating entity \"data_mux_32_w\" for hierarchy \"serial_transmitter_main_32_w:inst3\|data_mux_32_w:b2v_inst7\"" {  } { { "fpga_serial/serial_transmitter_main_32_w.v" "b2v_inst7" { Text "E:/WORK/MSL/SVMforVectorControl/fpga_serial/serial_transmitter_main_32_w.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxCycleCtrl TxCycleCtrl:inst14 " "Elaborating entity \"TxCycleCtrl\" for hierarchy \"TxCycleCtrl:inst14\"" {  } { { "svm.bdf" "inst14" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1168 3000 3168 1280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TxCycleCtrl.v(10) " "Verilog HDL assignment warning at TxCycleCtrl.v(10): truncated value with size 32 to match size of target (16)" {  } { { "TxCycleCtrl.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/TxCycleCtrl.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1566905972674 "|svm|TxCycleCtrl:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:inst " "Elaborating entity \"pll0\" for hierarchy \"pll0:inst\"" {  } { { "svm.bdf" "inst" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 144 752 1008 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:inst\|altpll:altpll_component\"" {  } { { "pll0.vhd" "altpll_component" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:inst\|altpll:altpll_component\"" {  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:inst\|altpll:altpll_component " "Instantiated megafunction \"pll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 12500 " "Parameter \"inclk0_input_frequency\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905972714 ""}  } { { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905972714 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll0:inst\|altpll:altpll_component\|_clk0 " "Synthesized away node \"pll0:inst\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "pll0.vhd" "" { Text "E:/WORK/MSL/SVMforVectorControl/pll0.vhd" 146 0 0 } } { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 144 752 1008 328 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905973274 "|svm|pll0:inst|altpll:altpll_component|pll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1566905973274 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1566905973274 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566905977403 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566905977403 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566905977403 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst1\|define_vectors_time:inst6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst1\|define_vectors_time:inst6\|Mult1\"" {  } { { "define_vectors_time.v" "Mult1" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905977405 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SVM_2_level:inst1\|define_vectors_time:inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SVM_2_level:inst1\|define_vectors_time:inst6\|Mult0\"" {  } { { "define_vectors_time.v" "Mult0" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905977405 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566905977405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"serial_receiver_main_32_w:inst2\|data_demux_32_w:b2v_inst9\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977434 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905977434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkd1 " "Found entity 1: altsyncram_mkd1" {  } { { "db/altsyncram_mkd1.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/altsyncram_mkd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905977502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905977502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905977513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Modbus_RTU_Master_v1:inst46\|data_demux_1:inst14\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977514 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905977514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kkd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kkd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kkd1 " "Found entity 1: altsyncram_kkd1" {  } { { "db/altsyncram_kkd1.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/altsyncram_kkd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905977581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905977581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1\"" {  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1 " "Instantiated megafunction \"SVM_2_level:inst1\|define_vectors_time:inst6\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566905977607 ""}  } { { "define_vectors_time.v" "" { Text "E:/WORK/MSL/SVMforVectorControl/define_vectors_time.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566905977607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o8t " "Found entity 1: mult_o8t" {  } { { "db/mult_o8t.tdf" "" { Text "E:/WORK/MSL/SVMforVectorControl/db/mult_o8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566905977661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566905977661 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566905978057 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "U_P_2 VCC " "Pin \"U_P_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1536 1848 2024 1552 "U_P_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|U_P_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_N_2 VCC " "Pin \"U_N_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1552 1848 2024 1568 "U_N_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|U_N_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_P_2 VCC " "Pin \"V_P_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1568 1848 2024 1584 "V_P_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|V_P_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_N_2 VCC " "Pin \"V_N_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1584 1848 2024 1600 "V_N_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|V_N_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "W_P_2 VCC " "Pin \"W_P_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1600 1848 2024 1616 "W_P_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|W_P_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "W_N_2 VCC " "Pin \"W_N_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1616 1848 2024 1632 "W_N_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|W_N_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRAKE_1 VCC " "Pin \"BRAKE_1\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1216 1888 2064 1232 "BRAKE_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|BRAKE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "BRAKE_2 VCC " "Pin \"BRAKE_2\" is stuck at VCC" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1696 1848 2024 1712 "BRAKE_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|BRAKE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "U1 GND " "Pin \"U1\" is stuck at GND" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1768 1848 2024 1784 "U1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|U1"} { "Warning" "WMLS_MLS_STUCK_PIN" "U2 GND " "Pin \"U2\" is stuck at GND" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1800 1848 2024 1816 "U2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566905979851 "|svm|U2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566905979851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1566905981827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORK/MSL/SVMforVectorControl/svm.map.smsg " "Generated suppressed messages file E:/WORK/MSL/SVMforVectorControl/svm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1566905982084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566905982460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_enable_2 " "No output dependent on input pin \"eth_enable_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 2192 2712 2880 2208 "eth_enable_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982822 "|svm|eth_enable_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U_F_2 " "No output dependent on input pin \"U_F_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1544 1520 1688 1560 "U_F_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982822 "|svm|U_F_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_F_2 " "No output dependent on input pin \"V_F_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1592 1520 1688 1608 "V_F_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982822 "|svm|V_F_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W_F_2 " "No output dependent on input pin \"W_F_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1632 1520 1688 1648 "W_F_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982822 "|svm|W_F_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_0_2 " "No output dependent on input pin \"F_0_2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1680 1520 1688 1696 "F_0_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982822 "|svm|F_0_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EP1 " "No output dependent on input pin \"EP1\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1896 1856 2024 1912 "EP1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982822 "|svm|EP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EP2 " "No output dependent on input pin \"EP2\"" {  } { { "svm.bdf" "" { Schematic "E:/WORK/MSL/SVMforVectorControl/svm.bdf" { { 1912 1856 2024 1928 "EP2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566905982822 "|svm|EP2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566905982822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4071 " "Implemented 4071 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566905982823 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566905982823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3960 " "Implemented 3960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566905982823 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566905982823 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1566905982823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566905982823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566905982895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 14:39:42 2019 " "Processing ended: Tue Aug 27 14:39:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566905982895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566905982895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566905982895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566905982895 ""}
