// Seed: 3136753216
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge 1) 1 - id_2)
  else $display(id_3, id_1, id_2);
  assign id_3 = 1'b0;
  id_4(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(1), .id_4(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output logic id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    output wor id_7,
    input wor id_8,
    output uwire id_9
);
  uwire id_11;
  module_0(
      id_11, id_11
  );
  assign id_7 = id_11 ? 1'b0 : id_3 ? id_0 : 1;
  always @(posedge 1 or negedge 1'b0 == id_1) begin
    id_2 <= 1 < 1;
  end
endmodule
