INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/BooleanBoard/BooleanBoard.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/BooleanBoard/BooleanBoard.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
