{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 19:42:20 2019 " "Info: Processing started: Fri Nov 01 19:42:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab05.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Info: Found entity 1: lab05" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1KHz " "Info: Found entity 1: freq_div_1KHz" {  } { { "Verilog1.v" "" { Text "C:/altera/10.0/lab05/Verilog1.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CLK_IN_FREQ Verilog1.v 20 Verilog2.v(20) " "Warning (10274): Verilog HDL macro warning at Verilog2.v(20): overriding existing definition for macro \"CLK_IN_FREQ\", which was defined in \"Verilog1.v\", line 20" {  } { { "Verilog2.v" "" { Text "C:/altera/10.0/lab05/Verilog2.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "HALF_FREQ Verilog1.v 21 Verilog2.v(21) " "Warning (10274): Verilog HDL macro warning at Verilog2.v(21): overriding existing definition for macro \"HALF_FREQ\", which was defined in \"Verilog1.v\", line 21" {  } { { "Verilog2.v" "" { Text "C:/altera/10.0/lab05/Verilog2.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1Hz " "Info: Found entity 1: freq_div_1Hz" {  } { { "Verilog2.v" "" { Text "C:/altera/10.0/lab05/Verilog2.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/altera/10.0/lab05/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "7447 7447.v " "Warning: Entity \"7447\" obtained from \"7447.v\" instead of from Quartus II megafunction library" {  } { { "7447.v" "" { Text "C:/altera/10.0/lab05/7447.v" 19 -1 0 } }  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7447.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file 7447.v" { { "Info" "ISGN_ENTITY_NAME" "1 7447 " "Info: Found entity 1: 7447" {  } { { "7447.v" "" { Text "C:/altera/10.0/lab05/7447.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05 " "Info: Elaborating entity \"lab05\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst112 " "Info: Elaborating entity \"7447\" for hierarchy \"7447:inst112\"" {  } { { "lab05.bdf" "inst112" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1344 2648 2768 1504 "inst112" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Q0A VCC " "Warning (13410): Pin \"Q0A\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1360 2768 2944 1376 "Q0A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q0B VCC " "Warning (13410): Pin \"Q0B\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1376 2768 2944 1392 "Q0B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q0C VCC " "Warning (13410): Pin \"Q0C\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1392 2768 2944 1408 "Q0C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q0D VCC " "Warning (13410): Pin \"Q0D\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1408 2768 2944 1424 "Q0D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q0E VCC " "Warning (13410): Pin \"Q0E\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1424 2768 2944 1440 "Q0E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q0F VCC " "Warning (13410): Pin \"Q0F\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1440 2768 2944 1456 "Q0F" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q0G VCC " "Warning (13410): Pin \"Q0G\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1456 2768 2944 1472 "Q0G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1A VCC " "Warning (13410): Pin \"Q1A\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2000 2776 2952 2016 "Q1A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1B VCC " "Warning (13410): Pin \"Q1B\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2016 2776 2952 2032 "Q1B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1C VCC " "Warning (13410): Pin \"Q1C\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2032 2776 2952 2048 "Q1C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1D VCC " "Warning (13410): Pin \"Q1D\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2048 2776 2952 2064 "Q1D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1E VCC " "Warning (13410): Pin \"Q1E\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2064 2776 2952 2080 "Q1E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1F VCC " "Warning (13410): Pin \"Q1F\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2080 2776 2952 2096 "Q1F" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q1G VCC " "Warning (13410): Pin \"Q1G\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2096 2776 2952 2112 "Q1G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2A VCC " "Warning (13410): Pin \"Q2A\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2672 2776 2952 2688 "Q2A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2B VCC " "Warning (13410): Pin \"Q2B\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2688 2776 2952 2704 "Q2B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2C VCC " "Warning (13410): Pin \"Q2C\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2704 2776 2952 2720 "Q2C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2D VCC " "Warning (13410): Pin \"Q2D\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2720 2776 2952 2736 "Q2D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2E VCC " "Warning (13410): Pin \"Q2E\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2736 2776 2952 2752 "Q2E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2F VCC " "Warning (13410): Pin \"Q2F\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2752 2776 2952 2768 "Q2F" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q2G VCC " "Warning (13410): Pin \"Q2G\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 2768 2776 2952 2784 "Q2G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3A VCC " "Warning (13410): Pin \"Q3A\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3192 2776 2952 3208 "Q3A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3B VCC " "Warning (13410): Pin \"Q3B\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3208 2776 2952 3224 "Q3B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3C VCC " "Warning (13410): Pin \"Q3C\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3224 2776 2952 3240 "Q3C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3D VCC " "Warning (13410): Pin \"Q3D\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3240 2776 2952 3256 "Q3D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3E VCC " "Warning (13410): Pin \"Q3E\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3256 2776 2952 3272 "Q3E" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3F VCC " "Warning (13410): Pin \"Q3F\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3272 2776 2952 3288 "Q3F" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3G VCC " "Warning (13410): Pin \"Q3G\" is stuck at VCC" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 3288 2776 2952 3304 "Q3G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 14 " "Info: 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst53 " "Info: Register \"inst53\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst55 " "Info: Register \"inst55\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst52 " "Info: Register \"inst52\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst54 " "Info: Register \"inst54\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst69 " "Info: Register \"inst69\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst70 " "Info: Register \"inst70\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst68 " "Info: Register \"inst68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst84 " "Info: Register \"inst84\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst86 " "Info: Register \"inst86\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst85 " "Info: Register \"inst85\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst83 " "Info: Register \"inst83\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst101 " "Info: Register \"inst101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst100 " "Info: Register \"inst100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst102 " "Info: Register \"inst102\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1120 1264 1432 1136 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Count " "Warning (15610): No output dependent on input pin \"Count\"" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 1040 1248 1416 1056 "Count" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clean " "Warning (15610): No output dependent on input pin \"clean\"" {  } { { "lab05.bdf" "" { Schematic "C:/altera/10.0/lab05/lab05.bdf" { { 960 1256 1424 976 "clean" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Info: Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 19:42:20 2019 " "Info: Processing ended: Fri Nov 01 19:42:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
