-- ACTIVE-CAD-2-VHDL, 2.5.5.51, Mon Oct 18 23:51:44 1999

library IEEE;
use IEEE.std_logic_1164.all;
-- Simulation netlist only
-- synopsys translate_off
library UNISIM;
use UNISIM.vcomponents.all;
-- synopsys translate_on

entity F0016 is port (
	PINS_PHYSICAL_ADDRESS_BUS : out STD_LOGIC_VECTOR (15 downto 0);
	IO : inout STD_LOGIC_VECTOR (15 downto 0);
	RESET_PIN : in STD_LOGIC;
	CLOCK_PIN : in STD_LOGIC;
	X36_NET00012_X95 : out STD_LOGIC;
	X36_NET00023_X95 : out STD_LOGIC
); end F0016;

architecture SCHEMATIC of F0016 is

--COMPONENTS

component D3_8E port (
	A0 : in STD_LOGIC;
	A1 : in STD_LOGIC;
	A2 : in STD_LOGIC;
	D0 : out STD_LOGIC;
	D1 : out STD_LOGIC;
	D2 : out STD_LOGIC;
	D3 : out STD_LOGIC;
	D4 : out STD_LOGIC;
	D5 : out STD_LOGIC;
	D6 : out STD_LOGIC;
	D7 : out STD_LOGIC;
	E : in STD_LOGIC
); end component;

component BUFE8 port (
	I : in STD_LOGIC_VECTOR (7 downto 0);
	O : out STD_LOGIC_VECTOR (7 downto 0);
	E : in STD_LOGIC
); end component;

component RAM32X8S port (
	D : in STD_LOGIC_VECTOR (7 downto 0);
	O : out STD_LOGIC_VECTOR (7 downto 0);
	A0 : in STD_LOGIC;
	A1 : in STD_LOGIC;
	A2 : in STD_LOGIC;
	A3 : in STD_LOGIC;
	A4 : in STD_LOGIC;
	WCLK : in STD_LOGIC;
	WE : in STD_LOGIC
); end component;

component F00162_8BIT_2CHANMUX port (
	A : in STD_LOGIC_VECTOR (7 downto 0);
	B : in STD_LOGIC_VECTOR (7 downto 0);
	O : out STD_LOGIC_VECTOR (7 downto 0);
	A_NOT_B : in STD_LOGIC
); end component;

component FD port (
	C : in STD_LOGIC;
	D : in STD_LOGIC;
	Q : out STD_LOGIC
); end component;

component OR2 port (
	I0 : in STD_LOGIC;
	I1 : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component BUFT8 port (
	I : in STD_LOGIC_VECTOR (7 downto 0);
	O : out STD_LOGIC_VECTOR (7 downto 0);
	T : in STD_LOGIC
); end component;

component ADSU16 port (
	A : in STD_LOGIC_VECTOR (15 downto 0);
	B : in STD_LOGIC_VECTOR (15 downto 0);
	S : out STD_LOGIC_VECTOR (15 downto 0);
	ADD : in STD_LOGIC;
	CI : in STD_LOGIC;
	CO : out STD_LOGIC;
	OFL : out STD_LOGIC
); end component;

component AND2 port (
	I0 : in STD_LOGIC;
	I1 : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component INV16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0)
); end component;

component FD16CE port (
	D : in STD_LOGIC_VECTOR (15 downto 0);
	Q : out STD_LOGIC_VECTOR (15 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CLR : in STD_LOGIC
); end component;

component BUFT16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0);
	T : in STD_LOGIC
); end component;

component PULLUP port (
	O : out STD_LOGIC
); end component;

component F00165_5WAY16BITMUX port (
	A : in STD_LOGIC_VECTOR (15 downto 0);
	B : in STD_LOGIC_VECTOR (15 downto 0);
	C : in STD_LOGIC_VECTOR (15 downto 0);
	D : in STD_LOGIC_VECTOR (15 downto 0);
	E : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0);
	AENABLE_A : in STD_LOGIC;
	AENABLE_B : in STD_LOGIC;
	AENABLE_C : in STD_LOGIC;
	AENABLE_D : in STD_LOGIC;
	AENABLE_E : in STD_LOGIC
); end component;

component SR16CLED port (
	D : in STD_LOGIC_VECTOR (15 downto 0);
	Q : out STD_LOGIC_VECTOR (15 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CLR : in STD_LOGIC;
	L : in STD_LOGIC;
	LEFT : in STD_LOGIC;
	SLI : in STD_LOGIC;
	SRI : in STD_LOGIC
); end component;

component BUF port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component IBUF port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component BUFG port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component OBUF port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component OBUF16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0)
); end component;

component OBUFE16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0);
	E : in STD_LOGIC
); end component;

component IBUF16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0)
); end component;

component BUFE16 port (
	I : in STD_LOGIC_VECTOR (15 downto 0);
	O : out STD_LOGIC_VECTOR (15 downto 0);
	E : in STD_LOGIC
); end component;

component INV port (
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component FD8CE port (
	D : in STD_LOGIC_VECTOR (7 downto 0);
	Q : out STD_LOGIC_VECTOR (7 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CLR : in STD_LOGIC
); end component;

component PULLDOWN port (
	O : out STD_LOGIC
); end component;

component OR8 port (
	I0 : in STD_LOGIC;
	I1 : in STD_LOGIC;
	I2 : in STD_LOGIC;
	I3 : in STD_LOGIC;
	I4 : in STD_LOGIC;
	I5 : in STD_LOGIC;
	I6 : in STD_LOGIC;
	I7 : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component OR3 port (
	I0 : in STD_LOGIC;
	I1 : in STD_LOGIC;
	I2 : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component BUFE port (
	E : in STD_LOGIC;
	I : in STD_LOGIC;
	O : out STD_LOGIC
); end component;

component CB16CLE port (
	D : in STD_LOGIC_VECTOR (15 downto 0);
	Q : out STD_LOGIC_VECTOR (15 downto 0);
	C : in STD_LOGIC;
	CE : in STD_LOGIC;
	CEO : out STD_LOGIC;
	CLR : in STD_LOGIC;
	L : in STD_LOGIC;
	TC : out STD_LOGIC
); end component;

component ISM port (
	ALU_ADD : in STD_LOGIC;
	ALU_CARRY_IN : in STD_LOGIC;
	BUS_NOT_SIGNEXTEND_TO_TEMP : in STD_LOGIC;
	CLOCK : in STD_LOGIC;
	CLOCK_INSTRUCTION_LATCH : out STD_LOGIC;
	CLOCK_PC : out STD_LOGIC;
	EN_DATAADDR_TO_INTERNALBUS : out STD_LOGIC;
	ENABLE_ADDER_TO_RESULT : in STD_LOGIC;
	ENABLE_AND_TO_RESULT : in STD_LOGIC;
	ENABLE_BUS_TO_ALU : in STD_LOGIC;
	ENABLE_CARRY_FROM_ALU : in STD_LOGIC;
	ENABLE_CARRY_OUT_TO_SHIFT_IN : in STD_LOGIC;
	ENABLE_CODEBUS_TO_LOGICAL : out STD_LOGIC;
	ENABLE_DATABUS_TO_LOGICAL : in STD_LOGIC;
	ENABLE_DOWN_REGADDR_TO_REG : out STD_LOGIC;
	ENABLE_EXTERNAL_TO_INTERNAL : out STD_LOGIC;
	ENABLE_GROUND_TO_BUS : in STD_LOGIC;
	ENABLE_INSTRUCTION_STATE : in STD_LOGIC;
	ENABLE_INTERNAL_TO_EXTERNAL : in STD_LOGIC;
	ENABLE_INVERT_TO_RESULT : in STD_LOGIC;
	ENABLE_LOAD_SHIFT : in STD_LOGIC;
	ENABLE_MMU_PHYS_TO_BUS : in STD_LOGIC;
	ENABLE_OR_TO_RESULT : in STD_LOGIC;
	ENABLE_OVERFLOW_FROM_ALU : in STD_LOGIC;
	ENABLE_PC_TO_BUS : in STD_LOGIC;
	ENABLE_REGISTERS_TO_BUS : out STD_LOGIC;
	ENABLE_RESULT_TO_BUS : in STD_LOGIC;
	ENABLE_SHIFT_OUT_TO_CARRY_IN : in STD_LOGIC;
	ENABLE_SHIFT_OUT_TO_SHIFT_IN : in STD_LOGIC;
	ENABLE_SHIFTER_TO_RESULT : in STD_LOGIC;
	ENABLE_SUPERREG_READ : in STD_LOGIC;
	ENABLE_SUPERREG_WRITE : in STD_LOGIC;
	ENABLE_USR_FROM_BUS : in STD_LOGIC;
	ENABLE_USR_TO_BUS : in STD_LOGIC;
	ENABLE_ZERO_TO_USR : in STD_LOGIC;
	IBUS10 : in STD_LOGIC;
	IBUS11 : in STD_LOGIC;
	IBUS12 : in STD_LOGIC;
	IBUS13 : in STD_LOGIC;
	IBUS14 : in STD_LOGIC;
	IBUS15 : in STD_LOGIC;
	INTERRUPT : in STD_LOGIC;
	LOAD_CARRY_BIT : in STD_LOGIC;
	LOAD_DATA_ADDRESS_LATCH : out STD_LOGIC;
	LOAD_OPERAND : in STD_LOGIC;
	LOAD_OVERFLOW_BIT : in STD_LOGIC;
	LOAD_PC : in STD_LOGIC;
	LOAD_RESULT_LATCH : in STD_LOGIC;
	LOAD_SHIFT : in STD_LOGIC;
	LOAD_ZERO_BIT : in STD_LOGIC;
	MEM_READ_NOT_WRITE : out STD_LOGIC;
	MEMREQ : out STD_LOGIC;
	READ_MMU : in STD_LOGIC;
	SHIFT_LEFT_NOT_RIGHT : in STD_LOGIC;
	SHIFT_OUT_BIT : in STD_LOGIC;
	SREGADDR_FROM_IWORD_NOT_UCODE : in STD_LOGIC;
	SUPERREG_ADDR_FROM_UCODE0 : in STD_LOGIC;
	SUPERREG_ADDR_FROM_UCODE1 : in STD_LOGIC;
	SUPERREG_ADDR_FROM_UCODE2 : in STD_LOGIC;
	SUPERSET_NOT_BUS : out STD_LOGIC;
	UC_LOAD_FREEZE : in STD_LOGIC;
	UC_LOAD_ILLEGAL : in STD_LOGIC;
	UC_LOAD_INTENABLE : in STD_LOGIC;
	UC_LOAD_SOFTINT : in STD_LOGIC;
	UC_LOAD_SUPERBIT : out STD_LOGIC;
	WRITE_ENABLE_REGISTERS : out STD_LOGIC;
	WRITE_MMU : in STD_LOGIC;
	WRITE_TO_REGISTERS : out STD_LOGIC;
	SUPERSET0 : out STD_LOGIC;
	SUPERSET1 : out STD_LOGIC;
	SUPERSET2 : out STD_LOGIC;
	SUPERSET3 : out STD_LOGIC;
	SUPERSET4 : out STD_LOGIC;
	RESET : in STD_LOGIC
); end component;

--SIGNALS

signal WRITE_ENABLE_MMU : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS9 : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS8 : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS13 : STD_LOGIC;
signal X36_NET00008_X95 : STD_LOGIC;
signal X36_NET00004_X95 : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS11 : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS15 : STD_LOGIC;
signal X36_NET00030_X95 : STD_LOGIC;
signal X36_NET00027_X95 : STD_LOGIC;
signal WRITE_MMU : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS12 : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS10 : STD_LOGIC;
signal X36_NET00026_X95 : STD_LOGIC;
signal X36_NET00029_X95 : STD_LOGIC;
signal X36_NET00006_X95 : STD_LOGIC;
signal X36_NET00010_X95 : STD_LOGIC;
signal X36_NET00005_X95 : STD_LOGIC;
signal X36_NET00007_X95 : STD_LOGIC;
signal X36_NET00009_X95 : STD_LOGIC;
signal X36_NET00011_X95 : STD_LOGIC;
signal LOGICAL_ADDRESS_BUS14 : STD_LOGIC;
signal X36_NET00025_X95 : STD_LOGIC;
signal X36_NET00034_X95 : STD_LOGIC;
signal X36_NET00028_X95 : STD_LOGIC;
signal READ_MMU : STD_LOGIC;
signal X36_NET00022_X95 : STD_LOGIC;
signal LOAD_SUPERBIT : STD_LOGIC;
signal LOAD_SOFT_INT_BIT : STD_LOGIC;
signal LOAD_INT_ENABLE_BIT : STD_LOGIC;
signal LOAD_FREEZE_BIT : STD_LOGIC;
signal SUPERSET_NOT_BUS : STD_LOGIC;
signal LOAD_ILLEGAL_BIT : STD_LOGIC;
signal ENABLE_SUPEROUT : STD_LOGIC;
signal UC_LOAD_ILLEGAL : STD_LOGIC;
signal UC_LOAD_FREEZE : STD_LOGIC;
signal UC_LOAD_INTENABLE : STD_LOGIC;
signal UC_LOAD_SOFTINT : STD_LOGIC;
signal UC_LOAD_SUPERBIT : STD_LOGIC;
signal LOAD_SSR : STD_LOGIC;
signal ALU_ADD : STD_LOGIC;
signal ENABLE_OPERAND_LOAD : STD_LOGIC;
signal RESET : STD_LOGIC;
signal LOAD_SHIFT : STD_LOGIC;
signal ENABLE_AND_TO_RESULT : STD_LOGIC;
signal ENABLE_INVERT_TO_RESULT : STD_LOGIC;
signal SHIFT_CARRY_IN : STD_LOGIC;
signal CARRY_OUT : STD_LOGIC;
signal SHIFT_LEFT_NOT_RIGHT : STD_LOGIC;
signal ENABLE_CARRY_OUT_TO_SHIFT_IN : STD_LOGIC;
signal ENABLE_RESULT_TO_BUS : STD_LOGIC;
signal ENABLE_ADDER_TO_RESULT : STD_LOGIC;
signal ENABLE_LOAD_SHIFT : STD_LOGIC;
signal ALU_CARRYOUT : STD_LOGIC;
signal ALU_OVERFLOWOUT : STD_LOGIC;
signal LOAD_OPERAND : STD_LOGIC;
signal ENABLE_BUS_TO_ALU : STD_LOGIC;
signal ALU_CARRY_IN : STD_LOGIC;
signal LOAD_RESULT_LATCH : STD_LOGIC;
signal ENABLE_SHIFTER_TO_RESULT : STD_LOGIC;
signal X36_NET00059_X95 : STD_LOGIC;
signal X36_NET00060_X95 : STD_LOGIC;
signal ENABLE_SHIFT_OUT_TO_CARRY_IN : STD_LOGIC;
signal ENABLE_SHIFT_OUT_TO_SHIFT_IN : STD_LOGIC;
signal ENABLE_OR_TO_RESULT : STD_LOGIC;
signal ENABLE_LOAD_RESULT : STD_LOGIC;
signal SHIFT_OUT_BIT : STD_LOGIC;
signal SHIFT_IN_BIT : STD_LOGIC;
signal BUS_NOT_SIGNEXTEND_TO_TEMP : STD_LOGIC;
signal TEMPBUS7 : STD_LOGIC;
signal TEMPBUS6 : STD_LOGIC;
signal TEMPBUS5 : STD_LOGIC;
signal TEMPBUS4 : STD_LOGIC;
signal TEMPBUS3 : STD_LOGIC;
signal TEMPBUS2 : STD_LOGIC;
signal TEMPBUS1 : STD_LOGIC;
signal TEMPBUS0 : STD_LOGIC;
signal CLOCK : STD_LOGIC;
signal MEMREQ : STD_LOGIC;
signal MEM_READ_NOT_WRITE : STD_LOGIC;
signal ENABLE_MMU_PHYS_TO_PHYS : STD_LOGIC;
signal ENABLE_INTERNAL_TO_EXTERNAL : STD_LOGIC;
signal ENABLE_EXTERNAL_TO_INTERNAL : STD_LOGIC;
signal SR1_LOAD_ENABLE : STD_LOGIC;
signal SR3_LOAD_ENABLE : STD_LOGIC;
signal SR2_LOAD_ENABLE : STD_LOGIC;
signal SR4_LOAD_ENABLE : STD_LOGIC;
signal ENABLE_GROUND_TO_BUS : STD_LOGIC;
signal ENABLE_SR4_OUTPUT_TO_MMU_WRITE_DATA : STD_LOGIC;
signal ENABLE_COMMON_TO_PHYSICAL_HIGH : STD_LOGIC;
signal ENABLE_SR3_OUTPUT_TO_LOGICAL : STD_LOGIC;
signal ENABLE_COMMON_TO_LOGICAL : STD_LOGIC;
signal ENABLE_COMMON_TO_PHYSICAL_LOW : STD_LOGIC;
signal ENABLE_INSTRUCTION_STATE : STD_LOGIC;
signal X36_NET00033_X95 : STD_LOGIC;
signal ENABLE_SR2_TO_BUS : STD_LOGIC;
signal ENABLE_SR3_TO_BUS : STD_LOGIC;
signal ENABLE_SR4_TO_BUS : STD_LOGIC;
signal ENABLE_SR1_TO_BUS : STD_LOGIC;
signal ENABLE_SUPERREG_READ : STD_LOGIC;
signal LOAD_SR4 : STD_LOGIC;
signal LOAD_SR1 : STD_LOGIC;
signal LOAD_SR3 : STD_LOGIC;
signal LOAD_SR2 : STD_LOGIC;
signal ENABLE_SUPERREG_WRITE : STD_LOGIC;
signal CLOCK_INSTRUCTION_LATCH : STD_LOGIC;
signal ENABLE_INSTRUCTION_LATCH : STD_LOGIC;
signal SUPERREGADDRESS_FROM_IWORD_NOT_UCODE : STD_LOGIC;
signal ENABLE_DOWN_REGADDR_TO_REG : STD_LOGIC;
signal X36_NET00045_X95 : STD_LOGIC;
signal X36_NET00046_X95 : STD_LOGIC;
signal X36_NET00047_X95 : STD_LOGIC;
signal X36_NET00048_X95 : STD_LOGIC;
signal X36_NET00049_X95 : STD_LOGIC;
signal CARRY_IN : STD_LOGIC;
signal X36_NET00050_X95 : STD_LOGIC;
signal X36_NET00051_X95 : STD_LOGIC;
signal X36_NET00052_X95 : STD_LOGIC;
signal X36_NET00053_X95 : STD_LOGIC;
signal X36_NET00054_X95 : STD_LOGIC;
signal X36_NET00055_X95 : STD_LOGIC;
signal X36_NET00056_X95 : STD_LOGIC;
signal X36_NET00057_X95 : STD_LOGIC;
signal LOAD_ZERO_BIT : STD_LOGIC;
signal ENABLE_OVERFLOW_FROM_ALU : STD_LOGIC;
signal ENABLE_ZERO_TO_USR : STD_LOGIC;
signal X36_NET00058_X95 : STD_LOGIC;
signal ENABLE_CARRY_FROM_ALU : STD_LOGIC;
signal LOAD_OVERFLOW_BIT : STD_LOGIC;
signal LOAD_CARRY_BIT : STD_LOGIC;
signal ENABLE_USR_TO_BUS : STD_LOGIC;
signal ENABLE_USR_FROM_BUS : STD_LOGIC;
signal ENABLE_REGISTERS_TO_BUS : STD_LOGIC;
signal WRITE_ENABLE_REGISTERS : STD_LOGIC;
signal WRITE_TO_REGISTERS : STD_LOGIC;
signal ENABLE_MMU_PHYS_TO_BUS : STD_LOGIC;
signal LOAD_DATA_ADDRESS_LATCH : STD_LOGIC;
signal LOAD_ENABLE_DATA_ADDRESS_LATCH : STD_LOGIC;
signal ENABLE_DATABUS_TO_LOGICAL : STD_LOGIC;
signal ENABLE_DATAADDRESS_TO_INTERNALBUS : STD_LOGIC;
signal ENABLE_CODEBUS_TO_LOGICAL : STD_LOGIC;
signal ENABLE_PC : STD_LOGIC;
signal NC_TERMINAL_COUNT : STD_LOGIC;
signal LOAD_PC : STD_LOGIC;
signal CLOCK_PC : STD_LOGIC;
signal ENABLE_PC_TO_BUS : STD_LOGIC;
signal SUPERREG_ADDR_FROM_IWORD_NOT_UCODE : STD_LOGIC;
signal INTERRUPT : STD_LOGIC;
signal ENABLE_DATAADDRESS_TO_INTERNAL : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS15_ASSIGN_O15 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS14_ASSIGN_O14 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS13_ASSIGN_O13 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS12_ASSIGN_O12 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS11_ASSIGN_O11 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS10_ASSIGN_O10 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS9_ASSIGN_O9 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS8_ASSIGN_O8 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS7_ASSIGN_O7 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS6_ASSIGN_O6 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS5_ASSIGN_O5 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS4_ASSIGN_O4 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS3_ASSIGN_O3 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS2_ASSIGN_O2 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS1_ASSIGN_O1 : STD_LOGIC;
signal PINS_PHYSICAL_ADDRESS_BUS0_ASSIGN_O0 : STD_LOGIC;
signal RESET_PIN_ASSIGN_IPAD : STD_LOGIC;
signal CLOCK_PIN_ASSIGN_IPAD : STD_LOGIC;
signal X36_NET00012_ASSIGN_OPAD : STD_LOGIC;
signal X36_NET00023_ASSIGN_OPAD : STD_LOGIC;
signal NET00009 : STD_LOGIC;
signal NET00010 : STD_LOGIC;
signal NET00011 : STD_LOGIC;
signal NET00012 : STD_LOGIC;
signal NET00013 : STD_LOGIC;
signal NET00014 : STD_LOGIC;
signal NET00015 : STD_LOGIC;
signal NET00016 : STD_LOGIC;
signal NET00017 : STD_LOGIC;
signal NET00018 : STD_LOGIC;
signal NET00019 : STD_LOGIC;
signal NET00020 : STD_LOGIC;
signal NET00021 : STD_LOGIC;
signal NET00022 : STD_LOGIC;
signal NET00023 : STD_LOGIC;
signal NET00024 : STD_LOGIC;
signal NET00025 : STD_LOGIC;
signal NET00026 : STD_LOGIC;
signal NET00027 : STD_LOGIC;
signal NET00028 : STD_LOGIC;
signal NET00029 : STD_LOGIC;
signal NET00030 : STD_LOGIC;
signal NET00031 : STD_LOGIC;
signal NET00032 : STD_LOGIC;
signal NET00033 : STD_LOGIC;
signal NET00034 : STD_LOGIC;
signal NET00035 : STD_LOGIC;
signal NET00036 : STD_LOGIC;
signal NET00037 : STD_LOGIC;
signal NET00038 : STD_LOGIC;
signal NET00039 : STD_LOGIC;
signal NET00040 : STD_LOGIC;
signal NET00041 : STD_LOGIC;
signal NET00042 : STD_LOGIC;
signal NET00043 : STD_LOGIC;
signal NET00044 : STD_LOGIC;
signal NET00045 : STD_LOGIC;
signal NET00046 : STD_LOGIC;
signal NET00047 : STD_LOGIC;
signal NET00048 : STD_LOGIC;
signal NET00049 : STD_LOGIC;
signal NET00050 : STD_LOGIC;
signal NET00051 : STD_LOGIC;
signal NET00052 : STD_LOGIC;
signal NET00053 : STD_LOGIC;
signal NET00054 : STD_LOGIC;
signal NET00055 : STD_LOGIC;
signal NET00056 : STD_LOGIC;
signal NET00057 : STD_LOGIC;
signal NET00058 : STD_LOGIC;
signal NET00059 : STD_LOGIC;
signal NET00060 : STD_LOGIC;
signal NET00061 : STD_LOGIC;
signal NET00062 : STD_LOGIC;
signal NET00063 : STD_LOGIC;
signal NET00064 : STD_LOGIC;
signal NET00065 : STD_LOGIC;
signal NET00066 : STD_LOGIC;
signal NET00067 : STD_LOGIC;
signal NET00068 : STD_LOGIC;
signal NET00069 : STD_LOGIC;
signal NET00070 : STD_LOGIC;
signal NET00071 : STD_LOGIC;
signal NET00072 : STD_LOGIC;
signal NET00257 : STD_LOGIC;
signal NET00258 : STD_LOGIC;
signal NET00259 : STD_LOGIC;
signal NET00260 : STD_LOGIC;
signal NET00261 : STD_LOGIC;
signal NET00262 : STD_LOGIC;
signal NET00263 : STD_LOGIC;
signal NET00264 : STD_LOGIC;
signal NET00265 : STD_LOGIC;
signal NET00266 : STD_LOGIC;
signal NET00267 : STD_LOGIC;
signal NET00268 : STD_LOGIC;
signal NET00269 : STD_LOGIC;
signal NET00270 : STD_LOGIC;
signal NET00271 : STD_LOGIC;
signal NET00272 : STD_LOGIC;
signal NET00273 : STD_LOGIC;
signal NET00274 : STD_LOGIC;
signal NET00275 : STD_LOGIC;
signal NET00276 : STD_LOGIC;
signal NET00277 : STD_LOGIC;
signal NET00278 : STD_LOGIC;
signal NET00279 : STD_LOGIC;
signal NET00280 : STD_LOGIC;
signal NET00281 : STD_LOGIC;
signal NET00282 : STD_LOGIC;
signal NET00283 : STD_LOGIC;
signal NET00284 : STD_LOGIC;
signal NET00285 : STD_LOGIC;
signal NET00286 : STD_LOGIC;
signal NET00287 : STD_LOGIC;
signal NET00288 : STD_LOGIC;
signal NET00289 : STD_LOGIC;
signal NET00290 : STD_LOGIC;
signal NET00291 : STD_LOGIC;
signal NET00292 : STD_LOGIC;
signal NET00293 : STD_LOGIC;
signal NET00294 : STD_LOGIC;
signal NET00295 : STD_LOGIC;
signal NET00296 : STD_LOGIC;
signal NET00297 : STD_LOGIC;
signal NET00298 : STD_LOGIC;
signal NET00299 : STD_LOGIC;
signal NET00300 : STD_LOGIC;
signal NET00301 : STD_LOGIC;
signal NET00302 : STD_LOGIC;
signal NET00303 : STD_LOGIC;
signal NET00304 : STD_LOGIC;
signal NET00579 : STD_LOGIC;
signal NET00580 : STD_LOGIC;
signal NET00581 : STD_LOGIC;
signal NET00582 : STD_LOGIC;
signal NET00583 : STD_LOGIC;
signal NET00584 : STD_LOGIC;
signal NET00585 : STD_LOGIC;
signal NET00586 : STD_LOGIC;
signal NET00587 : STD_LOGIC;
signal NET00588 : STD_LOGIC;
signal NET00589 : STD_LOGIC;
signal NET00590 : STD_LOGIC;
signal NET00591 : STD_LOGIC;
signal NET00592 : STD_LOGIC;
signal NET00593 : STD_LOGIC;
signal NET00594 : STD_LOGIC;
signal NET00595 : STD_LOGIC;
signal NET00596 : STD_LOGIC;
signal NET00597 : STD_LOGIC;
signal NET00598 : STD_LOGIC;
signal NET00599 : STD_LOGIC;
signal NET00600 : STD_LOGIC;
signal NET00601 : STD_LOGIC;
signal NET00602 : STD_LOGIC;
signal NET00603 : STD_LOGIC;
signal NET00604 : STD_LOGIC;
signal NET00605 : STD_LOGIC;
signal NET00606 : STD_LOGIC;
signal NET00607 : STD_LOGIC;
signal NET00608 : STD_LOGIC;
signal NET00609 : STD_LOGIC;
signal NET00610 : STD_LOGIC;
signal U14_O2_OUT : STD_LOGIC;
signal U14_O1_OUT : STD_LOGIC;
signal U14_O0_OUT : STD_LOGIC;
signal U15_O2_OUT : STD_LOGIC;
signal U15_O1_OUT : STD_LOGIC;
signal U15_O0_OUT : STD_LOGIC;

signal MMU_PHYSICAL_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 8);
signal MMU_WRITE_DATA : STD_LOGIC_VECTOR (7 downto 0);
signal SUPEROUT : STD_LOGIC_VECTOR (7 downto 0);
signal INTERNAL_DATABUS : STD_LOGIC_VECTOR (15 downto 0);
signal SUPERBUS : STD_LOGIC_VECTOR (7 downto 0);
signal SUPERSET : STD_LOGIC_VECTOR (7 downto 0);
signal RESULT_AND : STD_LOGIC_VECTOR (15 downto 0);
signal RESULT_OR : STD_LOGIC_VECTOR (15 downto 0);
signal OPERAND_TWO : STD_LOGIC_VECTOR (15 downto 0);
signal OPERAND_ONE : STD_LOGIC_VECTOR (15 downto 0);
signal RESULT_NOT : STD_LOGIC_VECTOR (15 downto 0);
signal RESULT_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal TEMPBUS : STD_LOGIC_VECTOR (15 downto 8);
signal TEMPB : STD_LOGIC_VECTOR (15 downto 8);
signal PHYSICAL_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal I : STD_LOGIC_VECTOR (15 downto 0);
signal INSTRUCTION_STATE : STD_LOGIC_VECTOR (7 downto 0);
signal STATE_ADDRESS_BUS : STD_LOGIC_VECTOR (7 downto 0);
signal STATE_FEEDBACK : STD_LOGIC_VECTOR (7 downto 0);
signal STATE_ADDRESS : STD_LOGIC_VECTOR (7 downto 0);
signal INSTRUCTION_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal REGADDR : STD_LOGIC_VECTOR (4 downto 0);
signal SUPERREGADDR : STD_LOGIC_VECTOR (4 downto 0);
signal SUPERREG_ADDR_FROM_UCODE : STD_LOGIC_VECTOR (4 downto 0);
signal OUTPUT : STD_LOGIC_VECTOR (15 downto 0);
signal SR4_OUTPUT : STD_LOGIC_VECTOR (15 downto 0);
signal SR3_OUTPUT : STD_LOGIC_VECTOR (15 downto 0);
signal COMMON_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal DATA_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);
signal CODE_ADDRESS_BUS : STD_LOGIC_VECTOR (15 downto 0);


begin

--SIGNAL ASSIGNMENTS

PINS_PHYSICAL_ADDRESS_BUS(15) <= PINS_PHYSICAL_ADDRESS_BUS15_ASSIGN_O15;
PINS_PHYSICAL_ADDRESS_BUS(14) <= PINS_PHYSICAL_ADDRESS_BUS14_ASSIGN_O14;
PINS_PHYSICAL_ADDRESS_BUS(13) <= PINS_PHYSICAL_ADDRESS_BUS13_ASSIGN_O13;
PINS_PHYSICAL_ADDRESS_BUS(12) <= PINS_PHYSICAL_ADDRESS_BUS12_ASSIGN_O12;
PINS_PHYSICAL_ADDRESS_BUS(11) <= PINS_PHYSICAL_ADDRESS_BUS11_ASSIGN_O11;
PINS_PHYSICAL_ADDRESS_BUS(10) <= PINS_PHYSICAL_ADDRESS_BUS10_ASSIGN_O10;
PINS_PHYSICAL_ADDRESS_BUS(9) <= PINS_PHYSICAL_ADDRESS_BUS9_ASSIGN_O9;
PINS_PHYSICAL_ADDRESS_BUS(8) <= PINS_PHYSICAL_ADDRESS_BUS8_ASSIGN_O8;
PINS_PHYSICAL_ADDRESS_BUS(7) <= PINS_PHYSICAL_ADDRESS_BUS7_ASSIGN_O7;
PINS_PHYSICAL_ADDRESS_BUS(6) <= PINS_PHYSICAL_ADDRESS_BUS6_ASSIGN_O6;
PINS_PHYSICAL_ADDRESS_BUS(5) <= PINS_PHYSICAL_ADDRESS_BUS5_ASSIGN_O5;
PINS_PHYSICAL_ADDRESS_BUS(4) <= PINS_PHYSICAL_ADDRESS_BUS4_ASSIGN_O4;
PINS_PHYSICAL_ADDRESS_BUS(3) <= PINS_PHYSICAL_ADDRESS_BUS3_ASSIGN_O3;
PINS_PHYSICAL_ADDRESS_BUS(2) <= PINS_PHYSICAL_ADDRESS_BUS2_ASSIGN_O2;
PINS_PHYSICAL_ADDRESS_BUS(1) <= PINS_PHYSICAL_ADDRESS_BUS1_ASSIGN_O1;
PINS_PHYSICAL_ADDRESS_BUS(0) <= PINS_PHYSICAL_ADDRESS_BUS0_ASSIGN_O0;
RESET_PIN_ASSIGN_IPAD <= RESET_PIN;
CLOCK_PIN_ASSIGN_IPAD <= CLOCK_PIN;
X36_NET00012_X95 <= X36_NET00012_ASSIGN_OPAD;
X36_NET00023_X95 <= X36_NET00023_ASSIGN_OPAD;
GROUND(15) <= '0';
GROUND(14) <= '0';
GROUND(13) <= '0';
GROUND(12) <= '0';
GROUND(11) <= '0';
GROUND(10) <= '0';
GROUND(9) <= '0';
GROUND(8) <= '0';
GROUND(7) <= '0';
GROUND(6) <= '0';
GROUND(5) <= '0';
GROUND(4) <= '0';
GROUND(3) <= '0';
GROUND(2) <= '0';
GROUND(1) <= '0';
GROUND(0) <= '0';

--COMPONENT INSTANCES

X36_I137 : D3_8E port map(
	A0 => LOGICAL_ADDRESS_BUS13,
	A1 => LOGICAL_ADDRESS_BUS14,
	A2 => LOGICAL_ADDRESS_BUS15,
	D0 => X36_NET00022_X95,
	D1 => X36_NET00025_X95,
	D2 => X36_NET00026_X95,
	D3 => X36_NET00027_X95,
	D4 => X36_NET00028_X95,
	D5 => X36_NET00029_X95,
	D6 => X36_NET00030_X95,
	D7 => X36_NET00034_X95,
	E => WRITE_ENABLE_MMU
);
X36_I134 : BUFE8 port map(
	I(7) => NET00017,
	I(6) => NET00018,
	I(5) => NET00019,
	I(4) => NET00020,
	I(3) => NET00021,
	I(2) => NET00022,
	I(1) => NET00023,
	I(0) => NET00024,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00010_X95
);
X36_I133 : BUFE8 port map(
	I(7) => NET00025,
	I(6) => NET00026,
	I(5) => NET00027,
	I(4) => NET00028,
	I(3) => NET00029,
	I(2) => NET00030,
	I(1) => NET00031,
	I(0) => NET00032,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00009_X95
);
X36_I130 : BUFE8 port map(
	I(7) => NET00049,
	I(6) => NET00050,
	I(5) => NET00051,
	I(4) => NET00052,
	I(3) => NET00053,
	I(2) => NET00054,
	I(1) => NET00055,
	I(0) => NET00056,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00006_X95
);
X36_I128 : BUFE8 port map(
	I(7) => NET00065,
	I(6) => NET00066,
	I(5) => NET00067,
	I(4) => NET00068,
	I(3) => NET00069,
	I(2) => NET00070,
	I(1) => NET00071,
	I(0) => NET00072,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00004_X95
);
X36_I116 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00057,
	O(6) => NET00058,
	O(5) => NET00059,
	O(4) => NET00060,
	O(3) => NET00061,
	O(2) => NET00062,
	O(1) => NET00063,
	O(0) => NET00064,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00025_X95
);
X36_I122 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00009,
	O(6) => NET00010,
	O(5) => NET00011,
	O(4) => NET00012,
	O(3) => NET00013,
	O(2) => NET00014,
	O(1) => NET00015,
	O(0) => NET00016,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00034_X95
);
X36_I121 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00017,
	O(6) => NET00018,
	O(5) => NET00019,
	O(4) => NET00020,
	O(3) => NET00021,
	O(2) => NET00022,
	O(1) => NET00023,
	O(0) => NET00024,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00030_X95
);
X36_I120 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00025,
	O(6) => NET00026,
	O(5) => NET00027,
	O(4) => NET00028,
	O(3) => NET00029,
	O(2) => NET00030,
	O(1) => NET00031,
	O(0) => NET00032,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00029_X95
);
X36_I119 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00033,
	O(6) => NET00034,
	O(5) => NET00035,
	O(4) => NET00036,
	O(3) => NET00037,
	O(2) => NET00038,
	O(1) => NET00039,
	O(0) => NET00040,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00028_X95
);
X36_I118 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00041,
	O(6) => NET00042,
	O(5) => NET00043,
	O(4) => NET00044,
	O(3) => NET00045,
	O(2) => NET00046,
	O(1) => NET00047,
	O(0) => NET00048,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00027_X95
);
X36_I117 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00049,
	O(6) => NET00050,
	O(5) => NET00051,
	O(4) => NET00052,
	O(3) => NET00053,
	O(2) => NET00054,
	O(1) => NET00055,
	O(0) => NET00056,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00026_X95
);
X36_I132 : BUFE8 port map(
	I(7) => NET00033,
	I(6) => NET00034,
	I(5) => NET00035,
	I(4) => NET00036,
	I(3) => NET00037,
	I(2) => NET00038,
	I(1) => NET00039,
	I(0) => NET00040,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00008_X95
);
X36_I131 : BUFE8 port map(
	I(7) => NET00041,
	I(6) => NET00042,
	I(5) => NET00043,
	I(4) => NET00044,
	I(3) => NET00045,
	I(2) => NET00046,
	I(1) => NET00047,
	I(0) => NET00048,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00007_X95
);
X36_I135 : BUFE8 port map(
	I(7) => NET00009,
	I(6) => NET00010,
	I(5) => NET00011,
	I(4) => NET00012,
	I(3) => NET00013,
	I(2) => NET00014,
	I(1) => NET00015,
	I(0) => NET00016,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00011_X95
);
X36_I129 : BUFE8 port map(
	I(7) => NET00057,
	I(6) => NET00058,
	I(5) => NET00059,
	I(4) => NET00060,
	I(3) => NET00061,
	I(2) => NET00062,
	I(1) => NET00063,
	I(0) => NET00064,
	O(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	O(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	O(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	O(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	O(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	O(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	O(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	O(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	E => X36_NET00005_X95
);
X36_I115 : RAM32X8S port map(
	D(7) => MMU_WRITE_DATA(7),
	D(6) => MMU_WRITE_DATA(6),
	D(5) => MMU_WRITE_DATA(5),
	D(4) => MMU_WRITE_DATA(4),
	D(3) => MMU_WRITE_DATA(3),
	D(2) => MMU_WRITE_DATA(2),
	D(1) => MMU_WRITE_DATA(1),
	D(0) => MMU_WRITE_DATA(0),
	O(7) => NET00065,
	O(6) => NET00066,
	O(5) => NET00067,
	O(4) => NET00068,
	O(3) => NET00069,
	O(2) => NET00070,
	O(1) => NET00071,
	O(0) => NET00072,
	A0 => LOGICAL_ADDRESS_BUS8,
	A1 => LOGICAL_ADDRESS_BUS9,
	A2 => LOGICAL_ADDRESS_BUS10,
	A3 => LOGICAL_ADDRESS_BUS11,
	A4 => LOGICAL_ADDRESS_BUS12,
	WCLK => WRITE_MMU,
	WE => X36_NET00022_X95
);
X36_I136 : D3_8E port map(
	A0 => LOGICAL_ADDRESS_BUS13,
	A1 => LOGICAL_ADDRESS_BUS14,
	A2 => LOGICAL_ADDRESS_BUS15,
	D0 => X36_NET00004_X95,
	D1 => X36_NET00005_X95,
	D2 => X36_NET00006_X95,
	D3 => X36_NET00007_X95,
	D4 => X36_NET00008_X95,
	D5 => X36_NET00009_X95,
	D6 => X36_NET00010_X95,
	D7 => X36_NET00011_X95,
	E => READ_MMU
);
U9 : F00162_8BIT_2CHANMUX port map(
	A(7) => SUPERSET(7),
	A(6) => SUPERSET(6),
	A(5) => SUPERSET(5),
	A(4) => SUPERSET(4),
	A(3) => SUPERSET(3),
	A(2) => SUPERSET(2),
	A(1) => SUPERSET(1),
	A(0) => SUPERSET(0),
	B(7) => INTERNAL_DATABUS(7),
	B(6) => INTERNAL_DATABUS(6),
	B(5) => INTERNAL_DATABUS(5),
	B(4) => INTERNAL_DATABUS(4),
	B(3) => INTERNAL_DATABUS(3),
	B(2) => INTERNAL_DATABUS(2),
	B(1) => INTERNAL_DATABUS(1),
	B(0) => INTERNAL_DATABUS(0),
	O(7) => SUPERBUS(7),
	O(6) => SUPERBUS(6),
	O(5) => SUPERBUS(5),
	O(4) => SUPERBUS(4),
	O(3) => SUPERBUS(3),
	O(2) => SUPERBUS(2),
	O(1) => SUPERBUS(1),
	O(0) => SUPERBUS(0),
	A_NOT_B => SUPERSET_NOT_BUS
);
X36_I232 : FD port map(
	C => LOAD_SUPERBIT,
	D => SUPERBUS(0),
	Q => SUPEROUT(0)
);
X36_I233 : FD port map(
	C => LOAD_SOFT_INT_BIT,
	D => SUPERBUS(1),
	Q => SUPEROUT(1)
);
X36_I234 : FD port map(
	C => LOAD_INT_ENABLE_BIT,
	D => SUPERBUS(2),
	Q => SUPEROUT(2)
);
X36_I235 : FD port map(
	C => LOAD_FREEZE_BIT,
	D => SUPERBUS(3),
	Q => SUPEROUT(3)
);
X36_I236 : FD port map(
	C => LOAD_ILLEGAL_BIT,
	D => SUPERBUS(4),
	Q => SUPEROUT(4)
);
X36_I237 : OR2 port map(
	I0 => LOAD_SSR,
	I1 => UC_LOAD_SUPERBIT,
	O => LOAD_SUPERBIT
);
X36_I238 : OR2 port map(
	I0 => LOAD_SSR,
	I1 => UC_LOAD_SOFTINT,
	O => LOAD_SOFT_INT_BIT
);
X36_I239 : OR2 port map(
	I0 => LOAD_SSR,
	I1 => UC_LOAD_INTENABLE,
	O => LOAD_INT_ENABLE_BIT
);
X36_I240 : OR2 port map(
	I0 => LOAD_SSR,
	I1 => UC_LOAD_FREEZE,
	O => LOAD_FREEZE_BIT
);
X36_I241 : BUFT8 port map(
	I(7) => SUPEROUT(7),
	I(6) => SUPEROUT(6),
	I(5) => SUPEROUT(5),
	I(4) => SUPEROUT(4),
	I(3) => SUPEROUT(3),
	I(2) => SUPEROUT(2),
	I(1) => SUPEROUT(1),
	I(0) => SUPEROUT(0),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SUPEROUT
);
X36_I242 : OR2 port map(
	I0 => LOAD_SSR,
	I1 => UC_LOAD_ILLEGAL,
	O => LOAD_ILLEGAL_BIT
);
X36_I311 : ADSU16 port map(
	A(15) => OPERAND_ONE(15),
	A(14) => OPERAND_ONE(14),
	A(13) => OPERAND_ONE(13),
	A(12) => OPERAND_ONE(12),
	A(11) => OPERAND_ONE(11),
	A(10) => OPERAND_ONE(10),
	A(9) => OPERAND_ONE(9),
	A(8) => OPERAND_ONE(8),
	A(7) => OPERAND_ONE(7),
	A(6) => OPERAND_ONE(6),
	A(5) => OPERAND_ONE(5),
	A(4) => OPERAND_ONE(4),
	A(3) => OPERAND_ONE(3),
	A(2) => OPERAND_ONE(2),
	A(1) => OPERAND_ONE(1),
	A(0) => OPERAND_ONE(0),
	B(15) => OPERAND_TWO(15),
	B(14) => OPERAND_TWO(14),
	B(13) => OPERAND_TWO(13),
	B(12) => OPERAND_TWO(12),
	B(11) => OPERAND_TWO(11),
	B(10) => OPERAND_TWO(10),
	B(9) => OPERAND_TWO(9),
	B(8) => OPERAND_TWO(8),
	B(7) => OPERAND_TWO(7),
	B(6) => OPERAND_TWO(6),
	B(5) => OPERAND_TWO(5),
	B(4) => OPERAND_TWO(4),
	B(3) => OPERAND_TWO(3),
	B(2) => OPERAND_TWO(2),
	B(1) => OPERAND_TWO(1),
	B(0) => OPERAND_TWO(0),
	S(15) => NET00273,
	S(14) => NET00274,
	S(13) => NET00275,
	S(12) => NET00276,
	S(11) => NET00277,
	S(10) => NET00278,
	S(9) => NET00279,
	S(8) => NET00280,
	S(7) => NET00281,
	S(6) => NET00282,
	S(5) => NET00283,
	S(4) => NET00284,
	S(3) => NET00285,
	S(2) => NET00286,
	S(1) => NET00287,
	S(0) => NET00288,
	ADD => ALU_ADD,
	CI => ALU_CARRY_IN,
	CO => ALU_CARRYOUT,
	OFL => ALU_OVERFLOWOUT
);
X36_I312 : AND2 port map(
	I0 => OPERAND_ONE(15),
	I1 => OPERAND_TWO(15),
	O => RESULT_AND(15)
);
X36_I313 : AND2 port map(
	I0 => OPERAND_ONE(14),
	I1 => OPERAND_TWO(14),
	O => RESULT_AND(14)
);
X36_I314 : AND2 port map(
	I0 => OPERAND_ONE(13),
	I1 => OPERAND_TWO(13),
	O => RESULT_AND(13)
);
X36_I315 : AND2 port map(
	I0 => OPERAND_ONE(12),
	I1 => OPERAND_TWO(12),
	O => RESULT_AND(12)
);
X36_I316 : AND2 port map(
	I0 => OPERAND_ONE(11),
	I1 => OPERAND_TWO(11),
	O => RESULT_AND(11)
);
X36_I317 : AND2 port map(
	I0 => OPERAND_ONE(10),
	I1 => OPERAND_TWO(10),
	O => RESULT_AND(10)
);
X36_I318 : AND2 port map(
	I0 => OPERAND_ONE(9),
	I1 => OPERAND_TWO(9),
	O => RESULT_AND(9)
);
X36_I319 : AND2 port map(
	I0 => OPERAND_ONE(8),
	I1 => OPERAND_TWO(8),
	O => RESULT_AND(8)
);
X36_I320 : AND2 port map(
	I0 => OPERAND_ONE(7),
	I1 => OPERAND_TWO(7),
	O => RESULT_AND(7)
);
X36_I321 : AND2 port map(
	I0 => OPERAND_ONE(6),
	I1 => OPERAND_TWO(6),
	O => RESULT_AND(6)
);
X36_I322 : AND2 port map(
	I0 => OPERAND_ONE(5),
	I1 => OPERAND_TWO(5),
	O => RESULT_AND(5)
);
X36_I323 : AND2 port map(
	I0 => OPERAND_ONE(4),
	I1 => OPERAND_TWO(4),
	O => RESULT_AND(4)
);
X36_I324 : AND2 port map(
	I0 => OPERAND_ONE(3),
	I1 => OPERAND_TWO(3),
	O => RESULT_AND(3)
);
X36_I325 : AND2 port map(
	I0 => OPERAND_ONE(2),
	I1 => OPERAND_TWO(2),
	O => RESULT_AND(2)
);
X36_I326 : AND2 port map(
	I0 => OPERAND_ONE(1),
	I1 => OPERAND_TWO(1),
	O => RESULT_AND(1)
);
X36_I327 : AND2 port map(
	I0 => OPERAND_ONE(0),
	I1 => OPERAND_TWO(0),
	O => RESULT_AND(0)
);
X36_I328 : OR2 port map(
	I0 => OPERAND_TWO(15),
	I1 => OPERAND_ONE(15),
	O => RESULT_OR(15)
);
X36_I329 : OR2 port map(
	I0 => OPERAND_TWO(14),
	I1 => OPERAND_ONE(14),
	O => RESULT_OR(14)
);
X36_I330 : OR2 port map(
	I0 => OPERAND_TWO(13),
	I1 => OPERAND_ONE(13),
	O => RESULT_OR(13)
);
X36_I331 : OR2 port map(
	I0 => OPERAND_TWO(12),
	I1 => OPERAND_ONE(12),
	O => RESULT_OR(12)
);
X36_I332 : OR2 port map(
	I0 => OPERAND_TWO(11),
	I1 => OPERAND_ONE(11),
	O => RESULT_OR(11)
);
X36_I333 : OR2 port map(
	I0 => OPERAND_TWO(10),
	I1 => OPERAND_ONE(10),
	O => RESULT_OR(10)
);
X36_I334 : OR2 port map(
	I0 => OPERAND_TWO(9),
	I1 => OPERAND_ONE(9),
	O => RESULT_OR(9)
);
X36_I335 : OR2 port map(
	I0 => OPERAND_TWO(8),
	I1 => OPERAND_ONE(8),
	O => RESULT_OR(8)
);
X36_I336 : OR2 port map(
	I0 => OPERAND_TWO(7),
	I1 => OPERAND_ONE(7),
	O => RESULT_OR(7)
);
X36_I337 : OR2 port map(
	I0 => OPERAND_TWO(6),
	I1 => OPERAND_ONE(6),
	O => RESULT_OR(6)
);
X36_I338 : OR2 port map(
	I0 => OPERAND_TWO(5),
	I1 => OPERAND_ONE(5),
	O => RESULT_OR(5)
);
X36_I339 : OR2 port map(
	I0 => OPERAND_TWO(4),
	I1 => OPERAND_ONE(4),
	O => RESULT_OR(4)
);
X36_I340 : OR2 port map(
	I0 => OPERAND_TWO(3),
	I1 => OPERAND_ONE(3),
	O => RESULT_OR(3)
);
X36_I341 : OR2 port map(
	I0 => OPERAND_TWO(2),
	I1 => OPERAND_ONE(2),
	O => RESULT_OR(2)
);
X36_I342 : OR2 port map(
	I0 => OPERAND_TWO(1),
	I1 => OPERAND_ONE(1),
	O => RESULT_OR(1)
);
X36_I343 : OR2 port map(
	I0 => OPERAND_TWO(0),
	I1 => OPERAND_ONE(0),
	O => RESULT_OR(0)
);
X36_I344 : INV16 port map(
	I(15) => OPERAND_ONE(15),
	I(14) => OPERAND_ONE(14),
	I(13) => OPERAND_ONE(13),
	I(12) => OPERAND_ONE(12),
	I(11) => OPERAND_ONE(11),
	I(10) => OPERAND_ONE(10),
	I(9) => OPERAND_ONE(9),
	I(8) => OPERAND_ONE(8),
	I(7) => OPERAND_ONE(7),
	I(6) => OPERAND_ONE(6),
	I(5) => OPERAND_ONE(5),
	I(4) => OPERAND_ONE(4),
	I(3) => OPERAND_ONE(3),
	I(2) => OPERAND_ONE(2),
	I(1) => OPERAND_ONE(1),
	I(0) => OPERAND_ONE(0),
	O(15) => RESULT_NOT(15),
	O(14) => RESULT_NOT(14),
	O(13) => RESULT_NOT(13),
	O(12) => RESULT_NOT(12),
	O(11) => RESULT_NOT(11),
	O(10) => RESULT_NOT(10),
	O(9) => RESULT_NOT(9),
	O(8) => RESULT_NOT(8),
	O(7) => RESULT_NOT(7),
	O(6) => RESULT_NOT(6),
	O(5) => RESULT_NOT(5),
	O(4) => RESULT_NOT(4),
	O(3) => RESULT_NOT(3),
	O(2) => RESULT_NOT(2),
	O(1) => RESULT_NOT(1),
	O(0) => RESULT_NOT(0)
);
X36_I345 : AND2 port map(
	I0 => SHIFT_OUT_BIT,
	I1 => ENABLE_SHIFT_OUT_TO_SHIFT_IN,
	O => X36_NET00059_X95
);
X36_I346 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => OPERAND_TWO(15),
	Q(14) => OPERAND_TWO(14),
	Q(13) => OPERAND_TWO(13),
	Q(12) => OPERAND_TWO(12),
	Q(11) => OPERAND_TWO(11),
	Q(10) => OPERAND_TWO(10),
	Q(9) => OPERAND_TWO(9),
	Q(8) => OPERAND_TWO(8),
	Q(7) => OPERAND_TWO(7),
	Q(6) => OPERAND_TWO(6),
	Q(5) => OPERAND_TWO(5),
	Q(4) => OPERAND_TWO(4),
	Q(3) => OPERAND_TWO(3),
	Q(2) => OPERAND_TWO(2),
	Q(1) => OPERAND_TWO(1),
	Q(0) => OPERAND_TWO(0),
	C => LOAD_OPERAND,
	CE => ENABLE_OPERAND_LOAD,
	CLR => RESET
);
X36_I347 : BUFT16 port map(
	I(15) => INTERNAL_DATABUS(15),
	I(14) => INTERNAL_DATABUS(14),
	I(13) => INTERNAL_DATABUS(13),
	I(12) => INTERNAL_DATABUS(12),
	I(11) => INTERNAL_DATABUS(11),
	I(10) => INTERNAL_DATABUS(10),
	I(9) => INTERNAL_DATABUS(9),
	I(8) => INTERNAL_DATABUS(8),
	I(7) => INTERNAL_DATABUS(7),
	I(6) => INTERNAL_DATABUS(6),
	I(5) => INTERNAL_DATABUS(5),
	I(4) => INTERNAL_DATABUS(4),
	I(3) => INTERNAL_DATABUS(3),
	I(2) => INTERNAL_DATABUS(2),
	I(1) => INTERNAL_DATABUS(1),
	I(0) => INTERNAL_DATABUS(0),
	O(15) => OPERAND_ONE(15),
	O(14) => OPERAND_ONE(14),
	O(13) => OPERAND_ONE(13),
	O(12) => OPERAND_ONE(12),
	O(11) => OPERAND_ONE(11),
	O(10) => OPERAND_ONE(10),
	O(9) => OPERAND_ONE(9),
	O(8) => OPERAND_ONE(8),
	O(7) => OPERAND_ONE(7),
	O(6) => OPERAND_ONE(6),
	O(5) => OPERAND_ONE(5),
	O(4) => OPERAND_ONE(4),
	O(3) => OPERAND_ONE(3),
	O(2) => OPERAND_ONE(2),
	O(1) => OPERAND_ONE(1),
	O(0) => OPERAND_ONE(0),
	T => ENABLE_BUS_TO_ALU
);
X36_I348 : FD16CE port map(
	D(15) => RESULT_BUS(15),
	D(14) => RESULT_BUS(14),
	D(13) => RESULT_BUS(13),
	D(12) => RESULT_BUS(12),
	D(11) => RESULT_BUS(11),
	D(10) => RESULT_BUS(10),
	D(9) => RESULT_BUS(9),
	D(8) => RESULT_BUS(8),
	D(7) => RESULT_BUS(7),
	D(6) => RESULT_BUS(6),
	D(5) => RESULT_BUS(5),
	D(4) => RESULT_BUS(4),
	D(3) => RESULT_BUS(3),
	D(2) => RESULT_BUS(2),
	D(1) => RESULT_BUS(1),
	D(0) => RESULT_BUS(0),
	Q(15) => NET00257,
	Q(14) => NET00258,
	Q(13) => NET00259,
	Q(12) => NET00260,
	Q(11) => NET00261,
	Q(10) => NET00262,
	Q(9) => NET00263,
	Q(8) => NET00264,
	Q(7) => NET00265,
	Q(6) => NET00266,
	Q(5) => NET00267,
	Q(4) => NET00268,
	Q(3) => NET00269,
	Q(2) => NET00270,
	Q(1) => NET00271,
	Q(0) => NET00272,
	C => LOAD_RESULT_LATCH,
	CE => ENABLE_LOAD_RESULT,
	CLR => RESET
);
X36_I349 : BUFT16 port map(
	I(15) => NET00257,
	I(14) => NET00258,
	I(13) => NET00259,
	I(12) => NET00260,
	I(11) => NET00261,
	I(10) => NET00262,
	I(9) => NET00263,
	I(8) => NET00264,
	I(7) => NET00265,
	I(6) => NET00266,
	I(5) => NET00267,
	I(4) => NET00268,
	I(3) => NET00269,
	I(2) => NET00270,
	I(1) => NET00271,
	I(0) => NET00272,
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_RESULT_TO_BUS
);
X36_I382 : PULLUP port map(
	O => ENABLE_LOAD_RESULT
);
X36_I350 : AND2 port map(
	I0 => SHIFT_OUT_BIT,
	I1 => ENABLE_SHIFT_OUT_TO_CARRY_IN,
	O => SHIFT_CARRY_IN
);
X36_I351 : OR2 port map(
	I0 => X36_NET00060_X95,
	I1 => X36_NET00059_X95,
	O => SHIFT_IN_BIT
);
X36_I352 : AND2 port map(
	I0 => CARRY_OUT,
	I1 => ENABLE_CARRY_OUT_TO_SHIFT_IN,
	O => X36_NET00060_X95
);
H14 : F00165_5WAY16BITMUX port map(
	A(15) => NET00273,
	A(14) => NET00274,
	A(13) => NET00275,
	A(12) => NET00276,
	A(11) => NET00277,
	A(10) => NET00278,
	A(9) => NET00279,
	A(8) => NET00280,
	A(7) => NET00281,
	A(6) => NET00282,
	A(5) => NET00283,
	A(4) => NET00284,
	A(3) => NET00285,
	A(2) => NET00286,
	A(1) => NET00287,
	A(0) => NET00288,
	B(15) => RESULT_AND(15),
	B(14) => RESULT_AND(14),
	B(13) => RESULT_AND(13),
	B(12) => RESULT_AND(12),
	B(11) => RESULT_AND(11),
	B(10) => RESULT_AND(10),
	B(9) => RESULT_AND(9),
	B(8) => RESULT_AND(8),
	B(7) => RESULT_AND(7),
	B(6) => RESULT_AND(6),
	B(5) => RESULT_AND(5),
	B(4) => RESULT_AND(4),
	B(3) => RESULT_AND(3),
	B(2) => RESULT_AND(2),
	B(1) => RESULT_AND(1),
	B(0) => RESULT_AND(0),
	C(15) => RESULT_OR(15),
	C(14) => RESULT_OR(14),
	C(13) => RESULT_OR(13),
	C(12) => RESULT_OR(12),
	C(11) => RESULT_OR(11),
	C(10) => RESULT_OR(10),
	C(9) => RESULT_OR(9),
	C(8) => RESULT_OR(8),
	C(7) => RESULT_OR(7),
	C(6) => RESULT_OR(6),
	C(5) => RESULT_OR(5),
	C(4) => RESULT_OR(4),
	C(3) => RESULT_OR(3),
	C(2) => RESULT_OR(2),
	C(1) => RESULT_OR(1),
	C(0) => RESULT_OR(0),
	D(15) => RESULT_NOT(15),
	D(14) => RESULT_NOT(14),
	D(13) => RESULT_NOT(13),
	D(12) => RESULT_NOT(12),
	D(11) => RESULT_NOT(11),
	D(10) => RESULT_NOT(10),
	D(9) => RESULT_NOT(9),
	D(8) => RESULT_NOT(8),
	D(7) => RESULT_NOT(7),
	D(6) => RESULT_NOT(6),
	D(5) => RESULT_NOT(5),
	D(4) => RESULT_NOT(4),
	D(3) => RESULT_NOT(3),
	D(2) => RESULT_NOT(2),
	D(1) => RESULT_NOT(1),
	D(0) => RESULT_NOT(0),
	E(15) => NET00289,
	E(14) => NET00290,
	E(13) => NET00291,
	E(12) => NET00292,
	E(11) => NET00293,
	E(10) => NET00294,
	E(9) => NET00295,
	E(8) => NET00296,
	E(7) => NET00297,
	E(6) => NET00298,
	E(5) => NET00299,
	E(4) => NET00300,
	E(3) => NET00301,
	E(2) => NET00302,
	E(1) => NET00303,
	E(0) => NET00304,
	O(15) => RESULT_BUS(15),
	O(14) => RESULT_BUS(14),
	O(13) => RESULT_BUS(13),
	O(12) => RESULT_BUS(12),
	O(11) => RESULT_BUS(11),
	O(10) => RESULT_BUS(10),
	O(9) => RESULT_BUS(9),
	O(8) => RESULT_BUS(8),
	O(7) => RESULT_BUS(7),
	O(6) => RESULT_BUS(6),
	O(5) => RESULT_BUS(5),
	O(4) => RESULT_BUS(4),
	O(3) => RESULT_BUS(3),
	O(2) => RESULT_BUS(2),
	O(1) => RESULT_BUS(1),
	O(0) => RESULT_BUS(0),
	AENABLE_A => ENABLE_ADDER_TO_RESULT,
	AENABLE_B => ENABLE_AND_TO_RESULT,
	AENABLE_C => ENABLE_OR_TO_RESULT,
	AENABLE_D => ENABLE_INVERT_TO_RESULT,
	AENABLE_E => ENABLE_SHIFTER_TO_RESULT
);
X36_I377 : PULLUP port map(
	O => ENABLE_OPERAND_LOAD
);
X36_I353 : SR16CLED port map(
	D(15) => OPERAND_ONE(15),
	D(14) => OPERAND_ONE(14),
	D(13) => OPERAND_ONE(13),
	D(12) => OPERAND_ONE(12),
	D(11) => OPERAND_ONE(11),
	D(10) => OPERAND_ONE(10),
	D(9) => OPERAND_ONE(9),
	D(8) => OPERAND_ONE(8),
	D(7) => OPERAND_ONE(7),
	D(6) => OPERAND_ONE(6),
	D(5) => OPERAND_ONE(5),
	D(4) => OPERAND_ONE(4),
	D(3) => OPERAND_ONE(3),
	D(2) => OPERAND_ONE(2),
	D(1) => OPERAND_ONE(1),
	D(0) => OPERAND_ONE(0),
	Q(15) => NET00289,
	Q(14) => NET00290,
	Q(13) => NET00291,
	Q(12) => NET00292,
	Q(11) => NET00293,
	Q(10) => NET00294,
	Q(9) => NET00295,
	Q(8) => NET00296,
	Q(7) => NET00297,
	Q(6) => NET00298,
	Q(5) => NET00299,
	Q(4) => NET00300,
	Q(3) => NET00301,
	Q(2) => NET00302,
	Q(1) => NET00303,
	Q(0) => NET00304,
	C => LOAD_SHIFT,
	CE => ENABLE_LOAD_SHIFT,
	CLR => RESET,
	L => SHIFT_OUT_BIT,
	LEFT => SHIFT_LEFT_NOT_RIGHT,
	SLI => SHIFT_IN_BIT,
	SRI => SHIFT_IN_BIT
);
X36_I243 : BUF port map(
	I => INTERNAL_DATABUS(9),
	O => TEMPB(14)
);
X36_I244 : BUF port map(
	I => INTERNAL_DATABUS(9),
	O => TEMPB(10)
);
X36_I245 : BUF port map(
	I => INTERNAL_DATABUS(9),
	O => TEMPB(11)
);
X36_I246 : BUF port map(
	I => INTERNAL_DATABUS(9),
	O => TEMPB(12)
);
X36_I247 : BUF port map(
	I => INTERNAL_DATABUS(9),
	O => TEMPB(13)
);
X36_I248 : BUF port map(
	I => INTERNAL_DATABUS(9),
	O => TEMPB(15)
);
X36_I249 : BUF port map(
	I => INTERNAL_DATABUS(9),
	O => TEMPB(9)
);
U10 : F00162_8BIT_2CHANMUX port map(
	A(7) => INTERNAL_DATABUS(15),
	A(6) => INTERNAL_DATABUS(14),
	A(5) => INTERNAL_DATABUS(13),
	A(4) => INTERNAL_DATABUS(12),
	A(3) => INTERNAL_DATABUS(11),
	A(2) => INTERNAL_DATABUS(10),
	A(1) => INTERNAL_DATABUS(9),
	A(0) => INTERNAL_DATABUS(8),
	B(7) => TEMPB(15),
	B(6) => TEMPB(14),
	B(5) => TEMPB(13),
	B(4) => TEMPB(12),
	B(3) => TEMPB(11),
	B(2) => TEMPB(10),
	B(1) => TEMPB(9),
	B(0) => TEMPB(8),
	O(7) => TEMPBUS(15),
	O(6) => TEMPBUS(14),
	O(5) => TEMPBUS(13),
	O(4) => TEMPBUS(12),
	O(3) => TEMPBUS(11),
	O(2) => TEMPBUS(10),
	O(1) => TEMPBUS(9),
	O(0) => TEMPBUS(8),
	A_NOT_B => BUS_NOT_SIGNEXTEND_TO_TEMP
);
X36_I250 : BUF port map(
	I => INTERNAL_DATABUS(8),
	O => TEMPB(8)
);
X36_I251 : BUF port map(
	I => INTERNAL_DATABUS(7),
	O => TEMPBUS7
);
X36_I252 : BUF port map(
	I => INTERNAL_DATABUS(6),
	O => TEMPBUS6
);
X36_I253 : BUF port map(
	I => INTERNAL_DATABUS(5),
	O => TEMPBUS5
);
X36_I254 : BUF port map(
	I => INTERNAL_DATABUS(4),
	O => TEMPBUS4
);
X36_I255 : BUF port map(
	I => INTERNAL_DATABUS(3),
	O => TEMPBUS3
);
X36_I256 : BUF port map(
	I => INTERNAL_DATABUS(2),
	O => TEMPBUS2
);
X36_I257 : BUF port map(
	I => INTERNAL_DATABUS(1),
	O => TEMPBUS1
);
X36_I258 : BUF port map(
	I => INTERNAL_DATABUS(0),
	O => TEMPBUS0
);
X36_I259 : IBUF port map(
	I => RESET_PIN_ASSIGN_IPAD,
	O => RESET
);
X36_I378 : BUFG port map(
	I => CLOCK_PIN_ASSIGN_IPAD,
	O => CLOCK
);
X36_I265 : OBUF port map(
	I => MEMREQ,
	O => X36_NET00012_ASSIGN_OPAD
);
X36_I266 : OBUF port map(
	I => MEM_READ_NOT_WRITE,
	O => X36_NET00023_ASSIGN_OPAD
);
X36_I267 : OBUF16 port map(
	I(15) => PHYSICAL_ADDRESS_BUS(15),
	I(14) => PHYSICAL_ADDRESS_BUS(14),
	I(13) => PHYSICAL_ADDRESS_BUS(13),
	I(12) => PHYSICAL_ADDRESS_BUS(12),
	I(11) => PHYSICAL_ADDRESS_BUS(11),
	I(10) => PHYSICAL_ADDRESS_BUS(10),
	I(9) => PHYSICAL_ADDRESS_BUS(9),
	I(8) => PHYSICAL_ADDRESS_BUS(8),
	I(7) => PHYSICAL_ADDRESS_BUS(7),
	I(6) => PHYSICAL_ADDRESS_BUS(6),
	I(5) => PHYSICAL_ADDRESS_BUS(5),
	I(4) => PHYSICAL_ADDRESS_BUS(4),
	I(3) => PHYSICAL_ADDRESS_BUS(3),
	I(2) => PHYSICAL_ADDRESS_BUS(2),
	I(1) => PHYSICAL_ADDRESS_BUS(1),
	I(0) => PHYSICAL_ADDRESS_BUS(0),
	O(15) => PINS_PHYSICAL_ADDRESS_BUS15_ASSIGN_O15,
	O(14) => PINS_PHYSICAL_ADDRESS_BUS14_ASSIGN_O14,
	O(13) => PINS_PHYSICAL_ADDRESS_BUS13_ASSIGN_O13,
	O(12) => PINS_PHYSICAL_ADDRESS_BUS12_ASSIGN_O12,
	O(11) => PINS_PHYSICAL_ADDRESS_BUS11_ASSIGN_O11,
	O(10) => PINS_PHYSICAL_ADDRESS_BUS10_ASSIGN_O10,
	O(9) => PINS_PHYSICAL_ADDRESS_BUS9_ASSIGN_O9,
	O(8) => PINS_PHYSICAL_ADDRESS_BUS8_ASSIGN_O8,
	O(7) => PINS_PHYSICAL_ADDRESS_BUS7_ASSIGN_O7,
	O(6) => PINS_PHYSICAL_ADDRESS_BUS6_ASSIGN_O6,
	O(5) => PINS_PHYSICAL_ADDRESS_BUS5_ASSIGN_O5,
	O(4) => PINS_PHYSICAL_ADDRESS_BUS4_ASSIGN_O4,
	O(3) => PINS_PHYSICAL_ADDRESS_BUS3_ASSIGN_O3,
	O(2) => PINS_PHYSICAL_ADDRESS_BUS2_ASSIGN_O2,
	O(1) => PINS_PHYSICAL_ADDRESS_BUS1_ASSIGN_O1,
	O(0) => PINS_PHYSICAL_ADDRESS_BUS0_ASSIGN_O0
);
X36_I269 : BUFE8 port map(
	I(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	I(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	I(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	I(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	I(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	I(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	I(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	I(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	O(7) => PHYSICAL_ADDRESS_BUS(15),
	O(6) => PHYSICAL_ADDRESS_BUS(14),
	O(5) => PHYSICAL_ADDRESS_BUS(13),
	O(4) => PHYSICAL_ADDRESS_BUS(12),
	O(3) => PHYSICAL_ADDRESS_BUS(11),
	O(2) => PHYSICAL_ADDRESS_BUS(10),
	O(1) => PHYSICAL_ADDRESS_BUS(9),
	O(0) => PHYSICAL_ADDRESS_BUS(8),
	E => ENABLE_MMU_PHYS_TO_PHYS
);
X36_I271 : OBUFE16 port map(
	I(15) => INTERNAL_DATABUS(15),
	I(14) => INTERNAL_DATABUS(14),
	I(13) => INTERNAL_DATABUS(13),
	I(12) => INTERNAL_DATABUS(12),
	I(11) => INTERNAL_DATABUS(11),
	I(10) => INTERNAL_DATABUS(10),
	I(9) => INTERNAL_DATABUS(9),
	I(8) => INTERNAL_DATABUS(8),
	I(7) => INTERNAL_DATABUS(7),
	I(6) => INTERNAL_DATABUS(6),
	I(5) => INTERNAL_DATABUS(5),
	I(4) => INTERNAL_DATABUS(4),
	I(3) => INTERNAL_DATABUS(3),
	I(2) => INTERNAL_DATABUS(2),
	I(1) => INTERNAL_DATABUS(1),
	I(0) => INTERNAL_DATABUS(0),
	O(15) => IO(15),
	O(14) => IO(14),
	O(13) => IO(13),
	O(12) => IO(12),
	O(11) => IO(11),
	O(10) => IO(10),
	O(9) => IO(9),
	O(8) => IO(8),
	O(7) => IO(7),
	O(6) => IO(6),
	O(5) => IO(5),
	O(4) => IO(4),
	O(3) => IO(3),
	O(2) => IO(2),
	O(1) => IO(1),
	O(0) => IO(0),
	E => ENABLE_INTERNAL_TO_EXTERNAL
);
X36_I272 : IBUF16 port map(
	I(15) => IO(15),
	I(14) => IO(14),
	I(13) => IO(13),
	I(12) => IO(12),
	I(11) => IO(11),
	I(10) => IO(10),
	I(9) => IO(9),
	I(8) => IO(8),
	I(7) => IO(7),
	I(6) => IO(6),
	I(5) => IO(5),
	I(4) => IO(4),
	I(3) => IO(3),
	I(2) => IO(2),
	I(1) => IO(1),
	I(0) => IO(0),
	O(15) => I(15),
	O(14) => I(14),
	O(13) => I(13),
	O(12) => I(12),
	O(11) => I(11),
	O(10) => I(10),
	O(9) => I(9),
	O(8) => I(8),
	O(7) => I(7),
	O(6) => I(6),
	O(5) => I(5),
	O(4) => I(4),
	O(3) => I(3),
	O(2) => I(2),
	O(1) => I(1),
	O(0) => I(0)
);
X36_I273 : BUFE16 port map(
	I(15) => I(15),
	I(14) => I(14),
	I(13) => I(13),
	I(12) => I(12),
	I(11) => I(11),
	I(10) => I(10),
	I(9) => I(9),
	I(8) => I(8),
	I(7) => I(7),
	I(6) => I(6),
	I(5) => I(5),
	I(4) => I(4),
	I(3) => I(3),
	I(2) => I(2),
	I(1) => I(1),
	I(0) => I(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	E => ENABLE_EXTERNAL_TO_INTERNAL
);
X36_I278 : PULLUP port map(
	O => SR4_LOAD_ENABLE
);
X36_I279 : PULLUP port map(
	O => SR2_LOAD_ENABLE
);
X36_I280 : PULLUP port map(
	O => SR1_LOAD_ENABLE
);
X36_I281 : PULLUP port map(
	O => SR3_LOAD_ENABLE
);
X36_I282 : BUFT16 port map(
	I(15) => GROUND(15),
	I(14) => GROUND(14),
	I(13) => GROUND(13),
	I(12) => GROUND(12),
	I(11) => GROUND(11),
	I(10) => GROUND(10),
	I(9) => GROUND(9),
	I(8) => GROUND(8),
	I(7) => GROUND(7),
	I(6) => GROUND(6),
	I(5) => GROUND(5),
	I(4) => GROUND(4),
	I(3) => GROUND(3),
	I(2) => GROUND(2),
	I(1) => GROUND(1),
	I(0) => GROUND(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_GROUND_TO_BUS
);
X36_I387 : INV port map(
	I => SUPEROUT(0),
	O => ENABLE_COMMON_TO_LOGICAL
);
X36_I383 : BUF port map(
	I => SUPEROUT(0),
	O => ENABLE_SR4_OUTPUT_TO_MMU_WRITE_DATA
);
X36_I388 : BUF port map(
	I => SUPEROUT(0),
	O => ENABLE_COMMON_TO_PHYSICAL_HIGH
);
X36_I385 : INV port map(
	I => SUPEROUT(0),
	O => ENABLE_MMU_PHYS_TO_PHYS
);
X36_I393 : BUF port map(
	I => SUPEROUT(0),
	O => ENABLE_SR3_OUTPUT_TO_LOGICAL
);
X36_I389 : PULLUP port map(
	O => ENABLE_COMMON_TO_PHYSICAL_LOW
);
X36_I394 : PULLUP port map(
	O => READ_MMU
);
X36_I283 : FD8CE port map(
	D(7) => STATE_ADDRESS_BUS(7),
	D(6) => STATE_ADDRESS_BUS(6),
	D(5) => STATE_ADDRESS_BUS(5),
	D(4) => STATE_ADDRESS_BUS(4),
	D(3) => STATE_ADDRESS_BUS(3),
	D(2) => STATE_ADDRESS_BUS(2),
	D(1) => STATE_ADDRESS_BUS(1),
	D(0) => STATE_ADDRESS_BUS(0),
	Q(7) => STATE_ADDRESS(7),
	Q(6) => STATE_ADDRESS(6),
	Q(5) => STATE_ADDRESS(5),
	Q(4) => STATE_ADDRESS(4),
	Q(3) => STATE_ADDRESS(3),
	Q(2) => STATE_ADDRESS(2),
	Q(1) => STATE_ADDRESS(1),
	Q(0) => STATE_ADDRESS(0),
	C => CLOCK,
	CE => X36_NET00033_X95,
	CLR => RESET
);
U11 : F00162_8BIT_2CHANMUX port map(
	A(7) => STATE_FEEDBACK(7),
	A(6) => STATE_FEEDBACK(6),
	A(5) => STATE_FEEDBACK(5),
	A(4) => STATE_FEEDBACK(4),
	A(3) => STATE_FEEDBACK(3),
	A(2) => STATE_FEEDBACK(2),
	A(1) => STATE_FEEDBACK(1),
	A(0) => STATE_FEEDBACK(0),
	B(7) => INSTRUCTION_STATE(7),
	B(6) => INSTRUCTION_STATE(6),
	B(5) => INSTRUCTION_STATE(5),
	B(4) => INSTRUCTION_STATE(4),
	B(3) => INSTRUCTION_STATE(3),
	B(2) => INSTRUCTION_STATE(2),
	B(1) => INSTRUCTION_STATE(1),
	B(0) => INSTRUCTION_STATE(0),
	O(7) => STATE_ADDRESS_BUS(7),
	O(6) => STATE_ADDRESS_BUS(6),
	O(5) => STATE_ADDRESS_BUS(5),
	O(4) => STATE_ADDRESS_BUS(4),
	O(3) => STATE_ADDRESS_BUS(3),
	O(2) => STATE_ADDRESS_BUS(2),
	O(1) => STATE_ADDRESS_BUS(1),
	O(0) => STATE_ADDRESS_BUS(0),
	A_NOT_B => ENABLE_INSTRUCTION_STATE
);
X36_I284 : PULLUP port map(
	O => X36_NET00033_X95
);
X36_I286 : D3_8E port map(
	A0 => SUPERREGADDR(0),
	A1 => SUPERREGADDR(1),
	A2 => SUPERREGADDR(2),
	D0 => ENABLE_SUPEROUT,
	D1 => ENABLE_SR1_TO_BUS,
	D2 => ENABLE_SR2_TO_BUS,
	D3 => ENABLE_SR3_TO_BUS,
	D4 => ENABLE_SR4_TO_BUS,
	E => ENABLE_SUPERREG_READ
);
X36_I287 : D3_8E port map(
	A0 => SUPERREGADDR(0),
	A1 => SUPERREGADDR(1),
	A2 => SUPERREGADDR(2),
	D0 => LOAD_SSR,
	D1 => LOAD_SR1,
	D2 => LOAD_SR2,
	D3 => LOAD_SR3,
	D4 => LOAD_SR4,
	E => ENABLE_SUPERREG_WRITE
);
X36_I288 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => INSTRUCTION_BUS(15),
	Q(14) => INSTRUCTION_BUS(14),
	Q(13) => INSTRUCTION_BUS(13),
	Q(12) => INSTRUCTION_BUS(12),
	Q(11) => INSTRUCTION_BUS(11),
	Q(10) => INSTRUCTION_BUS(10),
	Q(9) => INSTRUCTION_BUS(9),
	Q(8) => INSTRUCTION_BUS(8),
	Q(7) => INSTRUCTION_BUS(7),
	Q(6) => INSTRUCTION_BUS(6),
	Q(5) => INSTRUCTION_BUS(5),
	Q(4) => INSTRUCTION_BUS(4),
	Q(3) => INSTRUCTION_BUS(3),
	Q(2) => INSTRUCTION_BUS(2),
	Q(1) => INSTRUCTION_BUS(1),
	Q(0) => INSTRUCTION_BUS(0),
	C => CLOCK_INSTRUCTION_LATCH,
	CE => ENABLE_INSTRUCTION_LATCH,
	CLR => RESET
);
X36_I380 : PULLUP port map(
	O => ENABLE_INSTRUCTION_LATCH
);
U14 : F00162_8BIT_2CHANMUX port map(
	A(7) => REGADDR(4),
	A(6) => REGADDR(3),
	A(5) => REGADDR(2),
	A(4) => REGADDR(1),
	A(3) => REGADDR(0),
	A(2) => 'Z',
	A(1) => 'Z',
	A(0) => 'Z',
	B(7) => SUPERREG_ADDR_FROM_UCODE(4),
	B(6) => SUPERREG_ADDR_FROM_UCODE(3),
	B(5) => SUPERREG_ADDR_FROM_UCODE(2),
	B(4) => SUPERREG_ADDR_FROM_UCODE(1),
	B(3) => SUPERREG_ADDR_FROM_UCODE(0),
	B(2) => 'Z',
	B(1) => 'Z',
	B(0) => 'Z',
	O(7) => SUPERREGADDR(4),
	O(6) => SUPERREGADDR(3),
	O(5) => SUPERREGADDR(2),
	O(4) => SUPERREGADDR(1),
	O(3) => SUPERREGADDR(0),
	O(2) => U14_O2_OUT,
	O(1) => U14_O1_OUT,
	O(0) => U14_O0_OUT,
	A_NOT_B => SUPERREGADDRESS_FROM_IWORD_NOT_UCODE
);
U15 : F00162_8BIT_2CHANMUX port map(
	A(7) => INSTRUCTION_BUS(9),
	A(6) => INSTRUCTION_BUS(8),
	A(5) => INSTRUCTION_BUS(7),
	A(4) => INSTRUCTION_BUS(6),
	A(3) => INSTRUCTION_BUS(5),
	A(2) => 'Z',
	A(1) => 'Z',
	A(0) => 'Z',
	B(7) => INSTRUCTION_BUS(4),
	B(6) => INSTRUCTION_BUS(3),
	B(5) => INSTRUCTION_BUS(2),
	B(4) => INSTRUCTION_BUS(1),
	B(3) => INSTRUCTION_BUS(0),
	B(2) => 'Z',
	B(1) => 'Z',
	B(0) => 'Z',
	O(7) => REGADDR(4),
	O(6) => REGADDR(3),
	O(5) => REGADDR(2),
	O(4) => REGADDR(1),
	O(3) => REGADDR(0),
	O(2) => U15_O2_OUT,
	O(1) => U15_O1_OUT,
	O(0) => U15_O0_OUT,
	A_NOT_B => ENABLE_DOWN_REGADDR_TO_REG
);
X36_I392 : PULLDOWN port map(
	O => SUPERREG_ADDR_FROM_UCODE(4)
);
X36_I391 : PULLDOWN port map(
	O => SUPERREG_ADDR_FROM_UCODE(3)
);
X36_I289 : AND2 port map(
	I0 => ALU_OVERFLOWOUT,
	I1 => ENABLE_OVERFLOW_FROM_ALU,
	O => X36_NET00053_X95
);
X36_I290 : OR8 port map(
	I0 => INTERNAL_DATABUS(8),
	I1 => INTERNAL_DATABUS(9),
	I2 => INTERNAL_DATABUS(10),
	I3 => INTERNAL_DATABUS(11),
	I4 => INTERNAL_DATABUS(12),
	I5 => INTERNAL_DATABUS(13),
	I6 => INTERNAL_DATABUS(14),
	I7 => INTERNAL_DATABUS(15),
	O => X36_NET00045_X95
);
X36_I291 : OR8 port map(
	I0 => INTERNAL_DATABUS(0),
	I1 => INTERNAL_DATABUS(1),
	I2 => INTERNAL_DATABUS(2),
	I3 => INTERNAL_DATABUS(3),
	I4 => INTERNAL_DATABUS(4),
	I5 => INTERNAL_DATABUS(5),
	I6 => INTERNAL_DATABUS(6),
	I7 => INTERNAL_DATABUS(7),
	O => X36_NET00046_X95
);
X36_I292 : OR2 port map(
	I0 => X36_NET00046_X95,
	I1 => X36_NET00045_X95,
	O => X36_NET00047_X95
);
X36_I293 : INV port map(
	I => X36_NET00047_X95,
	O => X36_NET00049_X95
);
X36_I294 : AND2 port map(
	I0 => X36_NET00049_X95,
	I1 => ENABLE_ZERO_TO_USR,
	O => X36_NET00057_X95
);
X36_I295 : OR3 port map(
	I0 => X36_NET00055_X95,
	I1 => X36_NET00054_X95,
	I2 => SHIFT_CARRY_IN,
	O => CARRY_IN
);
X36_I296 : FD port map(
	C => LOAD_ZERO_BIT,
	D => X36_NET00058_X95,
	Q => X36_NET00051_X95
);
X36_I297 : FD port map(
	C => LOAD_OVERFLOW_BIT,
	D => X36_NET00048_X95,
	Q => X36_NET00050_X95
);
X36_I298 : OR2 port map(
	I0 => X36_NET00053_X95,
	I1 => X36_NET00052_X95,
	O => X36_NET00048_X95
);
X36_I299 : AND2 port map(
	I0 => INTERNAL_DATABUS(2),
	I1 => ENABLE_USR_FROM_BUS,
	O => X36_NET00052_X95
);
X36_I300 : FD port map(
	C => LOAD_CARRY_BIT,
	D => CARRY_IN,
	Q => CARRY_OUT
);
X36_I301 : AND2 port map(
	I0 => INTERNAL_DATABUS(0),
	I1 => ENABLE_USR_FROM_BUS,
	O => X36_NET00056_X95
);
X36_I302 : AND2 port map(
	I0 => INTERNAL_DATABUS(1),
	I1 => ENABLE_USR_FROM_BUS,
	O => X36_NET00054_X95
);
X36_I303 : BUFE port map(
	E => ENABLE_USR_TO_BUS,
	I => CARRY_OUT,
	O => INTERNAL_DATABUS(1)
);
X36_I304 : BUFE port map(
	E => ENABLE_USR_TO_BUS,
	I => X36_NET00051_X95,
	O => INTERNAL_DATABUS(0)
);
X36_I305 : BUFE port map(
	E => ENABLE_USR_TO_BUS,
	I => X36_NET00050_X95,
	O => INTERNAL_DATABUS(2)
);
X36_I306 : AND2 port map(
	I0 => ALU_CARRYOUT,
	I1 => ENABLE_CARRY_FROM_ALU,
	O => X36_NET00055_X95
);
X36_I307 : OR2 port map(
	I0 => X36_NET00057_X95,
	I1 => X36_NET00056_X95,
	O => X36_NET00058_X95
);
X36_I308 : RAM32X8S port map(
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	O(7) => OUTPUT(7),
	O(6) => OUTPUT(6),
	O(5) => OUTPUT(5),
	O(4) => OUTPUT(4),
	O(3) => OUTPUT(3),
	O(2) => OUTPUT(2),
	O(1) => OUTPUT(1),
	O(0) => OUTPUT(0),
	A0 => REGADDR(0),
	A1 => REGADDR(1),
	A2 => REGADDR(2),
	A3 => REGADDR(3),
	A4 => REGADDR(4),
	WCLK => WRITE_TO_REGISTERS,
	WE => WRITE_ENABLE_REGISTERS
);
X36_I309 : RAM32X8S port map(
	D(7) => INTERNAL_DATABUS(15),
	D(6) => INTERNAL_DATABUS(14),
	D(5) => INTERNAL_DATABUS(13),
	D(4) => INTERNAL_DATABUS(12),
	D(3) => INTERNAL_DATABUS(11),
	D(2) => INTERNAL_DATABUS(10),
	D(1) => INTERNAL_DATABUS(9),
	D(0) => INTERNAL_DATABUS(8),
	O(7) => OUTPUT(15),
	O(6) => OUTPUT(14),
	O(5) => OUTPUT(13),
	O(4) => OUTPUT(12),
	O(3) => OUTPUT(11),
	O(2) => OUTPUT(10),
	O(1) => OUTPUT(9),
	O(0) => OUTPUT(8),
	A0 => REGADDR(0),
	A1 => REGADDR(1),
	A2 => REGADDR(2),
	A3 => REGADDR(3),
	A4 => REGADDR(4),
	WCLK => WRITE_TO_REGISTERS,
	WE => WRITE_ENABLE_REGISTERS
);
X36_I310 : BUFT16 port map(
	I(15) => OUTPUT(15),
	I(14) => OUTPUT(14),
	I(13) => OUTPUT(13),
	I(12) => OUTPUT(12),
	I(11) => OUTPUT(11),
	I(10) => OUTPUT(10),
	I(9) => OUTPUT(9),
	I(8) => OUTPUT(8),
	I(7) => OUTPUT(7),
	I(6) => OUTPUT(6),
	I(5) => OUTPUT(5),
	I(4) => OUTPUT(4),
	I(3) => OUTPUT(3),
	I(2) => OUTPUT(2),
	I(1) => OUTPUT(1),
	I(0) => OUTPUT(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_REGISTERS_TO_BUS
);
X36_I354 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => NET00579,
	Q(14) => NET00580,
	Q(13) => NET00581,
	Q(12) => NET00582,
	Q(11) => NET00583,
	Q(10) => NET00584,
	Q(9) => NET00585,
	Q(8) => NET00586,
	Q(7) => NET00587,
	Q(6) => NET00588,
	Q(5) => NET00589,
	Q(4) => NET00590,
	Q(3) => NET00591,
	Q(2) => NET00592,
	Q(1) => NET00593,
	Q(0) => NET00594,
	C => LOAD_SR1,
	CE => SR1_LOAD_ENABLE,
	CLR => RESET
);
X36_I355 : BUFT16 port map(
	I(15) => NET00579,
	I(14) => NET00580,
	I(13) => NET00581,
	I(12) => NET00582,
	I(11) => NET00583,
	I(10) => NET00584,
	I(9) => NET00585,
	I(8) => NET00586,
	I(7) => NET00587,
	I(6) => NET00588,
	I(5) => NET00589,
	I(4) => NET00590,
	I(3) => NET00591,
	I(2) => NET00592,
	I(1) => NET00593,
	I(0) => NET00594,
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR1_TO_BUS
);
X36_I356 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => NET00595,
	Q(14) => NET00596,
	Q(13) => NET00597,
	Q(12) => NET00598,
	Q(11) => NET00599,
	Q(10) => NET00600,
	Q(9) => NET00601,
	Q(8) => NET00602,
	Q(7) => NET00603,
	Q(6) => NET00604,
	Q(5) => NET00605,
	Q(4) => NET00606,
	Q(3) => NET00607,
	Q(2) => NET00608,
	Q(1) => NET00609,
	Q(0) => NET00610,
	C => LOAD_SR2,
	CE => SR2_LOAD_ENABLE,
	CLR => RESET
);
X36_I357 : BUFT16 port map(
	I(15) => NET00595,
	I(14) => NET00596,
	I(13) => NET00597,
	I(12) => NET00598,
	I(11) => NET00599,
	I(10) => NET00600,
	I(9) => NET00601,
	I(8) => NET00602,
	I(7) => NET00603,
	I(6) => NET00604,
	I(5) => NET00605,
	I(4) => NET00606,
	I(3) => NET00607,
	I(2) => NET00608,
	I(1) => NET00609,
	I(0) => NET00610,
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR2_TO_BUS
);
X36_I359 : BUFE8 port map(
	I(7) => MMU_PHYSICAL_ADDRESS_BUS(15),
	I(6) => MMU_PHYSICAL_ADDRESS_BUS(14),
	I(5) => MMU_PHYSICAL_ADDRESS_BUS(13),
	I(4) => MMU_PHYSICAL_ADDRESS_BUS(12),
	I(3) => MMU_PHYSICAL_ADDRESS_BUS(11),
	I(2) => MMU_PHYSICAL_ADDRESS_BUS(10),
	I(1) => MMU_PHYSICAL_ADDRESS_BUS(9),
	I(0) => MMU_PHYSICAL_ADDRESS_BUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	E => ENABLE_MMU_PHYS_TO_BUS
);
X36_I360 : BUFE8 port map(
	I(7) => SR3_OUTPUT(7),
	I(6) => SR3_OUTPUT(6),
	I(5) => SR3_OUTPUT(5),
	I(4) => SR3_OUTPUT(4),
	I(3) => SR3_OUTPUT(3),
	I(2) => SR3_OUTPUT(2),
	I(1) => SR3_OUTPUT(1),
	I(0) => SR3_OUTPUT(0),
	O(7) => LOGICAL_ADDRESS_BUS15,
	O(6) => LOGICAL_ADDRESS_BUS14,
	O(5) => LOGICAL_ADDRESS_BUS13,
	O(4) => LOGICAL_ADDRESS_BUS12,
	O(3) => LOGICAL_ADDRESS_BUS11,
	O(2) => LOGICAL_ADDRESS_BUS10,
	O(1) => LOGICAL_ADDRESS_BUS9,
	O(0) => LOGICAL_ADDRESS_BUS8,
	E => ENABLE_SR3_OUTPUT_TO_LOGICAL
);
X36_I361 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => SR3_OUTPUT(15),
	Q(14) => SR3_OUTPUT(14),
	Q(13) => SR3_OUTPUT(13),
	Q(12) => SR3_OUTPUT(12),
	Q(11) => SR3_OUTPUT(11),
	Q(10) => SR3_OUTPUT(10),
	Q(9) => SR3_OUTPUT(9),
	Q(8) => SR3_OUTPUT(8),
	Q(7) => SR3_OUTPUT(7),
	Q(6) => SR3_OUTPUT(6),
	Q(5) => SR3_OUTPUT(5),
	Q(4) => SR3_OUTPUT(4),
	Q(3) => SR3_OUTPUT(3),
	Q(2) => SR3_OUTPUT(2),
	Q(1) => SR3_OUTPUT(1),
	Q(0) => SR3_OUTPUT(0),
	C => LOAD_SR3,
	CE => SR3_LOAD_ENABLE,
	CLR => RESET
);
X36_I362 : BUFT16 port map(
	I(15) => SR3_OUTPUT(15),
	I(14) => SR3_OUTPUT(14),
	I(13) => SR3_OUTPUT(13),
	I(12) => SR3_OUTPUT(12),
	I(11) => SR3_OUTPUT(11),
	I(10) => SR3_OUTPUT(10),
	I(9) => SR3_OUTPUT(9),
	I(8) => SR3_OUTPUT(8),
	I(7) => SR3_OUTPUT(7),
	I(6) => SR3_OUTPUT(6),
	I(5) => SR3_OUTPUT(5),
	I(4) => SR3_OUTPUT(4),
	I(3) => SR3_OUTPUT(3),
	I(2) => SR3_OUTPUT(2),
	I(1) => SR3_OUTPUT(1),
	I(0) => SR3_OUTPUT(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR3_TO_BUS
);
X36_I363 : BUFT16 port map(
	I(15) => SR4_OUTPUT(15),
	I(14) => SR4_OUTPUT(14),
	I(13) => SR4_OUTPUT(13),
	I(12) => SR4_OUTPUT(12),
	I(11) => SR4_OUTPUT(11),
	I(10) => SR4_OUTPUT(10),
	I(9) => SR4_OUTPUT(9),
	I(8) => SR4_OUTPUT(8),
	I(7) => SR4_OUTPUT(7),
	I(6) => SR4_OUTPUT(6),
	I(5) => SR4_OUTPUT(5),
	I(4) => SR4_OUTPUT(4),
	I(3) => SR4_OUTPUT(3),
	I(2) => SR4_OUTPUT(2),
	I(1) => SR4_OUTPUT(1),
	I(0) => SR4_OUTPUT(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_SR4_TO_BUS
);
X36_I364 : FD16CE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => SR4_OUTPUT(15),
	Q(14) => SR4_OUTPUT(14),
	Q(13) => SR4_OUTPUT(13),
	Q(12) => SR4_OUTPUT(12),
	Q(11) => SR4_OUTPUT(11),
	Q(10) => SR4_OUTPUT(10),
	Q(9) => SR4_OUTPUT(9),
	Q(8) => SR4_OUTPUT(8),
	Q(7) => SR4_OUTPUT(7),
	Q(6) => SR4_OUTPUT(6),
	Q(5) => SR4_OUTPUT(5),
	Q(4) => SR4_OUTPUT(4),
	Q(3) => SR4_OUTPUT(3),
	Q(2) => SR4_OUTPUT(2),
	Q(1) => SR4_OUTPUT(1),
	Q(0) => SR4_OUTPUT(0),
	C => LOAD_SR4,
	CE => SR4_LOAD_ENABLE,
	CLR => RESET
);
X36_I365 : BUFE8 port map(
	I(7) => SR4_OUTPUT(7),
	I(6) => SR4_OUTPUT(6),
	I(5) => SR4_OUTPUT(5),
	I(4) => SR4_OUTPUT(4),
	I(3) => SR4_OUTPUT(3),
	I(2) => SR4_OUTPUT(2),
	I(1) => SR4_OUTPUT(1),
	I(0) => SR4_OUTPUT(0),
	O(7) => MMU_WRITE_DATA(7),
	O(6) => MMU_WRITE_DATA(6),
	O(5) => MMU_WRITE_DATA(5),
	O(4) => MMU_WRITE_DATA(4),
	O(3) => MMU_WRITE_DATA(3),
	O(2) => MMU_WRITE_DATA(2),
	O(1) => MMU_WRITE_DATA(1),
	O(0) => MMU_WRITE_DATA(0),
	E => ENABLE_SR4_OUTPUT_TO_MMU_WRITE_DATA
);
X36_I366 : BUFE8 port map(
	I(7) => COMMON_ADDRESS_BUS(15),
	I(6) => COMMON_ADDRESS_BUS(14),
	I(5) => COMMON_ADDRESS_BUS(13),
	I(4) => COMMON_ADDRESS_BUS(12),
	I(3) => COMMON_ADDRESS_BUS(11),
	I(2) => COMMON_ADDRESS_BUS(10),
	I(1) => COMMON_ADDRESS_BUS(9),
	I(0) => COMMON_ADDRESS_BUS(8),
	O(7) => LOGICAL_ADDRESS_BUS15,
	O(6) => LOGICAL_ADDRESS_BUS14,
	O(5) => LOGICAL_ADDRESS_BUS13,
	O(4) => LOGICAL_ADDRESS_BUS12,
	O(3) => LOGICAL_ADDRESS_BUS11,
	O(2) => LOGICAL_ADDRESS_BUS10,
	O(1) => LOGICAL_ADDRESS_BUS9,
	O(0) => LOGICAL_ADDRESS_BUS8,
	E => ENABLE_COMMON_TO_LOGICAL
);
X36_I381 : PULLUP port map(
	O => LOAD_ENABLE_DATA_ADDRESS_LATCH
);
X36_I367 : BUFE8 port map(
	I(7) => COMMON_ADDRESS_BUS(7),
	I(6) => COMMON_ADDRESS_BUS(6),
	I(5) => COMMON_ADDRESS_BUS(5),
	I(4) => COMMON_ADDRESS_BUS(4),
	I(3) => COMMON_ADDRESS_BUS(3),
	I(2) => COMMON_ADDRESS_BUS(2),
	I(1) => COMMON_ADDRESS_BUS(1),
	I(0) => COMMON_ADDRESS_BUS(0),
	O(7) => PHYSICAL_ADDRESS_BUS(7),
	O(6) => PHYSICAL_ADDRESS_BUS(6),
	O(5) => PHYSICAL_ADDRESS_BUS(5),
	O(4) => PHYSICAL_ADDRESS_BUS(4),
	O(3) => PHYSICAL_ADDRESS_BUS(3),
	O(2) => PHYSICAL_ADDRESS_BUS(2),
	O(1) => PHYSICAL_ADDRESS_BUS(1),
	O(0) => PHYSICAL_ADDRESS_BUS(0),
	E => ENABLE_COMMON_TO_PHYSICAL_LOW
);
X36_I368 : BUFE8 port map(
	I(7) => COMMON_ADDRESS_BUS(15),
	I(6) => COMMON_ADDRESS_BUS(14),
	I(5) => COMMON_ADDRESS_BUS(13),
	I(4) => COMMON_ADDRESS_BUS(12),
	I(3) => COMMON_ADDRESS_BUS(11),
	I(2) => COMMON_ADDRESS_BUS(10),
	I(1) => COMMON_ADDRESS_BUS(9),
	I(0) => COMMON_ADDRESS_BUS(8),
	O(7) => PHYSICAL_ADDRESS_BUS(15),
	O(6) => PHYSICAL_ADDRESS_BUS(14),
	O(5) => PHYSICAL_ADDRESS_BUS(13),
	O(4) => PHYSICAL_ADDRESS_BUS(12),
	O(3) => PHYSICAL_ADDRESS_BUS(11),
	O(2) => PHYSICAL_ADDRESS_BUS(10),
	O(1) => PHYSICAL_ADDRESS_BUS(9),
	O(0) => PHYSICAL_ADDRESS_BUS(8),
	E => ENABLE_COMMON_TO_PHYSICAL_HIGH
);
X36_I369 : FD16CE port map(
	D(15) => TEMPBUS(15),
	D(14) => TEMPBUS(14),
	D(13) => TEMPBUS(13),
	D(12) => TEMPBUS(12),
	D(11) => TEMPBUS(11),
	D(10) => TEMPBUS(10),
	D(9) => TEMPBUS(9),
	D(8) => TEMPBUS(8),
	D(7) => TEMPBUS7,
	D(6) => TEMPBUS6,
	D(5) => TEMPBUS5,
	D(4) => TEMPBUS4,
	D(3) => TEMPBUS3,
	D(2) => TEMPBUS2,
	D(1) => TEMPBUS1,
	D(0) => TEMPBUS0,
	Q(15) => DATA_ADDRESS_BUS(15),
	Q(14) => DATA_ADDRESS_BUS(14),
	Q(13) => DATA_ADDRESS_BUS(13),
	Q(12) => DATA_ADDRESS_BUS(12),
	Q(11) => DATA_ADDRESS_BUS(11),
	Q(10) => DATA_ADDRESS_BUS(10),
	Q(9) => DATA_ADDRESS_BUS(9),
	Q(8) => DATA_ADDRESS_BUS(8),
	Q(7) => DATA_ADDRESS_BUS(7),
	Q(6) => DATA_ADDRESS_BUS(6),
	Q(5) => DATA_ADDRESS_BUS(5),
	Q(4) => DATA_ADDRESS_BUS(4),
	Q(3) => DATA_ADDRESS_BUS(3),
	Q(2) => DATA_ADDRESS_BUS(2),
	Q(1) => DATA_ADDRESS_BUS(1),
	Q(0) => DATA_ADDRESS_BUS(0),
	C => LOAD_DATA_ADDRESS_LATCH,
	CE => LOAD_ENABLE_DATA_ADDRESS_LATCH,
	CLR => RESET
);
X36_I370 : BUFT16 port map(
	I(15) => DATA_ADDRESS_BUS(15),
	I(14) => DATA_ADDRESS_BUS(14),
	I(13) => DATA_ADDRESS_BUS(13),
	I(12) => DATA_ADDRESS_BUS(12),
	I(11) => DATA_ADDRESS_BUS(11),
	I(10) => DATA_ADDRESS_BUS(10),
	I(9) => DATA_ADDRESS_BUS(9),
	I(8) => DATA_ADDRESS_BUS(8),
	I(7) => DATA_ADDRESS_BUS(7),
	I(6) => DATA_ADDRESS_BUS(6),
	I(5) => DATA_ADDRESS_BUS(5),
	I(4) => DATA_ADDRESS_BUS(4),
	I(3) => DATA_ADDRESS_BUS(3),
	I(2) => DATA_ADDRESS_BUS(2),
	I(1) => DATA_ADDRESS_BUS(1),
	I(0) => DATA_ADDRESS_BUS(0),
	O(15) => COMMON_ADDRESS_BUS(15),
	O(14) => COMMON_ADDRESS_BUS(14),
	O(13) => COMMON_ADDRESS_BUS(13),
	O(12) => COMMON_ADDRESS_BUS(12),
	O(11) => COMMON_ADDRESS_BUS(11),
	O(10) => COMMON_ADDRESS_BUS(10),
	O(9) => COMMON_ADDRESS_BUS(9),
	O(8) => COMMON_ADDRESS_BUS(8),
	O(7) => COMMON_ADDRESS_BUS(7),
	O(6) => COMMON_ADDRESS_BUS(6),
	O(5) => COMMON_ADDRESS_BUS(5),
	O(4) => COMMON_ADDRESS_BUS(4),
	O(3) => COMMON_ADDRESS_BUS(3),
	O(2) => COMMON_ADDRESS_BUS(2),
	O(1) => COMMON_ADDRESS_BUS(1),
	O(0) => COMMON_ADDRESS_BUS(0),
	T => ENABLE_DATABUS_TO_LOGICAL
);
X36_I371 : BUFT16 port map(
	I(15) => DATA_ADDRESS_BUS(15),
	I(14) => DATA_ADDRESS_BUS(14),
	I(13) => DATA_ADDRESS_BUS(13),
	I(12) => DATA_ADDRESS_BUS(12),
	I(11) => DATA_ADDRESS_BUS(11),
	I(10) => DATA_ADDRESS_BUS(10),
	I(9) => DATA_ADDRESS_BUS(9),
	I(8) => DATA_ADDRESS_BUS(8),
	I(7) => DATA_ADDRESS_BUS(7),
	I(6) => DATA_ADDRESS_BUS(6),
	I(5) => DATA_ADDRESS_BUS(5),
	I(4) => DATA_ADDRESS_BUS(4),
	I(3) => DATA_ADDRESS_BUS(3),
	I(2) => DATA_ADDRESS_BUS(2),
	I(1) => DATA_ADDRESS_BUS(1),
	I(0) => DATA_ADDRESS_BUS(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_DATAADDRESS_TO_INTERNALBUS
);
X36_I372 : BUFT16 port map(
	I(15) => CODE_ADDRESS_BUS(15),
	I(14) => CODE_ADDRESS_BUS(14),
	I(13) => CODE_ADDRESS_BUS(13),
	I(12) => CODE_ADDRESS_BUS(12),
	I(11) => CODE_ADDRESS_BUS(11),
	I(10) => CODE_ADDRESS_BUS(10),
	I(9) => CODE_ADDRESS_BUS(9),
	I(8) => CODE_ADDRESS_BUS(8),
	I(7) => CODE_ADDRESS_BUS(7),
	I(6) => CODE_ADDRESS_BUS(6),
	I(5) => CODE_ADDRESS_BUS(5),
	I(4) => CODE_ADDRESS_BUS(4),
	I(3) => CODE_ADDRESS_BUS(3),
	I(2) => CODE_ADDRESS_BUS(2),
	I(1) => CODE_ADDRESS_BUS(1),
	I(0) => CODE_ADDRESS_BUS(0),
	O(15) => COMMON_ADDRESS_BUS(15),
	O(14) => COMMON_ADDRESS_BUS(14),
	O(13) => COMMON_ADDRESS_BUS(13),
	O(12) => COMMON_ADDRESS_BUS(12),
	O(11) => COMMON_ADDRESS_BUS(11),
	O(10) => COMMON_ADDRESS_BUS(10),
	O(9) => COMMON_ADDRESS_BUS(9),
	O(8) => COMMON_ADDRESS_BUS(8),
	O(7) => COMMON_ADDRESS_BUS(7),
	O(6) => COMMON_ADDRESS_BUS(6),
	O(5) => COMMON_ADDRESS_BUS(5),
	O(4) => COMMON_ADDRESS_BUS(4),
	O(3) => COMMON_ADDRESS_BUS(3),
	O(2) => COMMON_ADDRESS_BUS(2),
	O(1) => COMMON_ADDRESS_BUS(1),
	O(0) => COMMON_ADDRESS_BUS(0),
	T => ENABLE_CODEBUS_TO_LOGICAL
);
X36_I373 : CB16CLE port map(
	D(15) => INTERNAL_DATABUS(15),
	D(14) => INTERNAL_DATABUS(14),
	D(13) => INTERNAL_DATABUS(13),
	D(12) => INTERNAL_DATABUS(12),
	D(11) => INTERNAL_DATABUS(11),
	D(10) => INTERNAL_DATABUS(10),
	D(9) => INTERNAL_DATABUS(9),
	D(8) => INTERNAL_DATABUS(8),
	D(7) => INTERNAL_DATABUS(7),
	D(6) => INTERNAL_DATABUS(6),
	D(5) => INTERNAL_DATABUS(5),
	D(4) => INTERNAL_DATABUS(4),
	D(3) => INTERNAL_DATABUS(3),
	D(2) => INTERNAL_DATABUS(2),
	D(1) => INTERNAL_DATABUS(1),
	D(0) => INTERNAL_DATABUS(0),
	Q(15) => CODE_ADDRESS_BUS(15),
	Q(14) => CODE_ADDRESS_BUS(14),
	Q(13) => CODE_ADDRESS_BUS(13),
	Q(12) => CODE_ADDRESS_BUS(12),
	Q(11) => CODE_ADDRESS_BUS(11),
	Q(10) => CODE_ADDRESS_BUS(10),
	Q(9) => CODE_ADDRESS_BUS(9),
	Q(8) => CODE_ADDRESS_BUS(8),
	Q(7) => CODE_ADDRESS_BUS(7),
	Q(6) => CODE_ADDRESS_BUS(6),
	Q(5) => CODE_ADDRESS_BUS(5),
	Q(4) => CODE_ADDRESS_BUS(4),
	Q(3) => CODE_ADDRESS_BUS(3),
	Q(2) => CODE_ADDRESS_BUS(2),
	Q(1) => CODE_ADDRESS_BUS(1),
	Q(0) => CODE_ADDRESS_BUS(0),
	C => CLOCK_PC,
	CE => ENABLE_PC,
	CLR => RESET,
	L => LOAD_PC,
	TC => NC_TERMINAL_COUNT
);
X36_I374 : BUFT16 port map(
	I(15) => CODE_ADDRESS_BUS(15),
	I(14) => CODE_ADDRESS_BUS(14),
	I(13) => CODE_ADDRESS_BUS(13),
	I(12) => CODE_ADDRESS_BUS(12),
	I(11) => CODE_ADDRESS_BUS(11),
	I(10) => CODE_ADDRESS_BUS(10),
	I(9) => CODE_ADDRESS_BUS(9),
	I(8) => CODE_ADDRESS_BUS(8),
	I(7) => CODE_ADDRESS_BUS(7),
	I(6) => CODE_ADDRESS_BUS(6),
	I(5) => CODE_ADDRESS_BUS(5),
	I(4) => CODE_ADDRESS_BUS(4),
	I(3) => CODE_ADDRESS_BUS(3),
	I(2) => CODE_ADDRESS_BUS(2),
	I(1) => CODE_ADDRESS_BUS(1),
	I(0) => CODE_ADDRESS_BUS(0),
	O(15) => INTERNAL_DATABUS(15),
	O(14) => INTERNAL_DATABUS(14),
	O(13) => INTERNAL_DATABUS(13),
	O(12) => INTERNAL_DATABUS(12),
	O(11) => INTERNAL_DATABUS(11),
	O(10) => INTERNAL_DATABUS(10),
	O(9) => INTERNAL_DATABUS(9),
	O(8) => INTERNAL_DATABUS(8),
	O(7) => INTERNAL_DATABUS(7),
	O(6) => INTERNAL_DATABUS(6),
	O(5) => INTERNAL_DATABUS(5),
	O(4) => INTERNAL_DATABUS(4),
	O(3) => INTERNAL_DATABUS(3),
	O(2) => INTERNAL_DATABUS(2),
	O(1) => INTERNAL_DATABUS(1),
	O(0) => INTERNAL_DATABUS(0),
	T => ENABLE_PC_TO_BUS
);
X36_I379 : PULLUP port map(
	O => ENABLE_PC
);
U16 : ISM port map(
	ALU_ADD => ALU_ADD,
	ALU_CARRY_IN => ALU_CARRY_IN,
	BUS_NOT_SIGNEXTEND_TO_TEMP => BUS_NOT_SIGNEXTEND_TO_TEMP,
	CLOCK => CLOCK,
	CLOCK_INSTRUCTION_LATCH => CLOCK_INSTRUCTION_LATCH,
	CLOCK_PC => CLOCK_PC,
	EN_DATAADDR_TO_INTERNALBUS => ENABLE_DATAADDRESS_TO_INTERNAL,
	ENABLE_ADDER_TO_RESULT => ENABLE_ADDER_TO_RESULT,
	ENABLE_AND_TO_RESULT => ENABLE_AND_TO_RESULT,
	ENABLE_BUS_TO_ALU => ENABLE_BUS_TO_ALU,
	ENABLE_CARRY_FROM_ALU => ENABLE_CARRY_FROM_ALU,
	ENABLE_CARRY_OUT_TO_SHIFT_IN => ENABLE_CARRY_OUT_TO_SHIFT_IN,
	ENABLE_CODEBUS_TO_LOGICAL => ENABLE_CODEBUS_TO_LOGICAL,
	ENABLE_DATABUS_TO_LOGICAL => ENABLE_DATABUS_TO_LOGICAL,
	ENABLE_DOWN_REGADDR_TO_REG => ENABLE_DOWN_REGADDR_TO_REG,
	ENABLE_EXTERNAL_TO_INTERNAL => ENABLE_EXTERNAL_TO_INTERNAL,
	ENABLE_GROUND_TO_BUS => ENABLE_GROUND_TO_BUS,
	ENABLE_INSTRUCTION_STATE => ENABLE_INSTRUCTION_STATE,
	ENABLE_INTERNAL_TO_EXTERNAL => ENABLE_INTERNAL_TO_EXTERNAL,
	ENABLE_INVERT_TO_RESULT => ENABLE_INVERT_TO_RESULT,
	ENABLE_LOAD_SHIFT => ENABLE_LOAD_SHIFT,
	ENABLE_MMU_PHYS_TO_BUS => ENABLE_MMU_PHYS_TO_BUS,
	ENABLE_OR_TO_RESULT => ENABLE_OR_TO_RESULT,
	ENABLE_OVERFLOW_FROM_ALU => ENABLE_OVERFLOW_FROM_ALU,
	ENABLE_PC_TO_BUS => ENABLE_PC_TO_BUS,
	ENABLE_REGISTERS_TO_BUS => ENABLE_REGISTERS_TO_BUS,
	ENABLE_RESULT_TO_BUS => ENABLE_RESULT_TO_BUS,
	ENABLE_SHIFT_OUT_TO_CARRY_IN => ENABLE_SHIFT_OUT_TO_SHIFT_IN,
	ENABLE_SHIFT_OUT_TO_SHIFT_IN => ENABLE_SHIFT_OUT_TO_CARRY_IN,
	ENABLE_SHIFTER_TO_RESULT => ENABLE_SHIFTER_TO_RESULT,
	ENABLE_SUPERREG_READ => ENABLE_SUPERREG_READ,
	ENABLE_SUPERREG_WRITE => ENABLE_SUPERREG_WRITE,
	ENABLE_USR_FROM_BUS => ENABLE_USR_FROM_BUS,
	ENABLE_USR_TO_BUS => ENABLE_USR_TO_BUS,
	ENABLE_ZERO_TO_USR => ENABLE_ZERO_TO_USR,
	IBUS10 => INSTRUCTION_BUS(10),
	IBUS11 => INSTRUCTION_BUS(11),
	IBUS12 => INSTRUCTION_BUS(12),
	IBUS13 => INSTRUCTION_BUS(13),
	IBUS14 => INSTRUCTION_BUS(14),
	IBUS15 => INSTRUCTION_BUS(15),
	INTERRUPT => INTERRUPT,
	LOAD_CARRY_BIT => LOAD_CARRY_BIT,
	LOAD_DATA_ADDRESS_LATCH => LOAD_DATA_ADDRESS_LATCH,
	LOAD_OPERAND => LOAD_OPERAND,
	LOAD_OVERFLOW_BIT => LOAD_OVERFLOW_BIT,
	LOAD_PC => LOAD_PC,
	LOAD_RESULT_LATCH => LOAD_RESULT_LATCH,
	LOAD_SHIFT => LOAD_SHIFT,
	LOAD_ZERO_BIT => LOAD_ZERO_BIT,
	MEM_READ_NOT_WRITE => MEM_READ_NOT_WRITE,
	MEMREQ => MEMREQ,
	READ_MMU => READ_MMU,
	SHIFT_LEFT_NOT_RIGHT => SHIFT_LEFT_NOT_RIGHT,
	SHIFT_OUT_BIT => SHIFT_OUT_BIT,
	SREGADDR_FROM_IWORD_NOT_UCODE => SUPERREG_ADDR_FROM_IWORD_NOT_UCODE,
	SUPERREG_ADDR_FROM_UCODE0 => SUPERREG_ADDR_FROM_UCODE(2),
	SUPERREG_ADDR_FROM_UCODE1 => SUPERREG_ADDR_FROM_UCODE(1),
	SUPERREG_ADDR_FROM_UCODE2 => SUPERREG_ADDR_FROM_UCODE(0),
	SUPERSET_NOT_BUS => SUPERSET_NOT_BUS,
	UC_LOAD_FREEZE => UC_LOAD_FREEZE,
	UC_LOAD_ILLEGAL => UC_LOAD_ILLEGAL,
	UC_LOAD_INTENABLE => UC_LOAD_INTENABLE,
	UC_LOAD_SOFTINT => UC_LOAD_SOFTINT,
	UC_LOAD_SUPERBIT => UC_LOAD_SUPERBIT,
	WRITE_ENABLE_REGISTERS => WRITE_ENABLE_REGISTERS,
	WRITE_MMU => WRITE_MMU,
	WRITE_TO_REGISTERS => WRITE_TO_REGISTERS,
	SUPERSET0 => SUPERSET(0),
	SUPERSET1 => SUPERSET(1),
	SUPERSET2 => SUPERSET(2),
	SUPERSET3 => SUPERSET(3),
	SUPERSET4 => SUPERSET(4),
	RESET => RESET
);

end SCHEMATIC;