// Seed: 1552873502
module module_0;
  parameter id_1 = 1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_1 = 32'd40
) (
    input tri0 _id_0,
    input wire _id_1,
    input wand id_2
);
  logic [1 : -1 'h0] id_4;
  ;
  logic id_5 = id_4;
  assign {-1, 1'b0} = id_2;
  wire [1 : 1] id_6;
  module_0 modCall_1 ();
  wor [1  |  id_0 : -1] id_7, id_8;
  wire id_9;
  wire [id_1 : -1] id_10;
  logic id_11 = 1;
  wire [id_1 : 1 'h0] id_12;
  wire id_13;
  assign id_7 = 1;
  wire id_14;
  logic [1 : ""] id_15;
  ;
endmodule
