
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rs,11,imm}                          Premise(F2)
	S3= ICache[addr]={1,rs,11,imm}                              Premise(F3)
	S4= GPR[rs]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={1,rs,11,imm}                               ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={1,rs,11,imm}                                    Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={1,rs,11,imm}                             Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={1,rs,11,imm}                             ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={1,rs,11,imm}                                     IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={1,rs,11,imm}                         IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rs]=a                                              GPR-Hold(S4,S46)
	S48= CtrlA=0                                                Premise(F27)
	S49= CtrlB=0                                                Premise(F28)
	S50= CtrlConditionReg=0                                     Premise(F29)
	S51= CtrlPIDReg=0                                           Premise(F30)

ID	S52= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S53= PC.Out=addr+4                                          PC-Out(S35)
	S54= PC.CIA=addr                                            PC-Out(S36)
	S55= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S56= IR.Out={1,rs,11,imm}                                   IR-Out(S41)
	S57= IR.Out31_26=1                                          IR-Out(S41)
	S58= IR.Out25_21=rs                                         IR-Out(S41)
	S59= IR.Out20_16=11                                         IR-Out(S41)
	S60= IR.Out15_0=imm                                         IR-Out(S41)
	S61= IR.Out31_26=>CU.Op                                     Premise(F49)
	S62= CU.Op=1                                                Path(S57,S61)
	S63= IR.Out25_21=>GPR.RReg1                                 Premise(F50)
	S64= GPR.RReg1=rs                                           Path(S58,S63)
	S65= GPR.Rdata1=a                                           GPR-Read(S64,S47)
	S66= IR.Out20_16=>CU.IRFunc1                                Premise(F51)
	S67= CU.IRFunc1=11                                          Path(S59,S66)
	S68= IR.Out15_0=>IMMEXT.In                                  Premise(F52)
	S69= IMMEXT.In=imm                                          Path(S60,S68)
	S70= IMMEXT.Out={16{imm[15]},imm}                           IMMEXT(S69)
	S71= GPR.Rdata1=>A.In                                       Premise(F53)
	S72= A.In=a                                                 Path(S65,S71)
	S73= IMMEXT.Out=>B.In                                       Premise(F54)
	S74= B.In={16{imm[15]},imm}                                 Path(S70,S73)
	S75= CtrlASIDIn=0                                           Premise(F55)
	S76= CtrlCP0=0                                              Premise(F56)
	S77= CP0[ASID]=pid                                          CP0-Hold(S29,S76)
	S78= CtrlEPCIn=0                                            Premise(F57)
	S79= CtrlExCodeIn=0                                         Premise(F58)
	S80= CtrlIMMU=0                                             Premise(F59)
	S81= CtrlPC=0                                               Premise(F60)
	S82= CtrlPCInc=0                                            Premise(F61)
	S83= PC[CIA]=addr                                           PC-Hold(S36,S82)
	S84= PC[Out]=addr+4                                         PC-Hold(S35,S81,S82)
	S85= CtrlIAddrReg=0                                         Premise(F62)
	S86= CtrlICache=0                                           Premise(F63)
	S87= ICache[addr]={1,rs,11,imm}                             ICache-Hold(S39,S86)
	S88= CtrlIR=0                                               Premise(F64)
	S89= [IR]={1,rs,11,imm}                                     IR-Hold(S41,S88)
	S90= CtrlICacheReg=0                                        Premise(F65)
	S91= CtrlIMem=0                                             Premise(F66)
	S92= IMem[{pid,addr}]={1,rs,11,imm}                         IMem-Hold(S44,S91)
	S93= CtrlIRMux=0                                            Premise(F67)
	S94= CtrlGPR=0                                              Premise(F68)
	S95= GPR[rs]=a                                              GPR-Hold(S47,S94)
	S96= CtrlA=1                                                Premise(F69)
	S97= [A]=a                                                  A-Write(S72,S96)
	S98= CtrlB=1                                                Premise(F70)
	S99= [B]={16{imm[15]},imm}                                  B-Write(S74,S98)
	S100= CtrlConditionReg=0                                    Premise(F71)
	S101= CtrlPIDReg=0                                          Premise(F72)

EX	S102= CP0.ASID=pid                                          CP0-Read-ASID(S77)
	S103= PC.CIA=addr                                           PC-Out(S83)
	S104= PC.CIA31_28=addr[31:28]                               PC-Out(S83)
	S105= PC.Out=addr+4                                         PC-Out(S84)
	S106= IR.Out={1,rs,11,imm}                                  IR-Out(S89)
	S107= IR.Out31_26=1                                         IR-Out(S89)
	S108= IR.Out25_21=rs                                        IR-Out(S89)
	S109= IR.Out20_16=11                                        IR-Out(S89)
	S110= IR.Out15_0=imm                                        IR-Out(S89)
	S111= A.Out=a                                               A-Out(S97)
	S112= A.Out1_0={a}[1:0]                                     A-Out(S97)
	S113= A.Out4_0={a}[4:0]                                     A-Out(S97)
	S114= B.Out={16{imm[15]},imm}                               B-Out(S99)
	S115= B.Out1_0={{16{imm[15]},imm}}[1:0]                     B-Out(S99)
	S116= B.Out4_0={{16{imm[15]},imm}}[4:0]                     B-Out(S99)
	S117= A.Out=>CMPU.A                                         Premise(F73)
	S118= CMPU.A=a                                              Path(S111,S117)
	S119= B.Out=>CMPU.B                                         Premise(F74)
	S120= CMPU.B={16{imm[15]},imm}                              Path(S114,S119)
	S121= CMPU.Func=6'b000000                                   Premise(F75)
	S122= CMPU.Out=CompareU(a,{16{imm[15]},imm})                CMPU-CMPU(S118,S120)
	S123= CMPU.zero=CompareU(a,{16{imm[15]},imm})               CMPU-CMPU(S118,S120)
	S124= CMPU.gt=CompareU(a,{16{imm[15]},imm})                 CMPU-CMPU(S118,S120)
	S125= CMPU.lt=CompareU(a,{16{imm[15]},imm})                 CMPU-CMPU(S118,S120)
	S126= CMPU.lt=>ConditionReg.In                              Premise(F76)
	S127= ConditionReg.In=CompareU(a,{16{imm[15]},imm})         Path(S125,S126)
	S128= CtrlASIDIn=0                                          Premise(F77)
	S129= CtrlCP0=0                                             Premise(F78)
	S130= CP0[ASID]=pid                                         CP0-Hold(S77,S129)
	S131= CtrlEPCIn=0                                           Premise(F79)
	S132= CtrlExCodeIn=0                                        Premise(F80)
	S133= CtrlIMMU=0                                            Premise(F81)
	S134= CtrlPC=0                                              Premise(F82)
	S135= CtrlPCInc=0                                           Premise(F83)
	S136= PC[CIA]=addr                                          PC-Hold(S83,S135)
	S137= PC[Out]=addr+4                                        PC-Hold(S84,S134,S135)
	S138= CtrlIAddrReg=0                                        Premise(F84)
	S139= CtrlICache=0                                          Premise(F85)
	S140= ICache[addr]={1,rs,11,imm}                            ICache-Hold(S87,S139)
	S141= CtrlIR=0                                              Premise(F86)
	S142= [IR]={1,rs,11,imm}                                    IR-Hold(S89,S141)
	S143= CtrlICacheReg=0                                       Premise(F87)
	S144= CtrlIMem=0                                            Premise(F88)
	S145= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S92,S144)
	S146= CtrlIRMux=0                                           Premise(F89)
	S147= CtrlGPR=0                                             Premise(F90)
	S148= GPR[rs]=a                                             GPR-Hold(S95,S147)
	S149= CtrlA=0                                               Premise(F91)
	S150= [A]=a                                                 A-Hold(S97,S149)
	S151= CtrlB=0                                               Premise(F92)
	S152= [B]={16{imm[15]},imm}                                 B-Hold(S99,S151)
	S153= CtrlConditionReg=1                                    Premise(F93)
	S154= [ConditionReg]=CompareU(a,{16{imm[15]},imm})          ConditionReg-Write(S127,S153)
	S155= CtrlPIDReg=0                                          Premise(F94)

MEM	S156= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S157= PC.CIA=addr                                           PC-Out(S136)
	S158= PC.CIA31_28=addr[31:28]                               PC-Out(S136)
	S159= PC.Out=addr+4                                         PC-Out(S137)
	S160= IR.Out={1,rs,11,imm}                                  IR-Out(S142)
	S161= IR.Out31_26=1                                         IR-Out(S142)
	S162= IR.Out25_21=rs                                        IR-Out(S142)
	S163= IR.Out20_16=11                                        IR-Out(S142)
	S164= IR.Out15_0=imm                                        IR-Out(S142)
	S165= A.Out=a                                               A-Out(S150)
	S166= A.Out1_0={a}[1:0]                                     A-Out(S150)
	S167= A.Out4_0={a}[4:0]                                     A-Out(S150)
	S168= B.Out={16{imm[15]},imm}                               B-Out(S152)
	S169= B.Out1_0={{16{imm[15]},imm}}[1:0]                     B-Out(S152)
	S170= B.Out4_0={{16{imm[15]},imm}}[4:0]                     B-Out(S152)
	S171= ConditionReg.Out=CompareU(a,{16{imm[15]},imm})        ConditionReg-Out(S154)
	S172= ConditionReg.Out1_0={CompareU(a,{16{imm[15]},imm})}[1:0]ConditionReg-Out(S154)
	S173= ConditionReg.Out4_0={CompareU(a,{16{imm[15]},imm})}[4:0]ConditionReg-Out(S154)
	S174= PC.Out=>CP0.EPCIn                                     Premise(F95)
	S175= CP0.EPCIn=addr+4                                      Path(S159,S174)
	S176= CP0.ExCodeIn=5'h0d                                    Premise(F96)
	S177= CU.TrapAddr=>PC.In                                    Premise(F97)
	S178= CP0.ASID=>PIDReg.In                                   Premise(F98)
	S179= PIDReg.In=pid                                         Path(S156,S178)
	S180= ConditionReg.Out=>CU.lt                               Premise(F99)
	S181= CU.lt=CompareU(a,{16{imm[15]},imm})                   Path(S171,S180)
	S182= CtrlASIDIn=0                                          Premise(F100)
	S183= CtrlCP0=0                                             Premise(F101)
	S184= CP0[ASID]=pid                                         CP0-Hold(S130,S183)
	S185= CtrlEPCIn=0                                           Premise(F102)
	S186= CtrlExCodeIn=0                                        Premise(F103)
	S187= CtrlIMMU=0                                            Premise(F104)
	S188= CtrlPC=0                                              Premise(F105)
	S189= CtrlPCInc=0                                           Premise(F106)
	S190= PC[CIA]=addr                                          PC-Hold(S136,S189)
	S191= PC[Out]=addr+4                                        PC-Hold(S137,S188,S189)
	S192= CtrlIAddrReg=0                                        Premise(F107)
	S193= CtrlICache=0                                          Premise(F108)
	S194= ICache[addr]={1,rs,11,imm}                            ICache-Hold(S140,S193)
	S195= CtrlIR=0                                              Premise(F109)
	S196= [IR]={1,rs,11,imm}                                    IR-Hold(S142,S195)
	S197= CtrlICacheReg=0                                       Premise(F110)
	S198= CtrlIMem=0                                            Premise(F111)
	S199= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S145,S198)
	S200= CtrlIRMux=0                                           Premise(F112)
	S201= CtrlGPR=0                                             Premise(F113)
	S202= GPR[rs]=a                                             GPR-Hold(S148,S201)
	S203= CtrlA=0                                               Premise(F114)
	S204= [A]=a                                                 A-Hold(S150,S203)
	S205= CtrlB=0                                               Premise(F115)
	S206= [B]={16{imm[15]},imm}                                 B-Hold(S152,S205)
	S207= CtrlConditionReg=0                                    Premise(F116)
	S208= [ConditionReg]=CompareU(a,{16{imm[15]},imm})          ConditionReg-Hold(S154,S207)
	S209= CtrlPIDReg=0                                          Premise(F117)

MEM(DMMU1)	S210= CP0.ASID=pid                                          CP0-Read-ASID(S184)
	S211= PC.CIA=addr                                           PC-Out(S190)
	S212= PC.CIA31_28=addr[31:28]                               PC-Out(S190)
	S213= PC.Out=addr+4                                         PC-Out(S191)
	S214= IR.Out={1,rs,11,imm}                                  IR-Out(S196)
	S215= IR.Out31_26=1                                         IR-Out(S196)
	S216= IR.Out25_21=rs                                        IR-Out(S196)
	S217= IR.Out20_16=11                                        IR-Out(S196)
	S218= IR.Out15_0=imm                                        IR-Out(S196)
	S219= A.Out=a                                               A-Out(S204)
	S220= A.Out1_0={a}[1:0]                                     A-Out(S204)
	S221= A.Out4_0={a}[4:0]                                     A-Out(S204)
	S222= B.Out={16{imm[15]},imm}                               B-Out(S206)
	S223= B.Out1_0={{16{imm[15]},imm}}[1:0]                     B-Out(S206)
	S224= B.Out4_0={{16{imm[15]},imm}}[4:0]                     B-Out(S206)
	S225= ConditionReg.Out=CompareU(a,{16{imm[15]},imm})        ConditionReg-Out(S208)
	S226= ConditionReg.Out1_0={CompareU(a,{16{imm[15]},imm})}[1:0]ConditionReg-Out(S208)
	S227= ConditionReg.Out4_0={CompareU(a,{16{imm[15]},imm})}[4:0]ConditionReg-Out(S208)
	S228= CtrlASIDIn=0                                          Premise(F118)
	S229= CtrlCP0=0                                             Premise(F119)
	S230= CP0[ASID]=pid                                         CP0-Hold(S184,S229)
	S231= CtrlEPCIn=0                                           Premise(F120)
	S232= CtrlExCodeIn=0                                        Premise(F121)
	S233= CtrlIMMU=0                                            Premise(F122)
	S234= CtrlPC=0                                              Premise(F123)
	S235= CtrlPCInc=0                                           Premise(F124)
	S236= PC[CIA]=addr                                          PC-Hold(S190,S235)
	S237= PC[Out]=addr+4                                        PC-Hold(S191,S234,S235)
	S238= CtrlIAddrReg=0                                        Premise(F125)
	S239= CtrlICache=0                                          Premise(F126)
	S240= ICache[addr]={1,rs,11,imm}                            ICache-Hold(S194,S239)
	S241= CtrlIR=0                                              Premise(F127)
	S242= [IR]={1,rs,11,imm}                                    IR-Hold(S196,S241)
	S243= CtrlICacheReg=0                                       Premise(F128)
	S244= CtrlIMem=0                                            Premise(F129)
	S245= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S199,S244)
	S246= CtrlIRMux=0                                           Premise(F130)
	S247= CtrlGPR=0                                             Premise(F131)
	S248= GPR[rs]=a                                             GPR-Hold(S202,S247)
	S249= CtrlA=0                                               Premise(F132)
	S250= [A]=a                                                 A-Hold(S204,S249)
	S251= CtrlB=0                                               Premise(F133)
	S252= [B]={16{imm[15]},imm}                                 B-Hold(S206,S251)
	S253= CtrlConditionReg=0                                    Premise(F134)
	S254= [ConditionReg]=CompareU(a,{16{imm[15]},imm})          ConditionReg-Hold(S208,S253)
	S255= CtrlPIDReg=0                                          Premise(F135)

MEM(DMMU2)	S256= CP0.ASID=pid                                          CP0-Read-ASID(S230)
	S257= PC.CIA=addr                                           PC-Out(S236)
	S258= PC.CIA31_28=addr[31:28]                               PC-Out(S236)
	S259= PC.Out=addr+4                                         PC-Out(S237)
	S260= IR.Out={1,rs,11,imm}                                  IR-Out(S242)
	S261= IR.Out31_26=1                                         IR-Out(S242)
	S262= IR.Out25_21=rs                                        IR-Out(S242)
	S263= IR.Out20_16=11                                        IR-Out(S242)
	S264= IR.Out15_0=imm                                        IR-Out(S242)
	S265= A.Out=a                                               A-Out(S250)
	S266= A.Out1_0={a}[1:0]                                     A-Out(S250)
	S267= A.Out4_0={a}[4:0]                                     A-Out(S250)
	S268= B.Out={16{imm[15]},imm}                               B-Out(S252)
	S269= B.Out1_0={{16{imm[15]},imm}}[1:0]                     B-Out(S252)
	S270= B.Out4_0={{16{imm[15]},imm}}[4:0]                     B-Out(S252)
	S271= ConditionReg.Out=CompareU(a,{16{imm[15]},imm})        ConditionReg-Out(S254)
	S272= ConditionReg.Out1_0={CompareU(a,{16{imm[15]},imm})}[1:0]ConditionReg-Out(S254)
	S273= ConditionReg.Out4_0={CompareU(a,{16{imm[15]},imm})}[4:0]ConditionReg-Out(S254)
	S274= CtrlASIDIn=0                                          Premise(F136)
	S275= CtrlCP0=0                                             Premise(F137)
	S276= CP0[ASID]=pid                                         CP0-Hold(S230,S275)
	S277= CtrlEPCIn=0                                           Premise(F138)
	S278= CtrlExCodeIn=0                                        Premise(F139)
	S279= CtrlIMMU=0                                            Premise(F140)
	S280= CtrlPC=0                                              Premise(F141)
	S281= CtrlPCInc=0                                           Premise(F142)
	S282= PC[CIA]=addr                                          PC-Hold(S236,S281)
	S283= PC[Out]=addr+4                                        PC-Hold(S237,S280,S281)
	S284= CtrlIAddrReg=0                                        Premise(F143)
	S285= CtrlICache=0                                          Premise(F144)
	S286= ICache[addr]={1,rs,11,imm}                            ICache-Hold(S240,S285)
	S287= CtrlIR=0                                              Premise(F145)
	S288= [IR]={1,rs,11,imm}                                    IR-Hold(S242,S287)
	S289= CtrlICacheReg=0                                       Premise(F146)
	S290= CtrlIMem=0                                            Premise(F147)
	S291= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S245,S290)
	S292= CtrlIRMux=0                                           Premise(F148)
	S293= CtrlGPR=0                                             Premise(F149)
	S294= GPR[rs]=a                                             GPR-Hold(S248,S293)
	S295= CtrlA=0                                               Premise(F150)
	S296= [A]=a                                                 A-Hold(S250,S295)
	S297= CtrlB=0                                               Premise(F151)
	S298= [B]={16{imm[15]},imm}                                 B-Hold(S252,S297)
	S299= CtrlConditionReg=0                                    Premise(F152)
	S300= [ConditionReg]=CompareU(a,{16{imm[15]},imm})          ConditionReg-Hold(S254,S299)
	S301= CtrlPIDReg=0                                          Premise(F153)

WB	S302= CP0.ASID=pid                                          CP0-Read-ASID(S276)
	S303= PC.CIA=addr                                           PC-Out(S282)
	S304= PC.CIA31_28=addr[31:28]                               PC-Out(S282)
	S305= PC.Out=addr+4                                         PC-Out(S283)
	S306= IR.Out={1,rs,11,imm}                                  IR-Out(S288)
	S307= IR.Out31_26=1                                         IR-Out(S288)
	S308= IR.Out25_21=rs                                        IR-Out(S288)
	S309= IR.Out20_16=11                                        IR-Out(S288)
	S310= IR.Out15_0=imm                                        IR-Out(S288)
	S311= A.Out=a                                               A-Out(S296)
	S312= A.Out1_0={a}[1:0]                                     A-Out(S296)
	S313= A.Out4_0={a}[4:0]                                     A-Out(S296)
	S314= B.Out={16{imm[15]},imm}                               B-Out(S298)
	S315= B.Out1_0={{16{imm[15]},imm}}[1:0]                     B-Out(S298)
	S316= B.Out4_0={{16{imm[15]},imm}}[4:0]                     B-Out(S298)
	S317= ConditionReg.Out=CompareU(a,{16{imm[15]},imm})        ConditionReg-Out(S300)
	S318= ConditionReg.Out1_0={CompareU(a,{16{imm[15]},imm})}[1:0]ConditionReg-Out(S300)
	S319= ConditionReg.Out4_0={CompareU(a,{16{imm[15]},imm})}[4:0]ConditionReg-Out(S300)
	S320= CtrlASIDIn=0                                          Premise(F154)
	S321= CtrlCP0=0                                             Premise(F155)
	S322= CP0[ASID]=pid                                         CP0-Hold(S276,S321)
	S323= CtrlEPCIn=0                                           Premise(F156)
	S324= CtrlExCodeIn=0                                        Premise(F157)
	S325= CtrlIMMU=0                                            Premise(F158)
	S326= CtrlPC=0                                              Premise(F159)
	S327= CtrlPCInc=0                                           Premise(F160)
	S328= PC[CIA]=addr                                          PC-Hold(S282,S327)
	S329= PC[Out]=addr+4                                        PC-Hold(S283,S326,S327)
	S330= CtrlIAddrReg=0                                        Premise(F161)
	S331= CtrlICache=0                                          Premise(F162)
	S332= ICache[addr]={1,rs,11,imm}                            ICache-Hold(S286,S331)
	S333= CtrlIR=0                                              Premise(F163)
	S334= [IR]={1,rs,11,imm}                                    IR-Hold(S288,S333)
	S335= CtrlICacheReg=0                                       Premise(F164)
	S336= CtrlIMem=0                                            Premise(F165)
	S337= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S291,S336)
	S338= CtrlIRMux=0                                           Premise(F166)
	S339= CtrlGPR=0                                             Premise(F167)
	S340= GPR[rs]=a                                             GPR-Hold(S294,S339)
	S341= CtrlA=0                                               Premise(F168)
	S342= [A]=a                                                 A-Hold(S296,S341)
	S343= CtrlB=0                                               Premise(F169)
	S344= [B]={16{imm[15]},imm}                                 B-Hold(S298,S343)
	S345= CtrlConditionReg=0                                    Premise(F170)
	S346= [ConditionReg]=CompareU(a,{16{imm[15]},imm})          ConditionReg-Hold(S300,S345)
	S347= CtrlPIDReg=0                                          Premise(F171)

POST	S322= CP0[ASID]=pid                                         CP0-Hold(S276,S321)
	S328= PC[CIA]=addr                                          PC-Hold(S282,S327)
	S329= PC[Out]=addr+4                                        PC-Hold(S283,S326,S327)
	S332= ICache[addr]={1,rs,11,imm}                            ICache-Hold(S286,S331)
	S334= [IR]={1,rs,11,imm}                                    IR-Hold(S288,S333)
	S337= IMem[{pid,addr}]={1,rs,11,imm}                        IMem-Hold(S291,S336)
	S340= GPR[rs]=a                                             GPR-Hold(S294,S339)
	S342= [A]=a                                                 A-Hold(S296,S341)
	S344= [B]={16{imm[15]},imm}                                 B-Hold(S298,S343)
	S346= [ConditionReg]=CompareU(a,{16{imm[15]},imm})          ConditionReg-Hold(S300,S345)

