
*** Running vivado
    with args -log pipeline_divider.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_divider.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/jdiro/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source pipeline_divider.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:UsersjdiroDesktopivado-boards-master' does not exist, it will not be used to search board files.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1092.258 ; gain = 0.000
Command: synth_design -top pipeline_divider -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15704
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline_divider' [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:23]
	Parameter n bound to: 14 - type: integer 
	Parameter B bound to: 8 - type: integer 
	Parameter D bound to: 16 - type: integer 
WARNING: [Synth 8-324] index 8 out of range [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:99]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:99]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:99]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:99]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:99]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:99]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_divider' (1#1) [C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.srcs/sources_1/new/pipline_divider.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1092.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1092.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1092.258 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 13    
+---Registers : 
	               14 Bit    Registers := 28    
	                8 Bit    Registers := 15    
+---Muxes : 
	   2 Input   14 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1116.250 ; gain = 23.992
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1122.926 ; gain = 30.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pipeline_divider | remainder_reg_reg[9][2]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[8][2]  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[7][2]  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[6][2]  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[5][2]  | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[4][2]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[3][2]  | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[2][2]  | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | quotient_reg_reg[0][7]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | quotient_reg_reg[0][6]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | quotient_reg_reg[0][5]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | quotient_reg_reg[0][4]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | quotient_reg_reg[0][3]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|pipeline_divider | remainder_reg_reg[10][2] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+-----------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |    73|
|4     |LUT2   |    80|
|5     |LUT3   |     8|
|6     |LUT4   |    10|
|7     |LUT5   |    15|
|8     |LUT6   |     9|
|9     |SRL16E |    15|
|10    |FDCE   |   116|
|11    |FDRE   |    15|
|12    |IBUF   |    13|
|13    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   389|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1123.117 ; gain = 30.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1135.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1238.984 ; gain = 146.727
INFO: [Common 17-1381] The checkpoint 'C:/Users/jdiro/Desktop/git/Verilog Tests/pipeline_divider/pipeline_divider.runs/synth_1/pipeline_divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_divider_utilization_synth.rpt -pb pipeline_divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 10 11:56:14 2021...
