--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml oefening1.twx oefening1.ncd -o oefening1.twr oefening1.pcf
-ucf ucffile.ucf

Design file:              oefening1.ncd
Physical constraint file: oefening1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |led<0>         |    6.745|
sw<0>          |led<1>         |    6.055|
sw<0>          |led<2>         |    7.256|
sw<0>          |led<3>         |    6.971|
sw<0>          |led<4>         |    7.454|
sw<0>          |led<5>         |    6.875|
sw<0>          |led<6>         |    8.264|
sw<0>          |led<7>         |    8.884|
sw<1>          |led<0>         |    7.680|
sw<1>          |led<1>         |    6.965|
sw<1>          |led<2>         |    7.416|
sw<1>          |led<3>         |    7.138|
sw<1>          |led<4>         |    6.907|
sw<1>          |led<5>         |    6.353|
sw<1>          |led<6>         |    7.080|
sw<1>          |led<7>         |    7.642|
sw<2>          |led<0>         |    8.490|
sw<2>          |led<1>         |    7.840|
sw<2>          |led<2>         |    7.581|
sw<2>          |led<3>         |    7.361|
sw<2>          |led<4>         |    7.595|
sw<2>          |led<5>         |    7.081|
sw<2>          |led<6>         |    6.695|
sw<2>          |led<7>         |    7.288|
---------------+---------------+---------+


Analysis completed Mon Apr 28 09:21:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 82 MB



