{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-331,-428",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD -left
preplace port pcie1_refclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port pcie_mgt_1 -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD -left
preplace port port-id_pcie_perst_l -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus hbm_cattrip -pg 1 -lvl 5 -x 1040 -y 60 -defaultsOSRD
preplace inst pcie0_bridge -pg 1 -lvl 1 -x 150 -y 140 -swap {0 1 2 3 4 5 6 7 44 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 8 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76} -defaultsOSRD -pinDir pcie_mgt left -pinY pcie_mgt 70L -pinDir pcie_refclk left -pinY pcie_refclk 90L -pinDir M_AXI_B right -pinY M_AXI_B 70R -pinDir S_AXI_B right -pinY S_AXI_B 0R -pinDir pcie_perst left -pinY pcie_perst 110L -pinDir axi_aclk right -pinY axi_aclk 90R -pinDir axi_aresetn right -pinY axi_aresetn 110R
preplace inst smartconnect -pg 1 -lvl 2 -x 460 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 59 58} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 20L
preplace inst gnd -pg 1 -lvl 4 -x 940 -y 60 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst control -pg 1 -lvl 3 -x 730 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 33 32 20 26 23 27 21 24 28 29 22 25 30 31} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 540L -pinDir resetn left -pinY resetn 520L -pinDir start_write_0 left -pinY start_write_0 20L -pinDir start_write_1 left -pinY start_write_1 220L -pinDir start_read_0 left -pinY start_read_0 80L -pinDir start_read_1 left -pinY start_read_1 240L -pinBusDir read_time_0 left -pinBusY read_time_0 40L -pinBusDir write_time_0 left -pinBusY write_time_0 100L -pinBusDir read_time_1 left -pinBusY read_time_1 260L -pinBusDir write_time_1 left -pinBusY write_time_1 280L -pinDir read_busy_0 left -pinY read_busy_0 60L -pinDir write_busy_0 left -pinY write_busy_0 120L -pinDir read_busy_1 left -pinY read_busy_1 300L -pinDir write_busy_1 left -pinY write_busy_1 320L
preplace inst axi4_traffic_gen_0 -pg 1 -lvl 2 -x 460 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 41 42 39 40 43} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 60L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L -pinDir start_write right -pinY start_write 0R -pinDir start_read right -pinY start_read 60R -pinBusDir write_time right -pinBusY write_time 80R -pinBusDir read_time right -pinBusY read_time 20R -pinDir read_busy right -pinY read_busy 40R -pinDir write_busy right -pinY write_busy 100R
preplace inst axi4_traffic_gen_1 -pg 1 -lvl 2 -x 460 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40 42 43} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 60L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L -pinDir start_write right -pinY start_write 0R -pinDir start_read right -pinY start_read 20R -pinBusDir write_time right -pinBusY write_time 60R -pinBusDir read_time right -pinBusY read_time 40R -pinDir read_busy right -pinY read_busy 80R -pinDir write_busy right -pinY write_busy 100R
preplace inst pcie1_bridge -pg 1 -lvl 1 -x 150 -y 340 -defaultsOSRD -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir S_AXI_B right -pinY S_AXI_B 0R -pinDir pcie_perst left -pinY pcie_perst 40L -pinDir sys_clk right -pinY sys_clk 20R -pinDir sys_resetn right -pinY sys_resetn 40R
preplace netloc axi4_traffic_gen_0_read_busy 1 2 1 NJ 120
preplace netloc axi4_traffic_gen_0_read_time 1 2 1 NJ 100
preplace netloc axi4_traffic_gen_0_write_busy 1 2 1 N 180
preplace netloc axi4_traffic_gen_0_write_time 1 2 1 N 160
preplace netloc axi4_traffic_gen_1_read_busy 1 2 1 N 360
preplace netloc axi4_traffic_gen_1_read_time 1 2 1 N 320
preplace netloc axi4_traffic_gen_1_write_busy 1 2 1 N 380
preplace netloc axi4_traffic_gen_1_write_time 1 2 1 N 340
preplace netloc control_start_read_0 1 2 1 N 140
preplace netloc control_start_read_1 1 2 1 N 300
preplace netloc control_start_write_0 1 2 1 NJ 80
preplace netloc control_start_write_1 1 2 1 N 280
preplace netloc gnd_dout 1 4 1 NJ 60
preplace netloc pcie_bridge_0_axi_aclk 1 1 2 280J 600 N
preplace netloc pcie_bridge_0_axi_aresetn 1 1 2 320J 580 N
preplace netloc sys_rst_n_0_1 1 0 1 20J 250n
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 230
preplace netloc PCIE_REFCLK_0_1 1 0 1 NJ 360
preplace netloc S_AXI_B_1 1 1 1 N 340
preplace netloc axi4_traffic_gen_0_M_AXI 1 1 1 N 140
preplace netloc pcie1_bridge_pcie_mgt_0 1 0 1 NJ 340
preplace netloc pcie_bridge_0_M_AXI_B 1 1 1 300 210n
preplace netloc smartconnect_M00_AXI 1 2 1 600 60n
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 210
levelinfo -pg 1 0 150 460 730 940 1040
pagesize -pg 1 -db -bbox -sgen -140 0 1210 660
",
   "No Loops_ScaleFactor":"0.845455",
   "No Loops_TopLeft":"-174,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port SYSCLK2 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_QSFP28_0_ACTIVITY_LED -pg 1 -lvl 4 -x 720 -y 80 -defaultsOSRD
preplace port port-id_HBM_CATTRIP_LS -pg 1 -lvl 4 -x 720 -y 60 -defaultsOSRD
preplace inst blinky -pg 1 -lvl 3 -x 600 -y 70 -defaultsOSRD
preplace inst clock_buffer -pg 1 -lvl 2 -x 360 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 1 -x 120 -y -210 -defaultsOSRD
preplace netloc blinky_cattrip 1 3 1 NJ 60
preplace netloc blinky_led 1 3 1 NJ 80
preplace netloc util_ds_buf_1_IBUF_OUT 1 2 1 NJ 70
preplace netloc SYSCLK2_1 1 0 2 NJ 70 N
levelinfo -pg 1 0 120 360 600 720
pagesize -pg 1 -db -bbox -sgen -120 -290 950 270
"
}
0
