// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2023-2024 BOSC */

/dts-v1/;
#include <dt-bindings/interrupt-controller/irq.h>
/ {
	compatible = "bosc,kmh-v2-dev";
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <0x1000000>; /* 1Mhz */

		cpu0: cpu@0 {
			compatible = "bosc,kmh-v2", "riscv";
			device_type = "cpu";
			riscv,isa = "rv64imafdcvh_sstc_sscofpmf_smaia_ssaia";
			riscv,isa-base = "rv64i";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
					       "v", "h", "sstc", "sscofpmf","smaia","ssaia";
			reg = <0>;

			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;

			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;

			mmu-type = "riscv,sv39";
			next-level-cache = <&l2_cache>;
                        status = "disabled";

			intc_cpu0: interrupt-controller {
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				#interrupt-cells = <1>;
			};
		};
		cpu1: cpu@1 {
			compatible = "bosc,kmh-v2", "riscv";
			device_type = "cpu";
			riscv,isa = "rv64imafdcvh_sstc_sscofpmf_smaia_ssaia";
			riscv,isa-base = "rv64i";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
					       "v", "h", "sstc", "sscofpmf","smaia","ssaia";
			reg = <1>;

			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;

			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;

			mmu-type = "riscv,sv39";
			next-level-cache = <&l2_cache>;
                        status = "disabled";

			intc_cpu1: interrupt-controller {
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				#interrupt-cells = <1>;
			};
		};
		cpu2: cpu@2 {
			compatible = "bosc,kmh-v2", "riscv";
			device_type = "cpu";
			riscv,isa = "rv64imafdcvh_sstc_sscofpmf_smaia_ssaia";
			riscv,isa-base = "rv64i";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
					       "v", "h", "sstc", "sscofpmf","smaia","ssaia";
			reg = <2>;

			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;

			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;

			mmu-type = "riscv,sv39";
			next-level-cache = <&l2_cache>;
                        status = "disabled";
			intc_cpu2: interrupt-controller {
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				#interrupt-cells = <1>;
			};
		};
		cpu3: cpu@3 {
			compatible = "bosc,kmh-v2", "riscv";
			device_type = "cpu";
			riscv,isa = "rv64imafdcvh_sstc_sscofpmf_smaia_ssaia";
			riscv,isa-base = "rv64i";
			riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
					       "v", "h", "sstc", "sscofpmf","smaia","ssaia";
			reg = <3>;

			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;

			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;

			mmu-type = "riscv,sv39";
			next-level-cache = <&l2_cache>;
                        status = "disabled";
			intc_cpu3: interrupt-controller {
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				#interrupt-cells = <1>;
			};
		};

		l2_cache: l2-cache {
			compatible = "cache";
			cache-block-size = <64>;
			cache-level = <2>;
			cache-size = <1048576>; /* 1MiB */
			cache-unified;
		};
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "bosc,kmh-v2-soc", "simple-bus";
		ranges;

		clint: timer@38000000 {
			compatible = "riscv,clint0";
			reg = <0x0 0x38000000 0x0 0x10000>;
			interrupts-extended = <&intc_cpu0 3>, <&intc_cpu0 7>,<&intc_cpu1 3>, <&intc_cpu1 7>,<&intc_cpu2 3>, <&intc_cpu2 7>,<&intc_cpu3 3>, <&intc_cpu3 7>;
		};

		imsics_m: imsics@3a800000 {
			riscv,num-ids = <0xff>;
			reg = <0x0 0x3a800000 0x0 0x4000>;
			interrupts-extended = <&intc_cpu0 0x0b>,<&intc_cpu1 0x0b>,<&intc_cpu2 0x0b>,<&intc_cpu3 0x0b>;
			msi-controller;
			interrupt-controller;
			#interrupt-cells = <0x00>;
			compatible = "riscv,imsics";
		};

		imsics_s: imsics@3b000000 {
			riscv,num-ids = <0xff>;
			reg = <0x0 0x3b000000 0x0 0x4000>;
			interrupts-extended = <&intc_cpu0 0x09>,<&intc_cpu1 0x09>,<&intc_cpu2 0x09>,<&intc_cpu3 0x09>;
			msi-controller;
			interrupt-controller;
			#interrupt-cells = <0x00>;
			compatible = "riscv,imsics";
		};

		imsic_test@0 {
			compatible = "imsic,test";
			msi-parent = <&imsics_s>;
		};

		aplic_s: aplic@31120000 {
			riscv,num-sources = <0x60>;
			reg = <0x0 0x31120000 0x0 0x8000>;
			msi-parent = <&imsics_s>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			compatible = "riscv,aplic";
		};

		aplic_m: aplic@31100000 {
			riscv,delegate = <&aplic_s 0x01 0x60>;
			riscv,children = <&aplic_s>;
			riscv,num-sources = <0x60>;
			reg = <0x0 0x31100000 0x0 0x8000>;
			msi-parent = <&imsics_m>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			compatible = "riscv,aplic";
		};

		uart0: serial@310b0000 {
			compatible = "ns16550a";
			reg = <0x0 0x310b0000 0x0 0x10000>;
			reg-shift = <0x02>;
			reg-io-width = <0x04>;
			interrupt-parent = <&aplic_s>;
			interrupts = <10 0x04>;
			clock-frequency = <50000000>;
			current-speed = <115200>;
                        status = "okay";
		};

		xdma_clkc: misc_clk_0 {
			#clock-cells = <0>;
			clock-frequency = <10000000>;
			compatible = "fixed-clock";
		};

		xdma_0: pcie@32000000 {
			#address-cells = <3>;
			#interrupt-cells = <1>;
			#size-cells = <2>;
			clock-names = "sys_clk", "sys_clk_gt";
			clocks = <&xdma_clkc>, <&xdma_clkc>;
			compatible = "xlnx,xdma-host-3.00";
			device_type = "pci";
			interrupt-map =	<0x0 0 0 1 &pcie_intc_0 1>,
							<0x0 0 0 2 &pcie_intc_0 2>,
							<0x0 0 0 3 &pcie_intc_0 3>,
							<0x0 0 0 4 &pcie_intc_0 4>;
			interrupt-map-mask = <0x0 0 0 7>;
			interrupt-names = "misc", "msi0", "msi1";
			interrupt-parent = <&aplic_s>;
			msi-parent = <&imsics_s>;
			interrupts = <12 IRQ_TYPE_EDGE_RISING>, <13 IRQ_TYPE_EDGE_RISING>, <14 IRQ_TYPE_EDGE_RISING>;
			bus-range = <0x00 0x2>;
			ranges = <0x02000000 0x00000000 0x40000000 0x00000000 0x60000000 0x00000000 0x20000000>;
			reg = <0x00000000 0x32000000  0x0 0x1000000>;
			status = "disable";
			pcie_intc_0: interrupt-controller {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupt-controller ;
			};
		};
		/* for qemu */
		virt_rc: pci@32000000 {
			#size-cells = <0x02>;
			#interrupt-cells = <0x01>;
			#address-cells = <0x03>;
			interrupt-map-mask = <0x1800 0x00 0x00 0x07>;
			interrupt-map =<0x00   0x00 0x00 0x01 &aplic_s 0x20 0x04
							0x00   0x00 0x00 0x02 &aplic_s 0x21 0x04
							0x00   0x00 0x00 0x03 &aplic_s 0x22 0x04
							0x00   0x00 0x00 0x04 &aplic_s 0x23 0x04
							0x800  0x00 0x00 0x01 &aplic_s 0x21 0x04
							0x800  0x00 0x00 0x02 &aplic_s 0x22 0x04
							0x800  0x00 0x00 0x03 &aplic_s 0x23 0x04
							0x800  0x00 0x00 0x04 &aplic_s 0x20 0x04
							0x1000 0x00 0x00 0x01 &aplic_s 0x22 0x04
							0x1000 0x00 0x00 0x02 &aplic_s 0x23 0x04
							0x1000 0x00 0x00 0x03 &aplic_s 0x20 0x04
							0x1000 0x00 0x00 0x04 &aplic_s 0x21 0x04
							0x1800 0x00 0x00 0x01 &aplic_s 0x23 0x04
							0x1800 0x00 0x00 0x02 &aplic_s 0x20 0x04
							0x1800 0x00 0x00 0x03 &aplic_s 0x21 0x04
							0x1800 0x00 0x00 0x04 &aplic_s 0x22 0x04>;
			msi-parent = <&imsics_s>;
			ranges = <0x01000000 0x00 0x00 0x00 0x3000000 0x00 0x10000  0x02000000 0x00000000 0x60000000 0x00000000 0x60000000 0x00000000 0x20000000>;
			reg = <0x00000000 0x32000000  0x0 0x1000000>;
			dma-coherent;
			bus-range = <0x00 0xff>;
			linux,pci-domain = <0x00>;
			device_type = "pci";
			compatible = "pci-host-ecam-generic";
			status = "disable";
		};
	};

	memory: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x80000000>;
	};
};
