	.arch armv7-a
	.fpu softvfp
	.eabi_attribute 20, 1
	.eabi_attribute 21, 1
	.eabi_attribute 23, 3
	.eabi_attribute 24, 1
	.eabi_attribute 25, 1
	.eabi_attribute 26, 2
	.eabi_attribute 30, 2
	.eabi_attribute 18, 4
	.file	"vdm_hal_real8.c"
@ GNU C (Hisilicon_v200(gcc4.4-290+glibc-2.11+eabi+nptl)) version 4.4.1 (arm-hisiv200-linux-gnueabi)
@	compiled by GNU C version 4.1.1 20061011 (Red Hat 4.1.1-30), GMP version 4.3.1, MPFR version 2.4.2.
@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
@ options passed:  -nostdinc
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/arch/arm/include
@ -Iarch/arm/include/generated
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/include
@ -Iinclude
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/arch/arm/include/uapi
@ -Iarch/arm/include/generated/uapi
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/include/uapi
@ -Iinclude/generated/uapi
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/drivers/msp/vfmw/vfmw_v4.0
@ -Idrivers/msp/vfmw/vfmw_v4.0
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/arch/arm/mach-s40/include
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/common/include
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/common/drv/include
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/drv/memmap
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/model/scd
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/common/softlib
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/common
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/common/syntax
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiSCDV200
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiVDHV100
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiVDHV200R001
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiVDHV200R002
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiVDHV200R003
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiVDHV200R004
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/model/rawpacket
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/product/Hi3716CV200/osal/linux_kernel
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/product/Hi3716CV200
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiDNR
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/driver/HiBTLV100
@ -I/release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/../../../source/msp/drv/vfmw/vfmw_v4.0/firmware/common_test/vdecko
@ -imultilib armv7a_soft -iprefix
@ /opt/hisi-linux/x86-arm/arm-hisiv200-linux/bin/../lib/gcc/arm-hisiv200-linux-gnueabi/4.4.1/
@ -isysroot /opt/hisi-linux/x86-arm/arm-hisiv200-linux/bin/../target
@ -D__KERNEL__ -D__LINUX_ARM_ARCH__=7 -Uarm -DCHIP_TYPE_hi3716cv200
@ -DSDK_VERSION=HiSTBLinuxV100R002C01SPC020 -DHI_GPIOI2C_SUPPORT
@ -DHI_LOG_SUPPORT=1 -DHI_LOG_LEVEL=4 -DHI_PROC_SUPPORT=1
@ -DHI_KEYLED_SUPPORT -DHI_HDCP_SUPPORT -DHI_SCI_SUPPORT -DHI_VI_SUPPORT
@ -DHI_VENC_SUPPORT -DHI_AENC_SUPPORT -DHI_PQ_SUPPORT -DENV_ARMLINUX_KERNEL
@ -DDNR_DISABLE -DSCD_MP4_SLICE_ENABLE -DSUPPORT_JPEG_444
@ -DVFMW_EXTRA_TYPE_DEFINE -DPRODUCT_STB -D__VFMW_REGISTER_ISR__
@ -DVFMW_VDH_V200R004_SUPPORT -DVFMW_H264_SUPPORT -DVFMW_MVC_SUPPORT
@ -DVFMW_MPEG2_SUPPORT -DVFMW_MPEG4_SUPPORT -DVFMW_AVS_SUPPORT
@ -DVFMW_VC1_SUPPORT -DVFMW_BPD_H_SUPPORT -DVFMW_REAL8_SUPPORT
@ -DVFMW_REAL9_SUPPORT -DVFMW_VP6_SUPPORT -DVFMW_VP8_SUPPORT
@ -DVFMW_DIVX3_SUPPORT -DVFMW_H263_SUPPORT -DVFMW_JPEG_SUPPORT
@ -DVFMW_RAW_SUPPORT -DVFMW_USER_SUPPORT -DCFG_MAX_CHAN_NUM=16
@ -DCFG_MAX_CHAN_NUM=16 -DVFMW_DPRINT_SUPPORT -DVFMW_SCD_LOWDLY_SUPPORT
@ -DVFMW_AVSPLUS_SUPPORT -DVFMW_MODULE_LOWDLY_SUPPORT
@ -DVFMW_SYSTEM_REG_DISABLE -DHI_VDEC_SVDEC_BUILTIN -DKBUILD_STR(s)=#s
@ -DKBUILD_BASENAME=KBUILD_STR(vdm_hal_real8)
@ -DKBUILD_MODNAME=KBUILD_STR(hi_vfmw) -isystem
@ /opt/hisi-linux/x86-arm/arm-hisiv200-linux/bin/../lib/gcc/arm-hisiv200-linux-gnueabi/4.4.1/include
@ -include
@ /release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/include/linux/kconfig.h
@ -MD
@ drivers/msp/vfmw/vfmw_v4.0/firmware/driver/HiVDHV200R004/.vdm_hal_real8.o.d
@ /release/HiSTBLinuxV100R002C01SPC020/source/kernel/linux-3.10.y/drivers/msp/vfmw/vfmw_v4.0/firmware/driver/HiVDHV200R004/vdm_hal_real8.c
@ -mlittle-endian -mapcs -mno-sched-prolog -mabi=aapcs-linux
@ -mno-thumb-interwork -marm -march=armv7-a -msoft-float -auxbase-strip
@ drivers/msp/vfmw/vfmw_v4.0/firmware/driver/HiVDHV200R004/vdm_hal_real8.o
@ -O2 -Wall -Wundef -Wstrict-prototypes -Wno-trigraphs
@ -Werror-implicit-function-declaration -Wno-format-security
@ -Wframe-larger-than=1024 -Wdeclaration-after-statement -Wno-pointer-sign
@ -p -fno-strict-aliasing -fno-common -fno-delete-null-pointer-checks
@ -fno-dwarf2-cfi-asm -fstack-protector -funwind-tables
@ -fno-omit-frame-pointer -fno-optimize-sibling-calls -fno-strict-overflow
@ -fconserve-stack -fno-pic -fverbose-asm
@ options enabled:  -falign-loops -fargument-alias -fauto-inc-dec
@ -fbranch-count-reg -fcaller-saves -fcprop-registers -fcrossjumping
@ -fcse-follow-jumps -fdefer-pop -fearly-inlining
@ -feliminate-unused-debug-types -fexpensive-optimizations
@ -fforward-propagate -ffunction-cse -fgcse -fgcse-lm
@ -fguess-branch-probability -fident -fif-conversion -fif-conversion2
@ -findirect-inlining -finline -finline-functions-called-once
@ -finline-small-functions -fipa-cp -fipa-pure-const -fipa-reference
@ -fira-share-save-slots -fira-share-spill-slots -fivopts
@ -fkeep-static-consts -fleading-underscore -fmath-errno -fmerge-constants
@ -fmerge-debug-strings -fmove-loop-invariants -foptimize-register-move
@ -fpeephole -fpeephole2 -fprofile -fpromote-loop-indices
@ -freg-struct-return -fregmove -frename-registers -freorder-blocks
@ -freorder-functions -frerun-cse-after-loop -fsched-interblock
@ -fsched-spec -fsched-stalled-insns-dep -fschedule-insns -fschedule-insns2
@ -fsection-anchors -fsigned-zeros -fsplit-ivs-in-unroller
@ -fsplit-wide-types -fstack-protector -fthread-jumps -ftoplevel-reorder
@ -ftrapping-math -ftree-builtin-call-dce -ftree-ccp -ftree-ch
@ -ftree-copy-prop -ftree-copyrename -ftree-cselim -ftree-dce
@ -ftree-dominator-opts -ftree-dse -ftree-fre -ftree-loop-im
@ -ftree-loop-ivcanon -ftree-loop-optimize -ftree-parallelize-loops=
@ -ftree-pre -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-sra
@ -ftree-switch-conversion -ftree-ter -ftree-vect-loop-version -ftree-vrp
@ -funit-at-a-time -funroll-loops -funwind-tables -fverbose-asm -fweb
@ -fzero-initialized-in-bss -mapcs-frame -mglibc -mlittle-endian

@ Compiler executable checksum: fa59e0bd179ef45b3a3c3e6f3383fdac

	.text
	.align	2
	.global	RV8HAL_V200R004_InitHal
	.type	RV8HAL_V200R004_InitHal, %function
RV8HAL_V200R004_InitHal:
	.fnstart
.LFB1509:
	@ args = 0, pretend = 0, frame = 0
	@ frame_needed = 1, uses_anonymous_args = 0
	.movsp ip
	mov	ip, sp	@,
	stmfd	sp!, {fp, ip, lr, pc}	@,
	.pad #4
	.save {fp, ip, lr}
	.setfp fp, ip, #-4
	sub	fp, ip, #4	@,,
	push	{lr}
	bl	__gnu_mcount_nc
	mov	r0, #0	@,
	ldmfd	sp, {fp, sp, pc}	@
	.fnend
	.size	RV8HAL_V200R004_InitHal, .-RV8HAL_V200R004_InitHal
	.align	2
	.global	RV8HAL_V200R004_StartVDH
	.type	RV8HAL_V200R004_StartVDH, %function
RV8HAL_V200R004_StartVDH:
	.fnstart
.LFB1514:
	@ args = 0, pretend = 0, frame = 0
	@ frame_needed = 1, uses_anonymous_args = 0
	.movsp ip
	mov	ip, sp	@,
	stmfd	sp!, {fp, ip, lr, pc}	@,
	.pad #4
	.save {fp, ip, lr}
	.setfp fp, ip, #-4
	sub	fp, ip, #4	@,,
	push	{lr}
	bl	__gnu_mcount_nc
	movw	r1, #:lower16:.LC0	@,
	mov	r0, #2	@,
	movt	r1, #:upper16:.LC0	@,
	bl	dprint_vfmw	@
	ldmfd	sp, {fp, sp, pc}	@
	.fnend
	.size	RV8HAL_V200R004_StartVDH, .-RV8HAL_V200R004_StartVDH
	.align	2
	.global	RV8HAL_V200R004_WriteSliceMsg
	.type	RV8HAL_V200R004_WriteSliceMsg, %function
RV8HAL_V200R004_WriteSliceMsg:
	.fnstart
.LFB1513:
	@ args = 0, pretend = 0, frame = 32
	@ frame_needed = 1, uses_anonymous_args = 0
	.movsp ip
	mov	ip, sp	@,
	stmfd	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}	@,
	.pad #4
	.save {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	.setfp fp, ip, #-4
	sub	fp, ip, #4	@,,
	.pad #36
	sub	sp, sp, #36	@,,
	push	{lr}
	bl	__gnu_mcount_nc
	mov	r4, r0	@ pHwMem, pHwMem
	mov	r7, r1	@ pRv8DecParam, pRv8DecParam
	mov	r0, #2	@,
	movw	r1, #:lower16:.LC1	@,
	movt	r1, #:upper16:.LC1	@,
	bl	dprint_vfmw	@
	ldr	r2, [r4, #44]	@ <variable>.MsgSlotAddr, <variable>.MsgSlotAddr
	bic	r0, r2, #15	@ tmp218, <variable>.MsgSlotAddr,
	add	r3, r0, #256	@, tmp218,
	str	r3, [fp, #-72]	@, %sfp
	mov	r0, r3	@,
	bl	MEM_Phy2Vir	@
	subs	r1, r0, #0	@,
	str	r1, [fp, #-56]	@, %sfp
	beq	.L26	@,
	ldr	ip, [r7, #116]	@ <variable>.first_mb_in_slice, <variable>.first_mb_in_slice
	cmp	ip, #0	@ <variable>.first_mb_in_slice,
	streq	ip, [fp, #-68]	@ <variable>.first_mb_in_slice, %sfp
	bne	.L27	@,
.L9:
	ldr	r2, [r7, #36]	@ <variable>.TotalSliceNum, <variable>.TotalSliceNum
	cmp	r2, #0	@ <variable>.TotalSliceNum,
	beq	.L17	@,
	ldr	r6, [r7, #116]	@ prephitmp.568, <variable>.first_mb_in_slice
	mov	r8, r7	@ pRv8DecParam, pRv8DecParam
	ldr	r3, [r7, #72]	@ prephitmp.601, <variable>.first_mb_in_slice
	sub	sl, fp, #48	@ tmp430,,
	mov	r5, #0	@ i,
	mov	r9, #44	@ tmp431,
	mov	r7, r6	@ prephitmp.568, prephitmp.568
	b	.L16	@
.L10:
	add	r5, r5, #1	@ i, i,
	cmp	r2, r5	@ <variable>.TotalSliceNum, i
	bls	.L17	@,
.L28:
	sub	r7, r5, #1	@ tmp422, i,
	mla	r1, r9, r5, r8	@ tmp420, tmp431, i, pRv8DecParam
	mla	r3, r9, r7, r8	@ tmp426, tmp431, tmp422, pRv8DecParam
	ldr	r7, [r1, #116]	@ prephitmp.568, <variable>.first_mb_in_slice
	ldr	r3, [r3, #116]	@ prephitmp.601, <variable>.first_mb_in_slice
.L16:
	subs	r0, r5, #0	@, i,
	movne	r0, #1	@
	cmp	r7, r3	@ prephitmp.568, prephitmp.601
	movgt	r0, #0	@,,
	cmp	r0, #0	@ tmp276,
	mov	r7, r0	@ tmp276,
	bne	.L10	@,
	mul	lr, r9, r5	@, tmp431, i
	ldr	r6, [fp, #-68]	@, %sfp
	str	r0, [fp, #-48]	@ tmp276, D32
	mov	r3, r0	@ tmp283, tmp276
	add	ip, r5, r6	@ D.32509, i,
	mov	r0, #4	@,
	add	r6, lr, r8	@ tmp281,, pRv8DecParam
	movw	r1, #:lower16:.LC4	@,
	mov	r4, ip, asl #8	@, D.32509,
	str	r4, [fp, #-60]	@, %sfp
	str	lr, [fp, #-64]	@, %sfp
	movt	r1, #:upper16:.LC4	@,
	ldr	r2, [r6, #96]	@ <variable>.StreamLength, <variable>.StreamLength
	add	r4, r5, #1	@ j, i,
	bfi	r3, r2, #0, #24	@ tmp283, <variable>.StreamLength,,
	str	r3, [sl, #0]	@ tmp283,
	ldr	lr, [r6, #88]	@ <variable>.StreamBitOffset, <variable>.StreamBitOffset
	bfi	r3, lr, #24, #7	@ tmp291, <variable>.StreamBitOffset,,
	str	r3, [sl, #0]	@ tmp291,
	ldr	r2, [fp, #-56]	@, %sfp
	str	r3, [r2, ip, asl #8]	@ D32.614,
	ldr	r2, [fp, #-48]	@, D32
	str	ip, [fp, #-76]	@,
	bl	dprint_vfmw	@
	ldr	ip, [fp, #-76]	@,
	mov	r3, r7	@ tmp301, tmp276
	str	r7, [fp, #-48]	@ tmp276, D32
	ldr	r0, [r6, #80]	@ <variable>.StreamPhyAddr, <variable>.StreamPhyAddr
	mov	r1, ip, asl #6	@ tmp303, D.32509,
	bfi	r3, r0, #0, #24	@ tmp301, <variable>.StreamPhyAddr,,
	str	r3, [sl, #0]	@ tmp301,
	ldr	lr, [fp, #-56]	@, %sfp
	add	r2, r1, #1	@ tmp304, tmp303,
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC5	@,
	movt	r1, #:upper16:.LC5	@,
	str	r3, [lr, r2, asl #2]	@ D32.621,
	ldr	r2, [fp, #-48]	@, D32
	str	ip, [fp, #-76]	@,
	bl	dprint_vfmw	@
	str	r7, [fp, #-48]	@ tmp276, D32
	mov	r3, r7	@ tmp314, tmp276
	ldr	r1, [r6, #100]	@ <variable>.StreamLength, <variable>.StreamLength
	mov	r0, #4	@,
	ldr	ip, [fp, #-76]	@,
	bfi	r3, r1, #0, #24	@ tmp314, <variable>.StreamLength,,
	str	r3, [sl, #0]	@ tmp314,
	ldr	lr, [r6, #92]	@ <variable>.StreamBitOffset, <variable>.StreamBitOffset
	movw	r1, #:lower16:.LC6	@,
	mov	r2, ip, asl #5	@ tmp323, D.32509,
	movt	r1, #:upper16:.LC6	@,
	bfi	r3, lr, #24, #7	@ tmp322, <variable>.StreamBitOffset,,
	str	r3, [sl, #0]	@ tmp322,
	ldr	lr, [fp, #-56]	@, %sfp
	add	r2, r2, #1	@ tmp324, tmp323,
	str	r3, [lr, r2, asl #3]	@ D32.629,
	ldr	r2, [fp, #-48]	@, D32
	str	ip, [fp, #-76]	@,
	bl	dprint_vfmw	@
	str	r7, [fp, #-48]	@ tmp276, D32
	mov	r3, r7	@ tmp335, tmp276
	ldr	r2, [r6, #84]	@ <variable>.StreamPhyAddr, <variable>.StreamPhyAddr
	mov	r0, #4	@,
	ldr	r1, [fp, #-60]	@, %sfp
	bfi	r3, r2, #0, #24	@ tmp335, <variable>.StreamPhyAddr,,
	str	r3, [sl, #0]	@ tmp335,
	ldr	lr, [fp, #-56]	@, %sfp
	add	ip, r1, #12	@ tmp337,,
	movw	r1, #:lower16:.LC7	@,
	movt	r1, #:upper16:.LC7	@,
	str	r3, [lr, ip]	@ D32.636,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	str	r7, [fp, #-48]	@ tmp276, D32
	ldr	r2, [r6, #104]	@ <variable>.dblk_filter_passthrough, <variable>.dblk_filter_passthrough
	ldr	r3, [sl, #0]	@ tmp347,
	ldr	r0, [fp, #-76]	@,
	bfi	r3, r2, #16, #1	@ tmp347, <variable>.dblk_filter_passthrough,,
	str	r3, [sl, #0]	@ tmp347,
	ldr	r2, [r6, #108]	@ <variable>.osvquant, <variable>.osvquant
	mov	r1, r0, asl #4	@ tmp362, D.32509,
	mov	r0, #4	@,
	bfi	r3, r2, #17, #2	@ tmp354, <variable>.osvquant,,
	str	r3, [sl, #0]	@ tmp354,
	ldr	r2, [r6, #112]	@ <variable>.sliceqp, <variable>.sliceqp
	add	ip, r1, #1	@ tmp363, tmp362,
	movw	r1, #:lower16:.LC8	@,
	movt	r1, #:upper16:.LC8	@,
	bfi	r3, r2, #19, #5	@ tmp361, <variable>.sliceqp,,
	str	r3, [sl, #0]	@ tmp361,
	ldr	r2, [fp, #-56]	@, %sfp
	str	r3, [r2, ip, asl #4]	@ D32.650,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r8, #36]	@ temp.658, <variable>.TotalSliceNum
	str	r7, [fp, #-48]	@ tmp276, D32
	ldrh	r3, [r6, #116]	@, <variable>.first_mb_in_slice
	cmp	r4, r2	@ j, temp.658
	strh	r3, [sl, #0]	@ movhi	@, <variable>.slice_start_mbn
	bcs	.L11	@,
	mla	ip, r9, r4, r8	@ tmp382, tmp431, j, pRv8DecParam
	ldr	r1, [r6, #116]	@ temp.664, <variable>.first_mb_in_slice
	ldr	r3, [ip, #116]	@ <variable>.first_mb_in_slice, <variable>.first_mb_in_slice
	cmp	r3, r1	@ <variable>.first_mb_in_slice, temp.664
	bgt	.L11	@,
	mvn	ip, r4	@ tmp439, j
	add	r3, ip, r2	@ tmp438, tmp439, temp.658
	ldr	ip, [fp, #-64]	@, %sfp
	tst	r3, #1	@ tmp438,
	add	r3, ip, #80	@ tmp387,,
	add	r3, r8, r3	@ ivtmp.586, pRv8DecParam, tmp387
	beq	.L12	@,
	add	r4, r4, #1	@ j, j,
	cmp	r4, r2	@ j, temp.658
	bcs	.L11	@,
	ldr	r0, [r3, #124]	@ temp.656, <variable>.first_mb_in_slice
	add	r3, r3, #44	@ ivtmp.586, ivtmp.586,
	cmp	r0, r1	@ temp.656, temp.664
	ble	.L12	@,
	b	.L11	@
.L13:
	ldr	ip, [r3, #124]	@ temp.656, <variable>.first_mb_in_slice
	add	r3, r3, #88	@ ivtmp.586, ivtmp.586,
	cmp	ip, r1	@ temp.656, temp.664
	bgt	.L11	@,
	ldr	r0, [r0, #124]	@ temp.656, <variable>.first_mb_in_slice
	add	r4, r4, #1	@ j, j,
	cmp	r0, r1	@ temp.656, temp.664
	bgt	.L11	@,
.L12:
	add	r4, r4, #1	@ j, j,
	add	r0, r3, #44	@ tmp441, ivtmp.586,
	cmp	r4, r2	@ j, temp.658
	bcc	.L13	@,
.L11:
	cmp	r4, r2	@ j, temp.658
	movw	r1, #:lower16:.LC9	@,
	movt	r1, #:upper16:.LC9	@,
	ldrne	lr, [fp, #-68]	@, %sfp
	moveq	r6, #0	@ prephitmp.566,
	mlane	r3, r9, r4, r8	@ tmp395, tmp431, j, pRv8DecParam
	ldreq	r3, [r8, #8]	@ <variable>.PicHeightInMb, <variable>.PicHeightInMb
	ldreq	r2, [r8, #4]	@ <variable>.PicWidthInMb, <variable>.PicWidthInMb
	addne	r6, lr, r4, asl #2	@, tmp400,, j,
	mla	lr, r9, r5, r8	@ tmp405, tmp431, i, pRv8DecParam
	ldrne	r0, [fp, #-72]	@, %sfp
	muleq	r3, r2, r3	@ tmp388, <variable>.PicWidthInMb, <variable>.PicHeightInMb
	ldrne	r3, [r3, #116]	@ <variable>.first_mb_in_slice, <variable>.first_mb_in_slice
	addne	r6, r0, r6, asl #6	@, prephitmp.566,, tmp400,
	sub	r0, r3, #1	@ tmp398, <variable>.first_mb_in_slice,
	str	r0, [r8, #120]	@ tmp398, <variable>.last_mb_in_slice
	ldrh	r2, [lr, #120]	@, <variable>.last_mb_in_slice
	mov	r0, #4	@,
	ldr	r5, [fp, #-60]	@, %sfp
	strh	r2, [sl, #2]	@ movhi	@, <variable>.slice_end_mbn
	add	r3, r5, #20	@ tmp408,,
	ldr	lr, [fp, #-48]	@ D32.660, D32
	sub	r5, r4, #1	@ i, j,
	ldr	ip, [fp, #-56]	@, %sfp
	add	r5, r5, #1	@ i, i,
	str	lr, [ip, r3]	@ D32.660,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [fp, #-60]	@, %sfp
	str	r6, [sl, #0]	@ prephitmp.566, <variable>.next_slice_para_addr
	ldr	r0, [fp, #-56]	@, %sfp
	add	r1, r2, #252	@ tmp413,,
	str	r6, [r0, r1]	@ D32.666,
	mov	r0, #4	@,
	ldr	r2, [fp, #-48]	@, D32
	movw	r1, #:lower16:.LC10	@,
	movt	r1, #:upper16:.LC10	@,
	bl	dprint_vfmw	@
	ldr	r2, [r8, #36]	@ <variable>.TotalSliceNum, <variable>.TotalSliceNum
	cmp	r2, r5	@ <variable>.TotalSliceNum, i
	bhi	.L28	@,
.L17:
	sub	sp, fp, #40
	ldmfd	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
.L27:
	ldr	r4, [fp, #-56]	@, %sfp
	mov	lr, #0	@ tmp226,
	ldr	r3, [r7, #88]	@ <variable>.StreamBitOffset, <variable>.StreamBitOffset
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC4	@,
	movt	r1, #:upper16:.LC4	@,
	bfi	lr, r3, #24, #7	@ tmp226, <variable>.StreamBitOffset,,
	str	lr, [fp, #-48]	@ tmp226,
	str	lr, [r4, #0]	@ tmp226,
	mov	r4, #0	@ tmp223,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	ip, [fp, #-56]	@, %sfp
	ldr	r2, [r7, #80]	@ <variable>.StreamPhyAddr, <variable>.StreamPhyAddr
	mov	r3, r4	@ tmp231, tmp223
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC5	@,
	bfi	r3, r2, #0, #24	@ tmp231, <variable>.StreamPhyAddr,,
	str	r3, [fp, #-48]	@ tmp231,
	str	r3, [ip, #4]	@ tmp231,
	movt	r1, #:upper16:.LC5	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	lr, [fp, #-56]	@, %sfp
	ldr	r1, [r7, #92]	@ <variable>.StreamBitOffset, <variable>.StreamBitOffset
	mov	r3, r4	@ tmp238, tmp223
	mov	r0, #4	@,
	bfi	r3, r1, #24, #7	@ tmp238, <variable>.StreamBitOffset,,
	str	r3, [fp, #-48]	@ tmp238,
	str	r3, [lr, #8]	@ tmp238,
	movw	r1, #:lower16:.LC6	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC6	@,
	bl	dprint_vfmw	@
	ldr	r1, [fp, #-56]	@, %sfp
	ldr	r2, [r7, #84]	@ <variable>.StreamPhyAddr, <variable>.StreamPhyAddr
	mov	ip, r4	@ tmp243, tmp223
	mov	r0, #4	@,
	bfi	ip, r2, #0, #24	@ tmp243, <variable>.StreamPhyAddr,,
	str	ip, [fp, #-48]	@ tmp243,
	str	ip, [r1, #12]	@ tmp243,
	movw	r1, #:lower16:.LC7	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC7	@,
	bl	dprint_vfmw	@
	ldr	r3, [r7, #104]	@ <variable>.dblk_filter_passthrough, <variable>.dblk_filter_passthrough
	ldr	ip, [r7, #108]	@ <variable>.osvquant, <variable>.osvquant
	mov	lr, #1	@,
	ldr	r2, [r7, #112]	@ <variable>.sliceqp, <variable>.sliceqp
	mov	r0, #4	@,
	str	lr, [fp, #-68]	@, %sfp
	mov	r3, r3, asl #16	@ tmp249, <variable>.dblk_filter_passthrough,
	ldr	lr, [fp, #-56]	@, %sfp
	and	r3, r3, #65536	@ tmp251, tmp249,
	bfi	r3, ip, #17, #2	@ tmp251, <variable>.osvquant,,
	movw	r1, #:lower16:.LC8	@,
	bfi	r3, r2, #19, #5	@ tmp253, <variable>.sliceqp,,
	str	r3, [fp, #-48]	@ tmp253,
	str	r3, [lr, #16]	@ tmp253,
	movt	r1, #:upper16:.LC8	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r3, [r7, #116]	@ <variable>.first_mb_in_slice, <variable>.first_mb_in_slice
	strh	r4, [fp, #-48]	@ movhi	@ tmp223, <variable>.slice_start_mbn
	mov	r0, #4	@,
	sub	r1, r3, #1	@ tmp261, <variable>.first_mb_in_slice,
	strh	r1, [fp, #-46]	@ movhi	@ tmp261, <variable>.slice_end_mbn
	ldr	r2, [fp, #-48]	@ D32.603, D32
	movw	r1, #:lower16:.LC9	@,
	ldr	ip, [fp, #-56]	@, %sfp
	movt	r1, #:upper16:.LC9	@,
	str	r2, [ip, #20]	@ D32.603,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	lr, [fp, #-56]	@, %sfp
	ldr	r3, [fp, #-72]	@, %sfp
	mov	r0, #4	@,
	add	r1, r3, #256	@ tmp266,,
	str	r1, [fp, #-48]	@ tmp266, <variable>.next_slice_para_addr
	str	r1, [lr, #252]	@ tmp266,
	movw	r1, #:lower16:.LC10	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC10	@,
	bl	dprint_vfmw	@
	b	.L9	@
.L26:
	movw	r1, #:lower16:.LC2	@,
	movw	r2, #537	@,
	movt	r1, #:upper16:.LC2	@,
	movw	r3, #:lower16:.LC3	@,
	movt	r3, #:upper16:.LC3	@,
	bl	dprint_vfmw	@
	b	.L17	@
	.fnend
	.size	RV8HAL_V200R004_WriteSliceMsg, .-RV8HAL_V200R004_WriteSliceMsg
	.align	2
	.global	RV8HAL_V200R004_WritePicMsg
	.type	RV8HAL_V200R004_WritePicMsg, %function
RV8HAL_V200R004_WritePicMsg:
	.fnstart
.LFB1512:
	@ args = 0, pretend = 0, frame = 16
	@ frame_needed = 1, uses_anonymous_args = 0
	.movsp ip
	mov	ip, sp	@,
	stmfd	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}	@,
	.pad #4
	.save {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	.setfp fp, ip, #-4
	sub	fp, ip, #4	@,,
	.pad #20
	sub	sp, sp, #20	@,,
	push	{lr}
	bl	__gnu_mcount_nc
	mov	r6, r0	@ pHwMem, pHwMem
	mov	r4, r1	@ pRv8DecParam, pRv8DecParam
	mov	r0, #2	@,
	movw	r1, #:lower16:.LC11	@,
	movt	r1, #:upper16:.LC11	@,
	bl	dprint_vfmw	@
	ldr	r0, [r6, #44]	@ <variable>.MsgSlotAddr, <variable>.MsgSlotAddr
	bic	r0, r0, #15	@, <variable>.MsgSlotAddr,
	bl	MEM_Phy2Vir	@
	subs	r5, r0, #0	@ D.32309,
	beq	.L33	@,
	ldrb	r0, [r4, #12]	@ zero_extendqisi2	@ <variable>.PicCodingType, <variable>.PicCodingType
	mov	r7, #0	@ tmp191,
	mov	r8, r5	@ p32, D.32309
	mov	sl, r7	@ tmp193, tmp191
	bfi	sl, r0, #0, #2	@ tmp193, <variable>.PicCodingType,,
	str	sl, [fp, #-48]	@ tmp193,
	str	sl, [r8], #4	@ tmp193,
	mov	r0, #4	@,
	ldr	r2, [fp, #-48]	@, D32
	movw	r1, #:lower16:.LC4	@,
	movt	r1, #:upper16:.LC4	@,
	add	sl, r8, r0	@ p32.698, p32,
	bl	dprint_vfmw	@
	ldmib	r4, {r1, r3}	@ phole ldm
	mov	r0, #4	@,
	sub	r9, r1, #1	@ tmp202, <variable>.PicWidthInMb,
	movw	r1, #:lower16:.LC5	@,
	sub	ip, r3, #1	@ tmp206, <variable>.PicHeightInMb,
	movt	r1, #:upper16:.LC5	@,
	mov	r2, r9, asl #23	@ tmp207, tmp202,
	add	r9, sl, r0	@ p32.703, p32.698,
	add	r3, r9, r0	@ p32.708, p32.703,
	mov	r2, r2, lsr #23	@ tmp207, tmp207,
	add	lr, r3, r0	@, p32.708,
	bfi	r2, ip, #16, #9	@ tmp207, tmp206,,
	str	lr, [fp, #-56]	@, %sfp
	str	r2, [fp, #-48]	@ tmp207,
	str	r2, [r5, #4]	@ tmp207,
	ldr	r2, [fp, #-48]	@, D32
	str	r3, [fp, #-60]	@,
	bl	dprint_vfmw	@
	ldrh	r1, [r4, #16]	@, <variable>.Ratio0
	mov	r0, #4	@,
	strh	r1, [fp, #-48]	@ movhi	@, <variable>.Ratio0
	movw	r1, #:lower16:.LC6	@,
	ldrh	ip, [r4, #20]	@, <variable>.Ratio1
	movt	r1, #:upper16:.LC6	@,
	strh	ip, [fp, #-46]	@ movhi	@, <variable>.Ratio1
	ldr	lr, [fp, #-48]	@ D32.701, D32
	str	lr, [r8, #4]	@ D32.701,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	mov	r0, r7	@ tmp217, tmp191
	bfi	r0, r7, #1, #3	@ tmp217, tmp191,,
	str	r0, [fp, #-48]	@ tmp217,
	str	r0, [sl, #4]	@ tmp217,
	movw	r1, #:lower16:.LC7	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC7	@,
	mov	r0, #4	@,
	bl	dprint_vfmw	@
	ldr	r2, [r4, #24]	@ <variable>.PQUANT, <variable>.PQUANT
	mov	r3, r7	@ tmp223, tmp191
	mov	r0, #4	@,
	bfi	r3, r2, #0, #5	@ tmp223, <variable>.PQUANT,,
	str	r3, [fp, #-48]	@ tmp223,
	str	r3, [r9, #4]	@ tmp223,
	movw	r1, #:lower16:.LC8	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC8	@,
	bl	dprint_vfmw	@
	ldr	ip, [fp, #-60]	@,
	ldr	r1, [r4, #28]	@ <variable>.PrevPicQP, <variable>.PrevPicQP
	mov	r2, r7	@ tmp229, tmp191
	mov	r0, #4	@,
	bfi	r2, r1, #0, #5	@ tmp229, <variable>.PrevPicQP,,
	str	r2, [fp, #-48]	@ tmp229,
	str	r2, [ip, #4]	@ tmp229,
	movw	r1, #:lower16:.LC9	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC9	@,
	bl	dprint_vfmw	@
	ldr	r1, [fp, #-56]	@, %sfp
	ldr	r3, [r4, #32]	@ <variable>.PrevPicMb0QP, <variable>.PrevPicMb0QP
	mov	r0, #4	@,
	bfi	r7, r3, #0, #5	@ tmp235, <variable>.PrevPicMb0QP,,
	str	r7, [fp, #-48]	@ tmp235,
	str	r7, [r1, #4]	@ tmp235,
	movw	r1, #:lower16:.LC12	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC12	@,
	bl	dprint_vfmw	@
	ldr	ip, [r4, #60]	@ <variable>.DispFramePhyAddr, <variable>.DispFramePhyAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC13	@,
	bic	r2, ip, #15	@ tmp241, <variable>.DispFramePhyAddr,
	str	r2, [fp, #-48]	@ tmp241, <variable>.curr_rcn_addr
	str	r2, [r5, #64]	@ tmp241,
	movt	r1, #:upper16:.LC13	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r3, [r4, #52]	@ <variable>.FwdRefPhyAddr, <variable>.FwdRefPhyAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC14	@,
	bic	ip, r3, #15	@ tmp247, <variable>.FwdRefPhyAddr,
	str	ip, [fp, #-48]	@ tmp247, <variable>.fwd_ref_addr
	str	ip, [r5, #68]	@ tmp247,
	movt	r1, #:upper16:.LC14	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r4, #48]	@ <variable>.BwdRefPhyAddr, <variable>.BwdRefPhyAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC15	@,
	bic	r3, r2, #15	@ tmp253, <variable>.BwdRefPhyAddr,
	str	r3, [fp, #-48]	@ tmp253, <variable>.bwd_ref_addr
	str	r3, [r5, #72]	@ tmp253,
	movt	r1, #:upper16:.LC15	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	ip, [r4, #72]	@ <variable>.CurrPmvPhyAddr, <variable>.CurrPmvPhyAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC16	@,
	movt	r1, #:upper16:.LC16	@,
	str	ip, [fp, #-48]	@ <variable>.CurrPmvPhyAddr, <variable>.curr_colmb_addr
	str	ip, [r5, #76]	@ <variable>.CurrPmvPhyAddr,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r4, #76]	@ <variable>.ColPmvPhyAddr, <variable>.ColPmvPhyAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC17	@,
	movt	r1, #:upper16:.LC17	@,
	str	r2, [fp, #-48]	@ <variable>.ColPmvPhyAddr, <variable>.bwd_colmb_addr
	str	r2, [r5, #80]	@ <variable>.ColPmvPhyAddr,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r3, [r6, #1080]	@ <variable>.SedTopAddr, <variable>.SedTopAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC18	@,
	bic	ip, r3, #15	@ tmp269, <variable>.SedTopAddr,
	str	ip, [fp, #-48]	@ tmp269, <variable>.sed_top_addr
	str	ip, [r5, #84]	@ tmp269,
	movt	r1, #:upper16:.LC18	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r6, #1084]	@ <variable>.PmvTopAddr, <variable>.PmvTopAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC19	@,
	bic	r3, r2, #15	@ tmp275, <variable>.PmvTopAddr,
	str	r3, [fp, #-48]	@ tmp275, <variable>.pmv_top_addr
	str	r3, [r5, #88]	@ tmp275,
	movt	r1, #:upper16:.LC19	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	ip, [r6, #1088]	@ <variable>.RcnTopAddr, <variable>.RcnTopAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC20	@,
	bic	r2, ip, #15	@ tmp281, <variable>.RcnTopAddr,
	str	r2, [fp, #-48]	@ tmp281, <variable>.rcn_top_addr
	str	r2, [r5, #92]	@ tmp281,
	movt	r1, #:upper16:.LC20	@,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r3, [r6, #1096]	@ <variable>.DblkTopAddr, <variable>.DblkTopAddr
	mov	r0, #4	@,
	movw	r1, #:lower16:.LC21	@,
	movt	r1, #:upper16:.LC21	@,
	str	r3, [fp, #-48]	@ <variable>.DblkTopAddr, <variable>.dblk_top_addr
	str	r3, [r5, #96]	@ <variable>.DblkTopAddr,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	ip, [r6, #44]	@ <variable>.MsgSlotAddr, <variable>.MsgSlotAddr
	movw	r1, #:lower16:.LC10	@,
	mov	r0, #4	@,
	bic	r2, ip, #15	@ tmp291, <variable>.MsgSlotAddr,
	movt	r1, #:upper16:.LC10	@,
	add	r3, r2, #256	@ tmp293, tmp291,
	str	r3, [fp, #-48]	@ tmp293, <variable>.next_slice_para_addr
	str	r3, [r5, #252]	@ tmp293,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
.L32:
	sub	sp, fp, #40
	ldmfd	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
.L33:
	movw	r1, #:lower16:.LC2	@,
	movw	r2, #317	@,
	movt	r1, #:upper16:.LC2	@,
	movw	r3, #:lower16:.LC3	@,
	movt	r3, #:upper16:.LC3	@,
	bl	dprint_vfmw	@
	b	.L32	@
	.fnend
	.size	RV8HAL_V200R004_WritePicMsg, .-RV8HAL_V200R004_WritePicMsg
	.align	2
	.global	RV8HAL_V200R004_WriteReg
	.type	RV8HAL_V200R004_WriteReg, %function
RV8HAL_V200R004_WriteReg:
	.fnstart
.LFB1511:
	@ args = 0, pretend = 0, frame = 8
	@ frame_needed = 1, uses_anonymous_args = 0
	.movsp ip
	mov	ip, sp	@,
	stmfd	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}	@,
	.pad #4
	.save {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	.setfp fp, ip, #-4
	sub	fp, ip, #4	@,,
	.pad #12
	sub	sp, sp, #12	@,,
	push	{lr}
	bl	__gnu_mcount_nc
	mov	r5, r1	@ pRv8DecParam, pRv8DecParam
	mov	r8, r0	@ pHwMem, pHwMem
	movw	r1, #:lower16:.LC22	@,
	mov	r0, #2	@,
	movt	r1, #:upper16:.LC22	@,
	mov	r7, r2	@ VdhId, VdhId
	bl	dprint_vfmw	@
	ldr	r1, [r5, #8]	@ <variable>.PicHeightInMb, <variable>.PicHeightInMb
	mov	r9, r7, asl #3	@ tmp448, VdhId,
	ldr	r0, [r5, #4]	@ <variable>.PicWidthInMb, <variable>.PicWidthInMb
	add	r6, r9, r7	@ tmp203, tmp448, VdhId
	movw	r4, #:lower16:g_HwMem	@ tmp447,
	movt	r4, #:upper16:g_HwMem	@ tmp447,
	mov	sl, #0	@ tmp187,
	mul	r3, r0, r1	@ tmp188, <variable>.PicWidthInMb, <variable>.PicHeightInMb
	ldr	ip, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC23	@,
	movt	r1, #:upper16:.LC23	@,
	sub	r2, r3, #1	@ tmp191, tmp188,
	bic	r3, r2, #-16777216	@ tmp196, tmp191,
	bic	r2, r3, #15728640	@ tmp196, tmp196,
	orr	r3, r2, #16777216	@ tmp199, tmp196,
	bfi	r3, sl, #25, #1	@ tmp199, tmp187,,
	str	r3, [fp, #-48]	@ tmp199,
	str	r3, [ip, #8]	@ tmp199,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r5, #64]	@ <variable>.DDRStride, <variable>.DDRStride
	ldr	ip, [r5, #40]	@ <variable>.FstSlcGrp, <variable>.FstSlcGrp
	mov	r3, #8	@ tmp214,
	movw	r0, #11344	@ tmp223,
	ldr	lr, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	mov	r1, r2, lsr #6	@ tmp212, <variable>.DDRStride,
	ldr	r2, [r5, r0]	@ <variable>.Compress_en, <variable>.Compress_en
	bfi	r3, r1, #4, #10	@ tmp214, tmp212,,
	mov	r0, #3	@,
	bfi	r3, ip, #14, #1	@ tmp216, <variable>.FstSlcGrp,,
	movw	r1, #:lower16:.LC24	@,
	orr	r3, r3, #32768	@ tmp219, tmp216,
	movt	r1, #:upper16:.LC24	@,
	bfi	r3, sl, #16, #12	@ tmp219, tmp187,,
	bic	ip, r3, #805306368	@ tmp220, tmp219,
	orr	r3, ip, #536870912	@ tmp225, tmp220,
	bfi	r3, r2, #30, #1	@ tmp225, <variable>.Compress_en,,
	bfi	r3, sl, #31, #1	@ tmp226, tmp187,,
	str	r3, [fp, #-48]	@ tmp226,
	str	r3, [lr, #12]	@ tmp226,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	ldr	ip, [r8, #44]	@ <variable>.MsgSlotAddr, <variable>.MsgSlotAddr
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC25	@,
	movt	r1, #:upper16:.LC25	@,
	bic	r3, ip, #15	@ tmp239, <variable>.MsgSlotAddr,
	str	r3, [fp, #-48]	@ tmp239, <variable>.av_msg_addr
	str	r3, [r2, #16]	@ tmp239,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	ldr	ip, [r8, #28]	@ <variable>.MsgSlotAddr, <variable>.MsgSlotAddr
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC26	@,
	movt	r1, #:upper16:.LC26	@,
	bic	r3, ip, #15	@ tmp252, <variable>.MsgSlotAddr,
	str	r3, [fp, #-48]	@ tmp252, <variable>.va_msg_addr
	str	r3, [r2, #20]	@ tmp252,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	ldr	ip, [r5, #44]	@ <variable>.StreamBaseAddr, <variable>.StreamBaseAddr
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC27	@,
	movt	r1, #:upper16:.LC27	@,
	str	ip, [fp, #-48]	@ <variable>.StreamBaseAddr, <variable>.stream_base_addr
	str	ip, [r2, #24]	@ <variable>.StreamBaseAddr,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r3, [r5, #4]	@ <variable>.PicWidthInMb, <variable>.PicWidthInMb
	cmp	r3, #120	@ <variable>.PicWidthInMb,
	strhi	sl, [fp, #-48]	@ tmp187, D32
	movls	r3, #65536	@ tmp276,
	strls	r3, [fp, #-48]	@ tmp276, D32
	cmp	r7, #0	@ VdhId,
	bne	.L49	@,
	movw	r0, #:lower16:-121389052	@,
	movt	r0, #:upper16:-121389052	@,
	bl	MEM_ReadPhyWord	@
	movw	r2, #:lower16:s_RegPhyBaseAddr	@ tmp279,
	movt	r2, #:upper16:s_RegPhyBaseAddr	@ tmp279,
	ldr	ip, [fp, #-48]	@ D32, D32
	ldr	r6, [r2, #0]	@ s_RegPhyBaseAddr, s_RegPhyBaseAddr
	orr	r1, r0, ip	@ D.32220,, D32
	add	r0, r6, #4	@, s_RegPhyBaseAddr,
	bl	MEM_WritePhyWord	@
.L40:
	add	r6, r9, r7	@ tmp292, tmp448, VdhId
	movw	r2, #:lower16:3148803	@ tmp288,
	movt	r2, #:upper16:3148803	@ tmp288,
	str	r2, [fp, #-48]	@ tmp288, D32
	ldr	lr, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC29	@,
	movt	r1, #:upper16:.LC29	@,
	str	r2, [lr, #60]	@ tmp288,
	ldr	ip, [fp, #-48]	@ D32.837, D32
	ldr	r3, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	ip, [r3, #64]	@ D32.837,
	ldr	lr, [fp, #-48]	@ D32.841, D32
	ldr	r2, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	lr, [r2, #68]	@ D32.841,
	ldr	ip, [fp, #-48]	@ D32.845, D32
	ldr	r3, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	ip, [r3, #72]	@ D32.845,
	ldr	lr, [fp, #-48]	@ D32.849, D32
	ldr	r2, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	lr, [r2, #76]	@ D32.849,
	ldr	ip, [fp, #-48]	@ D32.853, D32
	ldr	r3, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	ip, [r3, #80]	@ D32.853,
	ldr	lr, [fp, #-48]	@ D32.857, D32
	ldr	r2, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	lr, [r2, #84]	@ D32.857,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	ldr	r3, [r5, #56]	@ <variable>.CurPicPhyAddr, <variable>.CurPicPhyAddr
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC30	@,
	movt	r1, #:upper16:.LC30	@,
	bic	ip, r3, #15	@ D32.453, <variable>.CurPicPhyAddr,
	str	ip, [fp, #-48]	@ D32.453, D32
	str	ip, [r2, #96]	@ D32.453,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r3, [r5, #64]	@ D32.863, <variable>.DDRStride
	ldr	ip, [r4, r6, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	mov	r0, #3	@,
	ldr	r6, [r5, #8]	@ height_in_mb, <variable>.PicHeightInMb
	movw	r1, #:lower16:.LC31	@,
	str	r3, [fp, #-48]	@ D32.863, D32
	movt	r1, #:upper16:.LC31	@,
	str	r3, [ip, #100]	@ D32.863,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r5, #4]	@ <variable>.PicWidthInMb, <variable>.PicWidthInMb
	movw	r3, #2047	@ tmp362,
	mov	r2, r2, asl #4	@ D.32252, <variable>.PicWidthInMb,
	sub	r0, r2, #1	@ tmp361, D.32252,
	cmp	r0, r3	@ tmp361, tmp362
	bhi	.L50	@,
.L43:
	mov	sl, #16	@ level,
.L45:
	ldr	r2, [r5, #8]	@ <variable>.PicHeightInMb, <variable>.PicHeightInMb
	add	r0, r6, #1	@ tmp378, height_in_mb,
	ldr	lr, [r5, #64]	@ <variable>.DDRStride, <variable>.DDRStride
	add	r7, r9, r7	@ tmp386, tmp448, VdhId
	mov	ip, r0, lsr #1	@ tmp379, tmp378,
	mov	r0, #3	@,
	mov	r1, r2, asl #4	@ tmp372, <variable>.PicHeightInMb,
	ldr	r2, [r4, r7, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	add	r6, r1, #31	@ tmp374, tmp372,
	movw	r1, #:lower16:.LC32	@,
	mul	ip, lr, ip	@ tmp380, <variable>.DDRStride, tmp379
	mov	r3, r6, lsr #5	@ tmp375, tmp374,
	movt	r1, #:upper16:.LC32	@,
	mov	r6, #0	@ tmp404,
	mov	lr, r3, asl #4	@ tmp376, tmp375,
	mla	r3, sl, lr, ip	@ tmp382, level, tmp376, tmp380
	mov	lr, r3, asl #1	@ D32.455, tmp382,
	str	lr, [fp, #-48]	@ D32.455, D32
	str	lr, [r2, #104]	@ D32.455,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r2, [r5, #8]	@ <variable>.PicHeightInMb, <variable>.PicHeightInMb
	ldr	r3, [r4, r7, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC33	@,
	movt	r1, #:upper16:.LC33	@,
	mov	ip, r2, asl #4	@ tmp392, <variable>.PicHeightInMb,
	add	r2, ip, #31	@ tmp394, tmp392,
	bic	ip, r2, #31	@ tmp396, tmp394,
	mul	sl, sl, ip	@ D32.456, level, tmp396
	str	sl, [r3, #108]	@ D32.456,
	ldr	r2, [r8, #1128]	@ <variable>.DnrMbInfoAddr, <variable>.DnrMbInfoAddr
	ldr	ip, [r4, r7, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	r2, [fp, #-48]	@ <variable>.DnrMbInfoAddr, <variable>.dnr_mbinfo_staddr
	str	r2, [ip, #144]	@ <variable>.DnrMbInfoAddr,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	r3, [r4, r7, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	str	r6, [fp, #-48]	@ tmp404, D32
	mov	r0, #3	@,
	movw	r1, #:lower16:.LC34	@,
	movt	r1, #:upper16:.LC34	@,
	str	r6, [r3, #148]	@ tmp404,
	ldr	r2, [fp, #-48]	@, D32
	bl	dprint_vfmw	@
	ldr	ip, [r4, r7, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	mov	r2, r6	@ tmp429, tmp404
	bfi	r2, r6, #0, #1	@ tmp429, tmp404,,
	str	r2, [fp, #-48]	@ tmp429,
	mov	r0, #3	@,
	str	r2, [ip, #152]	@ tmp429,
	movw	r1, #:lower16:.LC35	@,
	ldr	r2, [fp, #-48]	@, D32
	movt	r1, #:upper16:.LC35	@,
	bl	dprint_vfmw	@
	ldr	r3, [r4, r7, asl #7]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	mvn	r0, #0	@ tmp446,
	str	r0, [r3, #32]	@ tmp446,
	b	.L47	@
.L49:
	cmp	r7, #1	@ VdhId,
	beq	.L51	@,
	cmp	r7, #0	@ VdhId,
	ble	.L40	@,
.L41:
	movw	r1, #:lower16:.LC28	@,
	mov	r2, #209	@,
	movt	r1, #:upper16:.LC28	@,
	mov	r0, #0	@,
	bl	dprint_vfmw	@
.L47:
	sub	sp, fp, #40
	ldmfd	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, pc}
.L51:
	movw	r0, #:lower16:-121389052	@,
	movt	r0, #:upper16:-121389052	@,
	bl	MEM_ReadPhyWord	@
	movw	ip, #:lower16:s_RegPhyBaseAddr_1	@ tmp284,
	movt	ip, #:upper16:s_RegPhyBaseAddr_1	@ tmp284,
	ldr	r1, [fp, #-48]	@ D32, D32
	ldr	r3, [ip, #0]	@ s_RegPhyBaseAddr_1, s_RegPhyBaseAddr_1
	orr	r1, r0, r1	@ temp.830,, D32
	add	r0, r3, #4	@, s_RegPhyBaseAddr_1,
	bl	MEM_WritePhyWord	@
	b	.L41	@
.L50:
	sub	r0, r2, #2048	@ tmp363, D.32252,
	sub	r1, r0, #1	@ tmp363, tmp363,
	cmp	r1, r3	@ tmp363, tmp362
	movls	sl, #32	@ level,
	bls	.L45	@,
	sub	lr, r2, #4096	@ tmp366, D.32252,
	sub	ip, lr, #1	@ tmp366, tmp366,
	cmp	ip, r3	@ tmp366, tmp362
	movls	sl, #48	@ level,
	bls	.L45	@,
	sub	r1, r2, #6144	@ tmp369, D.32252,
	sub	r2, r1, #1	@ tmp369, tmp369,
	cmp	r2, r3	@ tmp369, tmp362
	movls	sl, #64	@ level,
	bls	.L45	@,
	b	.L43	@
	.fnend
	.size	RV8HAL_V200R004_WriteReg, .-RV8HAL_V200R004_WriteReg
	.align	2
	.global	RV8HAL_V200R004_StartDec
	.type	RV8HAL_V200R004_StartDec, %function
RV8HAL_V200R004_StartDec:
	.fnstart
.LFB1510:
	@ args = 0, pretend = 0, frame = 0
	@ frame_needed = 1, uses_anonymous_args = 0
	.movsp ip
	mov	ip, sp	@,
	stmfd	sp!, {r4, r5, fp, ip, lr, pc}	@,
	.pad #4
	.save {r4, r5, fp, ip, lr}
	.setfp fp, ip, #-4
	sub	fp, ip, #4	@,,
	push	{lr}
	bl	__gnu_mcount_nc
	cmp	r1, #1	@ VdhId,
	mov	r4, r0	@ pRv8DecParam, pRv8DecParam
	bls	.L60	@,
	mov	r0, #0	@,
	movw	r1, #:lower16:.LC36	@,
	movt	r1, #:upper16:.LC36	@,
	bl	dprint_vfmw	@
	mvn	r0, #0	@ D.32139,
	ldmfd	sp, {r4, r5, fp, sp, pc}	@
.L60:
	beq	.L61	@,
	movw	r5, #:lower16:g_HwMem	@ tmp142,
	movt	r5, #:upper16:g_HwMem	@ tmp142,
	ldr	r3, [r5, #0]	@ <variable>.pVdmRegVirAddr, <variable>.pVdmRegVirAddr
	cmp	r3, #0	@ <variable>.pVdmRegVirAddr,
	beq	.L62	@,
.L57:
	movw	lr, #:lower16:.LANCHOR0	@ tmp147,
	movt	lr, #:upper16:.LANCHOR0	@ tmp147,
	mov	r2, #0	@,
	mov	r1, r4	@, pRv8DecParam
	ldr	r3, [lr, #0]	@ FrameNum, FrameNum
	movw	r0, #:lower16:g_HwMem	@,
	movt	r0, #:upper16:g_HwMem	@,
	add	ip, r3, #1	@ tmp150, FrameNum,
	str	ip, [lr, #0]	@ tmp150, FrameNum
	bl	RV8HAL_V200R004_WriteReg	@
	mov	r1, r4	@, pRv8DecParam
	movw	r0, #:lower16:g_HwMem	@,
	movt	r0, #:upper16:g_HwMem	@,
	bl	RV8HAL_V200R004_WritePicMsg	@
	mov	r1, r4	@, pRv8DecParam
	movw	r0, #:lower16:g_HwMem	@,
	movt	r0, #:upper16:g_HwMem	@,
	bl	RV8HAL_V200R004_WriteSliceMsg	@
	mov	r0, r4	@, pRv8DecParam
	bl	RV8HAL_V200R004_StartVDH	@
	mov	r0, #0	@ D.32139,
	ldmfd	sp, {r4, r5, fp, sp, pc}	@
.L62:
	movw	r0, #:lower16:-121438208	@,
	movt	r0, #:upper16:-121438208	@,
	bl	MEM_Phy2Vir	@
	subs	r1, r0, #0	@ D.32146,
	strne	r1, [r5, #0]	@ D.32146, <variable>.pVdmRegVirAddr
	bne	.L57	@,
	movw	r1, #:lower16:.LC37	@,
	movt	r1, #:upper16:.LC37	@,
	bl	dprint_vfmw	@
	mvn	r0, #0	@ D.32139,
	ldmfd	sp, {r4, r5, fp, sp, pc}	@
.L61:
	mov	r0, #0	@,
	movw	r1, #:lower16:.LC28	@,
	mov	r2, #79	@,
	movt	r1, #:upper16:.LC28	@,
	bl	dprint_vfmw	@
	mvn	r0, #0	@ D.32139,
	ldmfd	sp, {r4, r5, fp, sp, pc}	@
	.fnend
	.size	RV8HAL_V200R004_StartDec, .-RV8HAL_V200R004_StartDec
	.data
	.align	2
.LANCHOR0 = . + 0
	.type	FrameNum, %object
	.size	FrameNum, 4
FrameNum:
	.word	-1
	.section	.rodata.str1.4,"aMS",%progbits,1
	.align	2
.LC0:
	.ascii	"start VDM...\012\000"
	.space	2
.LC1:
	.ascii	"configuring Slice Msg...\012\000"
	.space	2
.LC2:
	.ascii	"L%d: %s\012\000"
	.space	3
.LC3:
	.ascii	"can not map dn msg virtual address!\012\000"
	.space	3
.LC4:
	.ascii	"D0 = 0x%x\012\000"
	.space	1
.LC5:
	.ascii	"D1 = 0x%x\012\000"
	.space	1
.LC6:
	.ascii	"D2 = 0x%x\012\000"
	.space	1
.LC7:
	.ascii	"D3 = 0x%x\012\000"
	.space	1
.LC8:
	.ascii	"D4 = 0x%x\012\000"
	.space	1
.LC9:
	.ascii	"D5 = 0x%x\012\000"
	.space	1
.LC10:
	.ascii	"D63 = 0x%x\012\000"
.LC11:
	.ascii	"configuring Pic Msg...\012\000"
.LC12:
	.ascii	"D6 = 0x%x\012\000"
	.space	1
.LC13:
	.ascii	"D16 = 0x%x\012\000"
.LC14:
	.ascii	"D17 = 0x%x\012\000"
.LC15:
	.ascii	"D18 = 0x%x\012\000"
.LC16:
	.ascii	"D19 = 0x%x\012\000"
.LC17:
	.ascii	"D20 = 0x%x\012\000"
.LC18:
	.ascii	"D21 = 0x%x\012\000"
.LC19:
	.ascii	"D22 = 0x%x\012\000"
.LC20:
	.ascii	"D23 = 0x%x\012\000"
.LC21:
	.ascii	"D024 = 0x%x\012\000"
	.space	3
.LC22:
	.ascii	"configuring VDM registers...\012\000"
	.space	2
.LC23:
	.ascii	"BASIC_V200R004_CFG0=0x%x\012\000"
	.space	2
.LC24:
	.ascii	"BASIC_V200R004_CFG1=0x%x\012\000"
	.space	2
.LC25:
	.ascii	"AVM_V200R004_ADDR=0x%x\012\000"
.LC26:
	.ascii	"VAM_V200R004_ADDR=0x%x\012\000"
.LC27:
	.ascii	"STREAM_V200R004_BASE_ADDR=0x%x\012\000"
.LC28:
	.ascii	"line: %d\012\000"
	.space	2
.LC29:
	.ascii	"TIME_OUT = 0x%x\012\000"
	.space	3
.LC30:
	.ascii	"YSTADDR_V200R004_1D = 0x%x\012\000"
.LC31:
	.ascii	"YSTRIDE_V200R004_1D = 0x%x\012\000"
.LC32:
	.ascii	"UVOFFSET_V200R004_1D = 0x%x\012\000"
	.space	3
.LC33:
	.ascii	"DNR_MBINFO_STADDR=0x%x\012\000"
.LC34:
	.ascii	"REF_V200R004_PIC_TYPE=0x%x\012\000"
.LC35:
	.ascii	"FF_V200R004_APT_EN=0x%x\012\000"
	.space	3
.LC36:
	.ascii	"VdhId is wrong! RV8HAL_V200R003_StartDec\012\000"
	.space	2
.LC37:
	.ascii	"vdm register virtual address not mapped, reset fail"
	.ascii	"ed!\012\000"
	.ident	"GCC: (Hisilicon_v200(gcc4.4-290+glibc-2.11+eabi+nptl)) 4.4.1"
	.section	.note.GNU-stack,"",%progbits
