
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.548226                       # Number of seconds simulated
sim_ticks                                548225726000                       # Number of ticks simulated
final_tick                               548225726000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 210552                       # Simulator instruction rate (inst/s)
host_op_rate                                   237804                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              205303264                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659748                       # Number of bytes of host memory used
host_seconds                                  2670.32                       # Real time elapsed on the host
sim_insts                                   562241555                       # Number of instructions simulated
sim_ops                                     635013158                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst          22672832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           3032000                       # Number of bytes read from this memory
system.physmem.bytes_read::total             25704832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst     22672832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total        22672832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1436160                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1436160                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             354263                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              47375                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                401638                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22440                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22440                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             41356746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              5530569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46887314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        41356746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           41356746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2619651                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2619651                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2619651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            41356746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             5530569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               49506965                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               113813805                       # Number of BP lookups
system.cpu.branchPred.condPredicted          65768033                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2788746                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             62330912                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                54040306                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.699046                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15565557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             257326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3450430                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3436024                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14406                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29549                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        548225727                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          114115834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      656425431                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   113813805                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           73041887                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     427468364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5597893                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           651                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 103091402                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                574424                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          544383875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.362827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.863786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                140163353     25.75%     25.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 66540182     12.22%     37.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                337680340     62.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            544383875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.207604                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.197363                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 91661047                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              75792137                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 289837481                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              84541487                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2551723                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             33608250                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                250356                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              726675841                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                387901                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2551723                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                110508365                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8946072                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1707822                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 355326110                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              65343783                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              722818512                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               48510178                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 111441                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  22726                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           922338765                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3359812219                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        939878755                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790496                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                126548269                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51027                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3658                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  75196423                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             87835291                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            54341549                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          23872860                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9301264                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  715350811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6005                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 646589934                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           9680158                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        80343658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    326809850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            606                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     544383875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.187746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.521834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32612071      5.99%      5.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           376953674     69.24%     75.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           134818130     24.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       544383875                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               404530913     96.22%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     22      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10770877      2.56%     98.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5106332      1.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506834966     78.39%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3737170      0.58%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             84972659     13.14%     92.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50997775      7.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              646589934                       # Type of FU issued
system.cpu.iq.rate                           1.179423                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   420408144                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.650193                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2267652013                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         795711945                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    644568909                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1066998062                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13551022                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6442184                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1109                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11562                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4414593                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       836163                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2551723                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8602575                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 57452                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           715356905                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            464517                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              87835291                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             54341549                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3439                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4996                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3987                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11562                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1312599                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1394248                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2706847                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             645790993                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              84702002                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            798941                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            89                       # number of nop insts executed
system.cpu.iew.exec_refs                    135584372                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98291585                       # Number of branches executed
system.cpu.iew.exec_stores                   50882370                       # Number of stores executed
system.cpu.iew.exec_rate                     1.177966                       # Inst execution rate
system.cpu.iew.wb_sent                      644638968                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     644568925                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 483064303                       # num instructions producing a value
system.cpu.iew.wb_consumers                1149448817                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.175736                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.420257                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        80343906                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2541523                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    533308015                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.190706                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.079507                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     58002376     10.88%     10.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    397589875     74.55%     85.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     48948626      9.18%     94.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11096416      2.08%     96.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6110848      1.15%     97.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       943169      0.18%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       682301      0.13%     98.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      6491492      1.22%     99.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3442912      0.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    533308015                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241555                       # Number of instructions committed
system.cpu.commit.committedOps              635013158                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320063                       # Number of memory references committed
system.cpu.commit.loads                      81393107                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382592                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172159                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046699     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393107     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926940      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013158                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3442912                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1245219209                       # The number of ROB reads
system.cpu.rob.rob_writes                  1441791283                       # The number of ROB writes
system.cpu.timesIdled                          218776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3841852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241555                       # Number of Instructions Simulated
system.cpu.committedOps                     635013158                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.975072                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.975072                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.025566                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.025566                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                767128462                       # number of integer regfile reads
system.cpu.int_regfile_writes               461757686                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2214465734                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334741923                       # number of cc regfile writes
system.cpu.misc_regfile_reads               132244964                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5177                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             46863                       # number of replacements
system.cpu.dcache.tags.tagsinuse           504.398452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117464858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2479.469298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      102835647000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   504.398452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117654852                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117654852                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     67782453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67782453                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49677247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49677247                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2595                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2595                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     117459700                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        117459700                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    117459700                       # number of overall hits
system.cpu.dcache.overall_hits::total       117459700                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        52892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52892                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        89722                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        89722                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       142614                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142614                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       142614                       # number of overall misses
system.cpu.dcache.overall_misses::total        142614                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2146692000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2146692000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3410580000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3410580000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       126000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       126000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5557272000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5557272000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5557272000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5557272000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67835345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67835345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2565                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2565                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    117602314                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117602314                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    117602314                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117602314                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000780                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001803                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.001155                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001155                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000780                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000780                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001213                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001213                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001213                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40586.326855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40586.326855                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38012.750496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38012.750496                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38967.226219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38967.226219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38967.226219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38967.226219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.900000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        22440                       # number of writebacks
system.cpu.dcache.writebacks::total             22440                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        26908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26908                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        68333                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        68333                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        95241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        95241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95241                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        25984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25984                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21389                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        47373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        47373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47373                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1097185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1097185000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    899257000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    899257000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1996442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1996442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1996442000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1996442000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000770                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000770                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000403                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000403                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42225.407943                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42225.407943                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42042.966011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42042.966011                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42143.035062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42143.035062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42143.035062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42143.035062                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            353759                       # number of replacements
system.cpu.icache.tags.tagsinuse           475.987258                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102698245                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            354263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            289.892664                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   475.987258                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.929663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         103445665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        103445665                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    102698245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102698245                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     102698245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102698245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    102698245                       # number of overall hits
system.cpu.icache.overall_hits::total       102698245                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       393157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        393157                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       393157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         393157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       393157                       # number of overall misses
system.cpu.icache.overall_misses::total        393157                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  16305620000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16305620000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  16305620000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16305620000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  16305620000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16305620000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    103091402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    103091402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    103091402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    103091402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    103091402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    103091402                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003814                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003814                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003814                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003814                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003814                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003814                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 41473.558909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41473.558909                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 41473.558909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41473.558909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 41473.558909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41473.558909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       353759                       # number of writebacks
system.cpu.icache.writebacks::total            353759                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        38894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38894                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        38894                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38894                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        38894                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38894                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       354263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       354263                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       354263                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       354263                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       354263                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       354263                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  14994553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14994553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  14994553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14994553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  14994553000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14994553000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003436                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42326.048727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42326.048727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42326.048727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42326.048727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42326.048727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42326.048727                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests        815722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       401423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        12566                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 548225726000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             380238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22440                       # Transaction distribution
system.membus.trans_dist::WritebackClean       353759                       # Transaction distribution
system.membus.trans_dist::CleanEvict            24423                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21400                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21400                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         354263                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25975                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port      1062285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port       141613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1203898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port     45313408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port      4468160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49781568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            414383                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.030527                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.172033                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  401733     96.95%     96.95% # Request fanout histogram
system.membus.snoop_fanout::1                   12650      3.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              414383                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2324043968                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1771315000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy          236875000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
