{"vcs1":{"timestamp_begin":1739361199.157377378, "rt":0.26, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739361199.498887937, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739361199.817320962, "rt":0.15, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739361198.931660502}
{"VCS_COMP_START_TIME": 1739361198.931660502}
{"VCS_COMP_END_TIME": 1739361200.037521523}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150348}}
