
*** Running vivado
    with args -log tanks_top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tanks_top_level.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tanks_top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/aherce2/ECE-385---Final-Project/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/aherce2/ECE-385---Final-Project/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top tanks_top_level -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/background_rom/background_rom.dcp' for cell 'color_instance/background_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/tank1_life/tank1_life.dcp' for cell 'color_instance/tank1_life'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/tank2_life_rom/tank2_life_rom.dcp' for cell 'color_instance/tank2_life'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/tank_rom/tank_rom.dcp' for cell 'color_instance/tank2_rom'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_1_0/mb_usb_axi_gpio_1_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_2_0/mb_usb_axi_gpio_2_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_0/mb_usb_axi_timer_0_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 903.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1515.664 ; gain = 475.902
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_1_0/mb_usb_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_1_0/mb_usb_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_1_0/mb_usb_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_1_0/mb_usb_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_2_0/mb_usb_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_2_0/mb_usb_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_2_0/mb_usb_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_2_0/mb_usb_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_0/mb_usb_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_0/mb_usb_axi_timer_0_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/aherce2/ECE-385---Final-Project/tanks/tanks.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/aherce2/ECE-385---Final-Project/tanks/tanks.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 28 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'tanks_top_level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/aherce2/ECE-385---Final-Project/tanks/tanks.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1515.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 250 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1515.664 ; gain = 1079.984
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1515.664 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 246edc978

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1515.664 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f6ff0254

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.517 . Memory (MB): peak = 1830.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 220 cells and removed 328 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 15ac4626a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.637 . Memory (MB): peak = 1830.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f97b4ee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 1830.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 274 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 36 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 104d5657b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1830.605 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 104d5657b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1830.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fa85a5a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1830.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             220  |             328  |                                              4  |
|  Constant propagation         |             123  |             295  |                                              2  |
|  Sweep                        |               0  |             274  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1830.605 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f9a69bb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1830.605 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 44
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1859f2a42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2019.906 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1859f2a42

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.906 ; gain = 189.301

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: fe4a3d54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.815 . Memory (MB): peak = 2019.906 ; gain = 0.000
Ending Final Cleanup Task | Checksum: fe4a3d54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2019.906 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2019.906 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: fe4a3d54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2019.906 ; gain = 504.242
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/aherce2/ECE-385---Final-Project/tanks/tanks.runs/impl_1/tanks_top_level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tanks_top_level_drc_opted.rpt -pb tanks_top_level_drc_opted.pb -rpx tanks_top_level_drc_opted.rpx
Command: report_drc -file tanks_top_level_drc_opted.rpt -pb tanks_top_level_drc_opted.pb -rpx tanks_top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/aherce2/ECE-385---Final-Project/tanks/tanks.runs/impl_1/tanks_top_level_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d29e9b1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2019.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ccbcc4be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28bfc5a6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28bfc5a6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 28bfc5a6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f04d0056

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 230765678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 230765678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 254a3330b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 283 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 13, total 13, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 102 nets or LUTs. Breaked 13 LUTs, combined 89 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 10 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2019.906 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |             89  |                   102  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |             89  |                   102  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 193724589

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 108749326

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 2 Global Placement | Checksum: 108749326

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1962bfb95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1824ee5aa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 163e26c18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16bf7e0c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: af0376f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 223fe837a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 191600a1d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16cf29f42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16089ef8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16089ef8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c2e1aab5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-38.338 |
Phase 1 Physical Synthesis Initialization | Checksum: 15cd909c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b04b4d53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c2e1aab5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.744. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25a5705af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 25a5705af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25a5705af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25a5705af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 25a5705af

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2019.906 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 202e5190c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000
Ending Placer Task | Checksum: 1133ef037

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/aherce2/ECE-385---Final-Project/tanks/tanks.runs/impl_1/tanks_top_level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file tanks_top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file tanks_top_level_utilization_placed.rpt -pb tanks_top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tanks_top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2019.906 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.820 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.86s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2019.906 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.744 | TNS=-11.684 |
Phase 1 Physical Synthesis Initialization | Checksum: 142f616ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.744 | TNS=-11.684 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 142f616ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.688 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.744 | TNS=-11.684 |
INFO: [Physopt 32-702] Processed net color_instance/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/cascadelatb_tmp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net color_instance/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.699 | TNS=-11.515 |
INFO: [Physopt 32-702] Processed net color_instance/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/A[9]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_2_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.608 | TNS=-6.922 |
INFO: [Physopt 32-702] Processed net color_instance/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/A[10]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_1_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-6.166 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_26_n_0.  Re-placed instance color_instance/rom_address_i_26
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-2.704 |
INFO: [Physopt 32-710] Processed net color_instance/A[10]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_1_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-2.689 |
INFO: [Physopt 32-702] Processed net color_instance/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_26_n_0.  Re-placed instance color_instance/rom_address_i_26
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.441 | TNS=-2.539 |
INFO: [Physopt 32-710] Processed net color_instance/A[8]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_3_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-2.259 |
INFO: [Physopt 32-710] Processed net color_instance/A[9]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_2_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-2.177 |
INFO: [Physopt 32-702] Processed net color_instance/C[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/C[10]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_12_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.405 | TNS=-2.125 |
INFO: [Physopt 32-702] Processed net color_instance/C[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/C[9]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_13_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.336 | TNS=-1.429 |
INFO: [Physopt 32-663] Processed net color_instance/A[3].  Re-placed instance color_instance/rom_address_i_8
INFO: [Physopt 32-735] Processed net color_instance/A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.333 | TNS=-1.405 |
INFO: [Physopt 32-702] Processed net color_instance/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/A[4]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_7_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-1.115 |
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_35_n_0.  Re-placed instance color_instance/rom_address_i_35
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-1.053 |
INFO: [Physopt 32-702] Processed net color_instance/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/A[7]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_4_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-0.963 |
INFO: [Physopt 32-663] Processed net color_instance/A[3].  Re-placed instance color_instance/rom_address_i_8
INFO: [Physopt 32-735] Processed net color_instance/A[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.909 |
INFO: [Physopt 32-702] Processed net color_instance/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/A[3]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_8_comp.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-0.176 |
INFO: [Physopt 32-710] Processed net color_instance/C[9]. Critical path length was reduced through logic transformation on cell color_instance/rom_address_i_13_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-0.164 |
INFO: [Physopt 32-702] Processed net color_instance/C[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/rom_address_i_35_n_0.  Re-placed instance color_instance/rom_address_i_35
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_29_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_112_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.001 | TNS=-0.001 |
INFO: [Physopt 32-702] Processed net color_instance/rom_address_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net color_instance/rom_address_i_182_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.020 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.020 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 142f616ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.020 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.020 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 142f616ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.020 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.764  |         11.684  |            0  |              0  |                    20  |           0  |           2  |  00:00:02  |
|  Total          |          0.764  |         11.684  |            0  |              0  |                    20  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2019.906 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 24ee85a50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
208 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.759 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/aherce2/ECE-385---Final-Project/tanks/tanks.runs/impl_1/tanks_top_level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bcf5ea7c ConstDB: 0 ShapeSum: f2390e5f RouteDB: 0
Post Restoration Checksum: NetGraph: 106d78bc NumContArr: d93560cf Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e9a2d98b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e9a2d98b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.906 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e9a2d98b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.906 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e8becb84

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2019.906 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.239  | TNS=0.000  | WHS=-0.172 | THS=-83.825|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.282149 %
  Global Horizontal Routing Utilization  = 0.284878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5699
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5621
  Number of Partially Routed Nets     = 78
  Number of Node Overlaps             = 747

Phase 2 Router Initialization | Checksum: 1fbd334ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2036.438 ; gain = 16.531

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fbd334ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2036.438 ; gain = 16.531
Phase 3 Initial Routing | Checksum: 1275bd358

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 709
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.657 | TNS=-5.813 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a79b0a68

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.481 | TNS=-2.100 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aee384f5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.423 | TNS=-1.664 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 191d03201

Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.370 | TNS=-1.038 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 185a8d59c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 2044.996 ; gain = 25.090
Phase 4 Rip-up And Reroute | Checksum: 185a8d59c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d69525b7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 2044.996 ; gain = 25.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.277 | TNS=-0.733 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1303903ee

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1303903ee

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090
Phase 5 Delay and Skew Optimization | Checksum: 1303903ee

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f9285d5d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.249 | TNS=-0.669 | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f9285d5d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090
Phase 6 Post Hold Fix | Checksum: f9285d5d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.14765 %
  Global Horizontal Routing Utilization  = 2.46135 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ec818cb4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ec818cb4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1664c4606

Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2044.996 ; gain = 25.090

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.249 | TNS=-0.669 | WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1664c4606

Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2044.996 ; gain = 25.090
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2044.996 ; gain = 25.090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2044.996 ; gain = 25.090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.848 . Memory (MB): peak = 2056.035 ; gain = 11.039
INFO: [Common 17-1381] The checkpoint 'C:/aherce2/ECE-385---Final-Project/tanks/tanks.runs/impl_1/tanks_top_level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tanks_top_level_drc_routed.rpt -pb tanks_top_level_drc_routed.pb -rpx tanks_top_level_drc_routed.rpx
Command: report_drc -file tanks_top_level_drc_routed.rpt -pb tanks_top_level_drc_routed.pb -rpx tanks_top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/aherce2/ECE-385---Final-Project/tanks/tanks.runs/impl_1/tanks_top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tanks_top_level_methodology_drc_routed.rpt -pb tanks_top_level_methodology_drc_routed.pb -rpx tanks_top_level_methodology_drc_routed.rpx
Command: report_methodology -file tanks_top_level_methodology_drc_routed.rpt -pb tanks_top_level_methodology_drc_routed.pb -rpx tanks_top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/aherce2/ECE-385---Final-Project/tanks/tanks.runs/impl_1/tanks_top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file tanks_top_level_power_routed.rpt -pb tanks_top_level_power_summary_routed.pb -rpx tanks_top_level_power_routed.rpx
Command: report_power -file tanks_top_level_power_routed.rpt -pb tanks_top_level_power_summary_routed.pb -rpx tanks_top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
240 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file tanks_top_level_route_status.rpt -pb tanks_top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file tanks_top_level_timing_summary_routed.rpt -pb tanks_top_level_timing_summary_routed.pb -rpx tanks_top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tanks_top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tanks_top_level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tanks_top_level_bus_skew_routed.rpt -pb tanks_top_level_bus_skew_routed.pb -rpx tanks_top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force tanks_top_level.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/rom_address input color_instance/rom_address/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/rom_address input color_instance/rom_address/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/rom_address1 input color_instance/rom_address1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/rom_address2 input color_instance/rom_address2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address0 input color_instance/tank1_rom_address0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address0 input color_instance/tank1_rom_address0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address2 input color_instance/tank1_rom_address2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4 input color_instance/tank1_rom_address4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4 input color_instance/tank1_rom_address4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__0 input color_instance/tank1_rom_address4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__0 input color_instance/tank1_rom_address4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__1 input color_instance/tank1_rom_address4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__1 input color_instance/tank1_rom_address4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__10 input color_instance/tank1_rom_address4__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__10 input color_instance/tank1_rom_address4__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__2 input color_instance/tank1_rom_address4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__2 input color_instance/tank1_rom_address4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__3 input color_instance/tank1_rom_address4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__3 input color_instance/tank1_rom_address4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__4 input color_instance/tank1_rom_address4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__4 input color_instance/tank1_rom_address4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__5 input color_instance/tank1_rom_address4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__5 input color_instance/tank1_rom_address4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__6 input color_instance/tank1_rom_address4__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__6 input color_instance/tank1_rom_address4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__7 input color_instance/tank1_rom_address4__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__7 input color_instance/tank1_rom_address4__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__8 input color_instance/tank1_rom_address4__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__8 input color_instance/tank1_rom_address4__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__9 input color_instance/tank1_rom_address4__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank1_rom_address4__9 input color_instance/tank1_rom_address4__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank2_rom_address0 input color_instance/tank2_rom_address0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP color_instance/tank2_rom_address2 input color_instance/tank2_rom_address2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/draw_missile_2_reg/G0 is a gated clock net sourced by a combinational pin color_instance/draw_missile_2_reg/L3_2/O, cell color_instance/draw_missile_2_reg/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank1_life_display7_out is a gated clock net sourced by a combinational pin color_instance/tank1_life_display_reg[0]_i_2/O, cell color_instance/tank1_life_display_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank1_life_rom_address__0 is a gated clock net sourced by a combinational pin color_instance/tank1_life_rom_address_reg[11]_i_1/O, cell color_instance/tank1_life_rom_address_reg[11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank1_rom_address_reg[12]_i_2_n_0 is a gated clock net sourced by a combinational pin color_instance/tank1_rom_address_reg[12]_i_2/O, cell color_instance/tank1_rom_address_reg[12]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank2_life_display8_out is a gated clock net sourced by a combinational pin color_instance/tank2_life_display_reg[0]_i_2/O, cell color_instance/tank2_life_display_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank2_life_rom_address__0 is a gated clock net sourced by a combinational pin color_instance/tank2_life_rom_address_reg[11]_i_1/O, cell color_instance/tank2_life_rom_address_reg[11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank2_rom_address_reg[12]_i_2_n_0 is a gated clock net sourced by a combinational pin color_instance/tank2_rom_address_reg[12]_i_2/O, cell color_instance/tank2_rom_address_reg[12]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank_1_on_reg/G0 is a gated clock net sourced by a combinational pin color_instance/tank_1_on_reg/L3_2/O, cell color_instance/tank_1_on_reg/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net color_instance/tank_2_on_reg/G0 is a gated clock net sourced by a combinational pin color_instance/tank_2_on_reg/L3_2/O, cell color_instance/tank_2_on_reg/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net vga/hc_reg[4]_0 is a gated clock net sourced by a combinational pin vga/draw_missile_1_reg_i_2/O, cell vga/draw_missile_1_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./tanks_top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2515.273 ; gain = 453.934
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 09:48:38 2023...
