# ğŸ‘‹ Hi, I'm Siddhesh Uttarwar  

ğŸ“ Masterâ€™s in Electrical & Computer Engineering @ UCSB (Electronics & Photonics)  
ğŸ’» Developer | VLSI Enthusiast | Open Source Contributor  
ğŸŒ± Exploring RF/Microwave Circuits, AI in Photonics & Full-Stack Development  

---

## ğŸš€ Tech Stack  

**Languages:** C | C++ | Python | Verilog HDL | Embedded C | MATLAB | JavaScript/TypeScript  
**Frameworks & Tools:** Spring Boot | React.js | Angular | Groovy | OUAF | Docker  
**Databases:** MongoDB | Oracle | SQL  
**Hardware & Design:** FPGA | VLSI (ASIC/RTL) | Microcontrollers (8051, AVR, ARM)  
**Other:** Git | Linux | MATLAB | LabVIEW | Proteus  

---

## ğŸ”¬ Projects & Research  

- âš¡ **High-Speed Double Precision Floating Point Vedic Multiplier** â€“ Optimized for speed, area, and power.  
- ğŸ“¡ **Design of High-Speed 8-bit Multiplier (Brent Kung Adder)** â€“ Performance-focused VLSI design.  
- ğŸªª **RFID Smart ID Card** â€“ RFID + Python system for student management.  
- ğŸŒ **JP Morgan Chase Code for Good** â€“ ReactJS + Django solution for citizen participation in government policies.  

ğŸ“Œ Check out my pinned projects below â¬‡ï¸  

---

## ğŸ† Achievements  

- ğŸ¥ˆ **GYSC Innovation Award** â€“ RFID email project  
- ğŸ“ **IISc Bangalore Research Internship** â€“ RESPIN project (Speech Recognition for Agriculture/Finance)  
- ğŸ… **Best Dealership Award (2008, 2010)** â€“ [For fatherâ€™s business, keep or remove depending on scope]  

---

## ğŸ“Š GitHub Stats  

![GitHub stats](https://github-readme-stats.vercel.app/api?username=SiddheshUttarwar&show_icons=true&theme=tokyonight)  
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=SiddheshUttarwar&layout=compact&theme=tokyonight)  

---

## ğŸŒ Connect with Me  

ğŸ”— [LinkedIn](https://linkedin.com/in/your-link)  
ğŸ“§ siddhesh@email.com  
ğŸŒ [Portfolio / Website](https://your-portfolio-link.com)  

---
