#### Sequence detector circuit implemented with verilog : 

### State Diagram : 



### State Table : 
|Current State|Next State|Output|
              |in = 0|in = 1| in = 0|in = 1|
|-------------|----------|------|
|S0|S0|S1|0|0|
|-------------|----------|------|
