
*** Running vivado
    with args -log aging_sensor_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aging_sensor_top.tcl


****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Sat Dec 27 17:16:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source aging_sensor_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/utils_1/imports/synth_1/aging_sensor_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/utils_1/imports/synth_1/aging_sensor_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top aging_sensor_top -part xcau15p-ffvb676-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-1-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3581980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2468.730 ; gain = 459.688 ; free physical = 7493 ; free virtual = 14597
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aging_sensor_top' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:82819]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:82819]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_management_wiz_0' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/system_management_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_management_wiz_0' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/system_management_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'temp_catcher' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/temp_catcher.v:11]
INFO: [Synth 8-6155] done synthesizing module 'temp_catcher' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/temp_catcher.v:11]
INFO: [Synth 8-6157] synthesizing module 'not_series' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/aging_Nexys4DDR/aging_Nexys4DDR.srcs/sources_1/imports/new/nand_series.v:23]
	Parameter size bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT1_L' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:95366]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1_L' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:95366]
INFO: [Synth 8-6155] done synthesizing module 'not_series' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/aging_Nexys4DDR/aging_Nexys4DDR.srcs/sources_1/imports/new/nand_series.v:23]
INFO: [Synth 8-6157] synthesizing module 'modern_sensible' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/aging_Nexys4DDR/aging_Nexys4DDR.srcs/sources_1/new/modern_sensible.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT2_L' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:95403]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'LUT2_L' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:95403]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49180]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49180]
INFO: [Synth 8-6155] done synthesizing module 'modern_sensible' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/aging_Nexys4DDR/aging_Nexys4DDR.srcs/sources_1/new/modern_sensible.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller_controller' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/controller_controller.v:10]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/controller_controller.v:88]
INFO: [Synth 8-6155] done synthesizing module 'controller_controller' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/controller_controller.v:10]
INFO: [Synth 8-6157] synthesizing module 'failure_holder' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/failure_holder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'failure_holder' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/failure_holder.v:23]
INFO: [Synth 8-6157] synthesizing module 'sensor_stream' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/sensor_stream.v:23]
	Parameter BAUDRATE bound to: 125000 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sensor_stream' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/sensor_stream.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/uart_tx.v:23]
	Parameter BAUDRATE bound to: 125000 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/uart_test/uart_test.srcs/sources_1/new/uart_tx.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:250]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'probe5' does not match port width (4) of module 'ila_0' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:266]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/.Xil/Vivado-3581921-dan-alencar/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'aging_sensor_top' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:7]
WARNING: [Synth 8-6014] Unused sequential element raw_temp_data_reg was removed.  [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/temp_catcher.v:58]
WARNING: [Synth 8-6014] Unused sequential element inverted_bit_reg was removed.  [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/imports/Projects/aging_Nexys4DDR/aging_Nexys4DDR.srcs/sources_1/imports/new/nand_series.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_control'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:300]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_debug'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:250]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'main_controller'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:184]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clock_gen'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:100]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_transmitter'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:237]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data_streamer'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:216]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'failure_latch'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:203]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'aging_sensor'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:171]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'temp_reader'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:137]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'critical_path'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:161]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sysmon'. This will prevent further optimization [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/new/aging_sensor_top.v:116]
WARNING: [Synth 8-7129] Port rx in module aging_sensor_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.668 ; gain = 551.625 ; free physical = 7366 ; free virtual = 14470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.668 ; gain = 551.625 ; free physical = 7369 ; free virtual = 14474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.668 ; gain = 551.625 ; free physical = 7369 ; free virtual = 14474
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.637 ; gain = 0.000 ; free physical = 7378 ; free virtual = 14482
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/system_management_wiz_0/system_management_wiz_0/system_management_wiz_0_in_context.xdc] for cell 'sysmon'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/system_management_wiz_0/system_management_wiz_0/system_management_wiz_0_in_context.xdc] for cell 'sysmon'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_gen'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2662.508 ; gain = 26.219 ; free physical = 7448 ; free virtual = 14553
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_gen'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_debug'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_debug'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_control'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_control'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/constrs_1/new/aging_ultrascale.xdc]
WARNING: [Vivado 12-584] No ports matched 'fpga_button'. [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/constrs_1/new/aging_ultrascale.xdc:174]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/constrs_1/new/aging_ultrascale.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/constrs_1/new/aging_ultrascale.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aging_sensor_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aging_sensor_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.508 ; gain = 0.000 ; free physical = 7455 ; free virtual = 14551
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT1_L => LUT1: 100 instances
  LUT2_L => LUT2: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.543 ; gain = 0.000 ; free physical = 7455 ; free virtual = 14551
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2662.543 ; gain = 653.500 ; free physical = 7519 ; free virtual = 14635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2670.512 ; gain = 661.469 ; free physical = 7519 ; free virtual = 14635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2670.512 ; gain = 661.469 ; free physical = 7519 ; free virtual = 14635
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'temp_catcher'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               READ_TEMP |                              001 |                              001
               WAIT_TEMP |                              010 |                              010
                READ_VCC |                              011 |                              011
                WAIT_VCC |                              100 |                              100
                    DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'temp_catcher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                SWEEPING |                               01 |                               01
                    DONE |                               10 |                               11
             PHASE_SHIFT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller_controller'
WARNING: [Synth 8-327] inferring latch for variable 'display_value_reg' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/controller_controller.v:123]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2670.512 ; gain = 661.469 ; free physical = 7517 ; free virtual = 14634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 15    
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP vccint0, operation Mode is: A*(B:0xbb8).
DSP Report: operator vccint0 is absorbed into DSP vccint0.
WARNING: [Synth 8-7129] Port rx in module aging_sensor_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2670.512 ; gain = 661.469 ; free physical = 7519 ; free virtual = 14641
---------------------------------------------------------------------------------
 Sort Area is  vccint0_0 : 0 0 : 485 485 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|temp_catcher | A*(B:0xbb8) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.875 ; gain = 950.832 ; free physical = 7270 ; free virtual = 14396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.875 ; gain = 950.832 ; free physical = 7269 ; free virtual = 14395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.875 ; gain = 950.832 ; free physical = 7257 ; free virtual = 14391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/controller_controller.v:143]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.srcs/sources_1/imports/sources_1/new/failure_holder.v:31]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7102 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7102 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7093 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7093 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7093 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7093 ; free virtual = 14212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|temp_catcher | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |clk_wiz_0               |         1|
|2     |system_management_wiz_0 |         1|
|3     |ila_0                   |         1|
|4     |vio_0                   |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clk_wiz               |     1|
|2     |ila                   |     1|
|3     |system_management_wiz |     1|
|4     |vio                   |     1|
|5     |CARRY8                |     2|
|6     |DSP_ALU               |     1|
|7     |DSP_A_B_DATA          |     1|
|8     |DSP_C_DATA            |     1|
|9     |DSP_MULTIPLIER        |     1|
|10    |DSP_M_DATA            |     1|
|11    |DSP_OUTPUT            |     1|
|12    |DSP_PREADD            |     1|
|13    |DSP_PREADD_DATA       |     1|
|14    |LUT1                  |    41|
|15    |LUT1_L                |   100|
|16    |LUT2                  |    13|
|17    |LUT2_L                |     1|
|18    |LUT3                  |    32|
|19    |LUT4                  |    31|
|20    |LUT5                  |    38|
|21    |LUT6                  |    73|
|22    |MUXF7                 |     1|
|23    |FDCE                  |   115|
|24    |FDPE                  |     1|
|25    |FDRE                  |    18|
|26    |LD                    |    16|
|27    |IBUFDS                |     1|
|28    |OBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7093 ; free virtual = 14212
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3145.688 ; gain = 1034.770 ; free physical = 7093 ; free virtual = 14211
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3145.688 ; gain = 1136.645 ; free physical = 7093 ; free virtual = 14211
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.688 ; gain = 0.000 ; free physical = 7093 ; free virtual = 14211
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.688 ; gain = 0.000 ; free physical = 7232 ; free virtual = 14351
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 119 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LD => LDCE: 16 instances
  LUT1_L => LUT1: 100 instances
  LUT2_L => LUT2: 1 instance 

Synth Design complete | Checksum: eea372c7
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 3145.688 ; gain = 1518.543 ; free physical = 7231 ; free virtual = 14350
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2246.033; main = 2190.563; forked = 282.842
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3955.117; main = 3110.168; forked = 995.238
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3145.688 ; gain = 0.000 ; free physical = 7231 ; free virtual = 14350
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/synth_1/aging_sensor_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file aging_sensor_top_utilization_synth.rpt -pb aging_sensor_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 27 17:16:58 2025...
