#-----------------------------------------------------------
# Webtalk v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 24 17:41:35 2021
# Process ID: 1716
# Current directory: D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xsim.dir/riscv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xsim.dir/riscv_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xsim.dir/riscv_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 24 17:41:41 2021. For additional details about this file, please refer to the WebTalk help file at D:/Program/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.270 ; gain = 17.844
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 24 17:41:41 2021...
