==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_expression_balance -off ms_mergesort 
INFO: [HLS 200-1510] Running: set_directive_inline merge 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ms_mergesort/mergesort_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp ms_mergesort/mergesort_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 merge/merge_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off merge/merge_label1 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 merge/merge_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off merge/merge_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp merge/merge_label3 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram -latency -1 ms_mergesort a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type cyclic merge temp 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block merge temp 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram -latency -1 merge temp 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 ms_mergesort/mergesort_label1 i 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 ms_mergesort/mergesort_label2 i 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 ms_mergesort/mergesort_label2 m 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 merge/merge_label1 i 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 merge/merge_label2 j 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 merge/merge_label3 k 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.58 seconds. CPU system time: 0.95 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'merge' into 'ms_mergesort' (sort.c:44:17)
INFO: [HLS 214-131] Inlining function 'merge' into 'ms_mergesort' (sort.c:47:17)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/pengjin/HGBO-DSE/dse_ds/MachSuite/impl_ds/sort/merge/p8/script/dir_516.tcl:10:9)
INFO: [HLS 214-291] Loop 'merge_label1' is marked as complete unroll implied by the pipeline pragma (sort.c:7:20)
INFO: [HLS 214-291] Loop 'merge_label2' is marked as complete unroll implied by the pipeline pragma (sort.c:11:20)
INFO: [HLS 214-291] Loop 'merge_label3' is marked as complete unroll implied by the pipeline pragma (sort.c:18:20)
INFO: [HLS 214-248] Applying array_partition to 'temp.i1': Cyclic partitioning with factor 2 on dimension 1. (sort.c:4:13)
INFO: [HLS 214-248] Applying array_partition to 'temp.i': Cyclic partitioning with factor 2 on dimension 1. (sort.c:4:13)
INFO: [HLS 214-248] Applying array_reshape to 'temp.i1_0': Block reshaping with factor 2 on dimension 1. (sort.c:4:13)
INFO: [HLS 214-248] Applying array_reshape to 'temp.i1_1': Block reshaping with factor 2 on dimension 1. (sort.c:4:13)
INFO: [HLS 214-248] Applying array_reshape to 'temp.i_0': Block reshaping with factor 2 on dimension 1. (sort.c:4:13)
INFO: [HLS 214-248] Applying array_reshape to 'temp.i_1': Block reshaping with factor 2 on dimension 1. (sort.c:4:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.32 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sort.c:8: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.201 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mergesort_label2' (sort.c:33) in function 'ms_mergesort' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label1' (sort.c:5) in function 'ms_mergesort' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label2' (sort.c:5) in function 'ms_mergesort' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label3' (sort.c:5) in function 'ms_mergesort' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label1' (sort.c:5) in function 'ms_mergesort' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label2' (sort.c:5) in function 'ms_mergesort' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label3' (sort.c:5) in function 'ms_mergesort' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.223 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'mergesort_label2' (sort.c:33:15) in function 'ms_mergesort' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'mergesort_label1' (sort.c:33:9) in function 'ms_mergesort' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'temp.2' (sort.c:8:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp.2' (sort.c:12:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ms_mergesort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ms_mergesort_Pipeline_merge_label31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ms_mergesort_Pipeline_merge_label31': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'merge_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ms_mergesort_Pipeline_merge_label31' (loop 'merge_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_write_ln26', sort.c:26) of variable 'i', sort.c:26 on local variable 'i' and 'load' operation ('i', sort.c:20) on local variable 'i'.
WARNING: [HLS 200-885] The II Violation in module 'ms_mergesort_Pipeline_merge_label31' (loop 'merge_label3'): Unable to schedule 'load' operation ('temp_load', sort.c:19) on array 'temp' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'temp'.
WARNING: [HLS 200-885] The II Violation in module 'ms_mergesort_Pipeline_merge_label31' (loop 'merge_label3'): Unable to schedule 'load' operation ('temp_load', sort.c:19) on array 'temp' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'merge_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ms_mergesort_Pipeline_merge_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ms_mergesort_Pipeline_merge_label3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'merge_label3'.
WARNING: [HLS 200-880] The II Violation in module 'ms_mergesort_Pipeline_merge_label3' (loop 'merge_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('i_write_ln26', sort.c:26) of variable 'i', sort.c:26 on local variable 'i' and 'load' operation ('i', sort.c:20) on local variable 'i'.
WARNING: [HLS 200-885] The II Violation in module 'ms_mergesort_Pipeline_merge_label3' (loop 'merge_label3'): Unable to schedule 'load' operation ('temp_2_load', sort.c:19) on array 'temp_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'temp_2'.
WARNING: [HLS 200-885] The II Violation in module 'ms_mergesort_Pipeline_merge_label3' (loop 'merge_label3'): Unable to schedule 'load' operation ('temp_2_load', sort.c:19) on array 'temp_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'temp_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'merge_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ms_mergesort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'mergesort_label2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'temp' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'temp_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'temp_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'temp_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ms_mergesort_Pipeline_merge_label31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ms_mergesort_Pipeline_merge_label31' pipeline 'merge_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ms_mergesort_Pipeline_merge_label31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ms_mergesort_Pipeline_merge_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ms_mergesort_Pipeline_merge_label3' pipeline 'merge_label3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ms_mergesort_Pipeline_merge_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ms_mergesort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ms_mergesort/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ms_mergesort' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ms_mergesort'.
INFO: [RTMG 210-278] Implementing memory 'ms_mergesort_temp_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.249 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ms_mergesort.
INFO: [VLOG 209-307] Generating Verilog RTL for ms_mergesort.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.23 seconds. CPU system time: 1.62 seconds. Elapsed time: 7.56 seconds; current allocated memory: 53.934 MB.
INFO: [HLS 200-1510] Running: config_export -vivado_impl_strategy Flow_Quick -vivado_synth_strategy Flow_RuntimeOptimized 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-4] Cannot find Vivado, please check XILINX_VIVADO environment variable: /opt/Xilinx/Vivado/2021.2
