/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [9:0] _04_;
  wire [7:0] _05_;
  wire [9:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [12:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire [7:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_68z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [3:0] celloutsig_0_86z;
  wire [4:0] celloutsig_0_89z;
  wire [9:0] celloutsig_0_8z;
  wire [23:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_14z[6] & _00_);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[4] & celloutsig_0_6z[2]);
  assign celloutsig_0_71z = ~((celloutsig_0_36z[2] | celloutsig_0_4z[4]) & (celloutsig_0_45z | celloutsig_0_35z[3]));
  assign celloutsig_0_17z = ~((celloutsig_0_13z | celloutsig_0_11z) & (celloutsig_0_14z[5] | celloutsig_0_6z[1]));
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_0_8z = { celloutsig_0_4z[9:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } + { celloutsig_0_4z[6:0], _00_, _04_[1:0] };
  assign celloutsig_0_12z = { _04_[1], celloutsig_0_9z, _05_[5:4], _02_, _05_[2:1], _01_ } + { celloutsig_0_8z[8:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_8z[7:3] + celloutsig_0_19z[6:2];
  reg [5:0] _15_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_0z, celloutsig_0_0z };
  assign { _05_[5:4], _02_, _05_[2:1], _01_ } = _15_;
  reg [9:0] _16_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 10'h000;
    else _16_ <= { celloutsig_0_18z[14:8], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_15z };
  assign { _06_[9], _03_[4:1], _06_[4:0] } = _16_;
  reg [2:0] _17_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 3'h0;
    else _17_ <= in_data[22:20];
  assign { _00_, _04_[1:0] } = _17_;
  assign celloutsig_0_39z = celloutsig_0_32z[10:1] / { 1'h1, celloutsig_0_18z[5:2], celloutsig_0_20z };
  assign celloutsig_0_6z = { _05_[4], _02_, _05_[2:1], _01_ } / { 1'h1, _02_, _05_[2:1], in_data[0] };
  assign celloutsig_0_75z = celloutsig_0_51z[7:1] / { 1'h1, celloutsig_0_51z[6:4], celloutsig_0_0z };
  assign celloutsig_0_86z = { celloutsig_0_36z[2:0], celloutsig_0_68z } / { 1'h1, celloutsig_0_50z[2:0] };
  assign celloutsig_1_4z = in_data[187:176] / { 1'h1, in_data[168:162], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_5z[2], celloutsig_1_2z, celloutsig_1_7z } / { 1'h1, celloutsig_1_11z[0], celloutsig_1_0z };
  assign celloutsig_0_40z = { celloutsig_0_32z[9:4], _00_, _04_[1:0] } == in_data[62:54];
  assign celloutsig_0_68z = { celloutsig_0_35z[5:1], celloutsig_0_24z } == celloutsig_0_22z[8:3];
  assign celloutsig_0_34z = { celloutsig_0_22z[13:7], celloutsig_0_10z } > { celloutsig_0_29z[10:7], celloutsig_0_28z, _00_, _04_[1:0] };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_3z[2:1], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z[11:10], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } > in_data[76:67];
  assign celloutsig_1_6z = ! { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_25z = ! { in_data[2:0], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_12z, _06_[9], _03_[4:1], _06_[4:0], celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[181] & ~(in_data[164]);
  assign celloutsig_0_13z = celloutsig_0_8z[1] & ~(celloutsig_0_8z[1]);
  assign celloutsig_0_36z = { _05_[4], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_31z } % { 1'h1, celloutsig_0_18z[14:13], celloutsig_0_9z };
  assign celloutsig_0_50z = celloutsig_0_29z[20:17] % { 1'h1, _04_[0], celloutsig_0_25z, celloutsig_0_40z };
  assign celloutsig_1_5z = celloutsig_1_4z[9:6] % { 1'h1, celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_4z % { 1'h1, in_data[123:116], celloutsig_1_3z[2:1], celloutsig_1_0z };
  assign celloutsig_0_22z = { celloutsig_0_14z[3:2], celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_7z, celloutsig_0_10z, _06_[9], _03_[4:1], _06_[4:0] };
  assign celloutsig_0_23z = in_data[37:31] % { 1'h1, celloutsig_0_20z[3:1], _00_, _04_[1:0] };
  assign celloutsig_0_30z = celloutsig_0_19z[8] ? { celloutsig_0_23z[6:3], celloutsig_0_9z, celloutsig_0_15z } : { celloutsig_0_0z[1], celloutsig_0_24z, _00_, _04_[1:0], celloutsig_0_11z };
  assign celloutsig_0_32z = celloutsig_0_24z ? { celloutsig_0_12z[7:2], celloutsig_0_7z, celloutsig_0_17z, _00_, _04_[1:0] } : { in_data[75:68], celloutsig_0_16z };
  assign celloutsig_0_35z[5:1] = celloutsig_0_5z[2] ? { _05_[4], _02_, _05_[2:1], _01_ } : { celloutsig_0_6z[4:1], celloutsig_0_1z };
  assign celloutsig_0_51z = celloutsig_0_39z[0] ? { celloutsig_0_4z[4], celloutsig_0_11z, celloutsig_0_50z, celloutsig_0_31z, celloutsig_0_11z } : { celloutsig_0_14z[9:3], celloutsig_0_31z };
  assign celloutsig_0_90z = celloutsig_0_75z[1] ? { celloutsig_0_46z, celloutsig_0_18z, celloutsig_0_75z[6:2], 1'h1, celloutsig_0_75z[0] } : { celloutsig_0_39z[4:0], celloutsig_0_44z, celloutsig_0_86z, celloutsig_0_61z, celloutsig_0_71z, celloutsig_0_51z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_68z };
  assign celloutsig_1_3z[2:1] = celloutsig_1_2z ? { celloutsig_1_0z, 1'h1 } : { in_data[106], celloutsig_1_1z };
  assign celloutsig_0_16z = _04_[0] ? { _00_, _04_[1], 1'h1 } : { celloutsig_0_4z[10:9], celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_1z, _05_[5:4], _02_, _05_[2:1], _01_, _00_, _04_[1:0], celloutsig_0_1z } | { in_data[19:8], celloutsig_0_1z };
  assign celloutsig_0_5z = { _02_, _05_[2:1] } | { _05_[4], _02_, _05_[2] };
  assign celloutsig_0_61z = | { _00_, celloutsig_0_37z, celloutsig_0_31z, _04_[1:0], celloutsig_0_4z[1] };
  assign celloutsig_0_83z = | celloutsig_0_18z[11:7];
  assign celloutsig_0_11z = | { _02_, _05_[4], _05_[2:1] };
  assign celloutsig_0_15z = | celloutsig_0_0z;
  assign celloutsig_0_44z = ^ celloutsig_0_29z[14:11];
  assign celloutsig_0_46z = ^ celloutsig_0_6z;
  assign celloutsig_0_9z = ^ { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_19z = ^ { in_data[140:138], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_89z = { celloutsig_0_12z[7:6], celloutsig_0_37z, celloutsig_0_10z, celloutsig_0_83z } >> { celloutsig_0_29z[17:14], celloutsig_0_28z };
  assign celloutsig_1_8z = { celloutsig_1_3z[2:1], celloutsig_1_2z } >> in_data[155:153];
  assign celloutsig_1_11z = { celloutsig_1_3z[1], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z } >> in_data[175:167];
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z } >> { in_data[18:16], celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_20z[1], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_19z } >> { celloutsig_0_17z, celloutsig_0_7z, _05_[5:4], _02_, _05_[2:1], _01_, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[38:36] >>> in_data[44:42];
  assign celloutsig_0_18z = { celloutsig_0_14z[11:4], celloutsig_0_6z, celloutsig_0_0z } >>> { celloutsig_0_12z[7:3], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_8z[5:2], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z } >>> { celloutsig_0_14z[12], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_43z = ~((celloutsig_0_30z[5] & celloutsig_0_34z) | celloutsig_0_31z);
  assign celloutsig_0_24z = ~((celloutsig_0_5z[0] & celloutsig_0_11z) | celloutsig_0_8z[1]);
  assign celloutsig_0_31z = ~((celloutsig_0_12z[2] & celloutsig_0_23z[2]) | (celloutsig_0_10z & celloutsig_0_20z[3]));
  assign celloutsig_0_45z = ~((celloutsig_0_9z & celloutsig_0_43z) | (celloutsig_0_11z & celloutsig_0_39z[4]));
  assign celloutsig_1_0z = ~((in_data[145] & in_data[146]) | (in_data[189] & in_data[113]));
  assign celloutsig_0_1z = ~((in_data[73] & in_data[21]) | (celloutsig_0_0z[1] & in_data[87]));
  assign celloutsig_0_28z = ~((celloutsig_0_6z[0] & celloutsig_0_14z[0]) | (celloutsig_0_14z[11] & celloutsig_0_7z));
  assign _04_[9:2] = { celloutsig_0_4z[6:0], _00_ };
  assign { _05_[7:6], _05_[3], _05_[0] } = { _04_[1], celloutsig_0_9z, _02_, _01_ };
  assign _06_[8:5] = _03_[4:1];
  assign celloutsig_0_35z[0] = celloutsig_0_24z;
  assign celloutsig_1_3z[0] = celloutsig_1_0z;
  assign { out_data[139:128], out_data[96], out_data[36:32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
