
Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f09c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b9c  0800f1b0  0800f1b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd4c  0800fd4c  0001122c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fd4c  0800fd4c  00010d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd54  0800fd54  0001122c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd54  0800fd54  00010d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fd58  0800fd58  00010d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  0800fd5c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000125c  2000022c  0800ff88  0001122c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001488  0800ff88  00011488  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001122c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001739b  00000000  00000000  00011255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cb0  00000000  00000000  000285f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  0002c2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000117d  00000000  00000000  0002d920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c158  00000000  00000000  0002ea9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cf19  00000000  00000000  0004abf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097d93  00000000  00000000  00067b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff8a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007440  00000000  00000000  000ff8e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00106d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000022c 	.word	0x2000022c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f194 	.word	0x0800f194

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000230 	.word	0x20000230
 800014c:	0800f194 	.word	0x0800f194

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	2200      	movs	r2, #0
 8001154:	2300      	movs	r3, #0
 8001156:	4604      	mov	r4, r0
 8001158:	460d      	mov	r5, r1
 800115a:	f7ff fc2f 	bl	80009bc <__aeabi_dcmplt>
 800115e:	b928      	cbnz	r0, 800116c <__aeabi_d2lz+0x1c>
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001168:	f000 b80a 	b.w	8001180 <__aeabi_d2ulz>
 800116c:	4620      	mov	r0, r4
 800116e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001172:	f000 f805 	bl	8001180 <__aeabi_d2ulz>
 8001176:	4240      	negs	r0, r0
 8001178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117c:	bd38      	pop	{r3, r4, r5, pc}
 800117e:	bf00      	nop

08001180 <__aeabi_d2ulz>:
 8001180:	b5d0      	push	{r4, r6, r7, lr}
 8001182:	2200      	movs	r2, #0
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <__aeabi_d2ulz+0x34>)
 8001186:	4606      	mov	r6, r0
 8001188:	460f      	mov	r7, r1
 800118a:	f7ff f9a5 	bl	80004d8 <__aeabi_dmul>
 800118e:	f7ff fc7b 	bl	8000a88 <__aeabi_d2uiz>
 8001192:	4604      	mov	r4, r0
 8001194:	f7ff f926 	bl	80003e4 <__aeabi_ui2d>
 8001198:	2200      	movs	r2, #0
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <__aeabi_d2ulz+0x38>)
 800119c:	f7ff f99c 	bl	80004d8 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4630      	mov	r0, r6
 80011a6:	4639      	mov	r1, r7
 80011a8:	f7fe ffde 	bl	8000168 <__aeabi_dsub>
 80011ac:	f7ff fc6c 	bl	8000a88 <__aeabi_d2uiz>
 80011b0:	4621      	mov	r1, r4
 80011b2:	bdd0      	pop	{r4, r6, r7, pc}
 80011b4:	3df00000 	.word	0x3df00000
 80011b8:	41f00000 	.word	0x41f00000

080011bc <copy_default_tables>:
 *  -  const  
 *       
 * ================================ */

static void copy_default_tables(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
     * HX711:    
     * sum  mass   (0g, 1000g  )
     *   [CAL]   
     *      
     */
    g_lc_count = 0;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <copy_default_tables+0x70>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
    if (HX711_MAX_CAL_POINTS >= 2) {
        g_lc_table_work[0].sum  = 0.0f;
 80011c8:	4b19      	ldr	r3, [pc, #100]	@ (8001230 <copy_default_tables+0x74>)
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
        g_lc_table_work[0].mass = 0.0f;
 80011d0:	4b17      	ldr	r3, [pc, #92]	@ (8001230 <copy_default_tables+0x74>)
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	605a      	str	r2, [r3, #4]

        g_lc_table_work[1].sum  = 1000.0f;
 80011d8:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <copy_default_tables+0x74>)
 80011da:	4a16      	ldr	r2, [pc, #88]	@ (8001234 <copy_default_tables+0x78>)
 80011dc:	609a      	str	r2, [r3, #8]
        g_lc_table_work[1].mass = 1000.0f;
 80011de:	4b14      	ldr	r3, [pc, #80]	@ (8001230 <copy_default_tables+0x74>)
 80011e0:	4a14      	ldr	r2, [pc, #80]	@ (8001234 <copy_default_tables+0x78>)
 80011e2:	60da      	str	r2, [r3, #12]

        g_lc_count = 2;
 80011e4:	4b11      	ldr	r3, [pc, #68]	@ (800122c <copy_default_tables+0x70>)
 80011e6:	2202      	movs	r2, #2
 80011e8:	601a      	str	r2, [r3, #0]

    /*
     * WATERSENSOR: index 0..20  
     *  0, 100, 200, ... 2000g  
     */
    for (int i = 0; i < CAL_WS_MAX_POINTS; ++i) {
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	e00e      	b.n	800120e <copy_default_tables+0x52>
        g_ws_mass_table[i] = (float)(i * 100);  // 0g, 100g, ..., 2000g
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2264      	movs	r2, #100	@ 0x64
 80011f4:	fb02 f303 	mul.w	r3, r2, r3
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff fd6f 	bl	8000cdc <__aeabi_i2f>
 80011fe:	4602      	mov	r2, r0
 8001200:	490d      	ldr	r1, [pc, #52]	@ (8001238 <copy_default_tables+0x7c>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < CAL_WS_MAX_POINTS; ++i) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3301      	adds	r3, #1
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b14      	cmp	r3, #20
 8001212:	dded      	ble.n	80011f0 <copy_default_tables+0x34>
    }

    g_empty_sum  = 0.0f;
 8001214:	4b09      	ldr	r3, [pc, #36]	@ (800123c <copy_default_tables+0x80>)
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
    g_total_mass = 0.0f;
 800121c:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <copy_default_tables+0x84>)
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000448 	.word	0x20000448
 8001230:	20000248 	.word	0x20000248
 8001234:	447a0000 	.word	0x447a0000
 8001238:	2000044c 	.word	0x2000044c
 800123c:	200004a0 	.word	0x200004a0
 8001240:	200004a4 	.word	0x200004a4

08001244 <CAL_Init>:
/* ================================
 *  Public API
 * ================================ */

void CAL_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
    /*  EEPROM   
        CAL_LoadFromEEPROM()  .
           */
    copy_default_tables();
 8001248:	f7ff ffb8 	bl	80011bc <copy_default_tables>

    /* Apply tables to HX711 & WATERSENSOR */
    HX711_SetCalibTable(g_lc_table_work, g_lc_count);
 800124c:	4b05      	ldr	r3, [pc, #20]	@ (8001264 <CAL_Init+0x20>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4619      	mov	r1, r3
 8001252:	4805      	ldr	r0, [pc, #20]	@ (8001268 <CAL_Init+0x24>)
 8001254:	f000 f992 	bl	800157c <HX711_SetCalibTable>
    WATER_SetMassTable(g_ws_mass_table, CAL_WS_MAX_POINTS);
 8001258:	2115      	movs	r1, #21
 800125a:	4804      	ldr	r0, [pc, #16]	@ (800126c <CAL_Init+0x28>)
 800125c:	f002 f83e 	bl	80032dc <WATER_SetMassTable>
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20000448 	.word	0x20000448
 8001268:	20000248 	.word	0x20000248
 800126c:	2000044c 	.word	0x2000044c

08001270 <CAL_Begin>:
    HX711_SetCalibTable(g_lc_table_work, g_lc_count);
    WATER_SetMassTable(g_ws_mass_table, CAL_WS_MAX_POINTS);
}

void CAL_Begin(float empty_sum)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
    g_empty_sum  = empty_sum;
 8001278:	4a16      	ldr	r2, [pc, #88]	@ (80012d4 <CAL_Begin+0x64>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6013      	str	r3, [r2, #0]
    g_total_mass = 0.0f;
 800127e:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <CAL_Begin+0x68>)
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	601a      	str	r2, [r3, #0]

    /* Reset LC working table */
    g_lc_count = 0;
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <CAL_Begin+0x6c>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
    if (HX711_MAX_CAL_POINTS > 0) {
        g_lc_table_work[0].sum  = 0.0f;
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <CAL_Begin+0x70>)
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
        g_lc_table_work[0].mass = 0.0f;
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <CAL_Begin+0x70>)
 8001296:	f04f 0200 	mov.w	r2, #0
 800129a:	605a      	str	r2, [r3, #4]
        g_lc_count = 1;
 800129c:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <CAL_Begin+0x6c>)
 800129e:	2201      	movs	r2, #1
 80012a0:	601a      	str	r2, [r3, #0]
    }

    /* Reset WS table */
    for (int i = 0; i < CAL_WS_MAX_POINTS; ++i) {
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	e008      	b.n	80012ba <CAL_Begin+0x4a>
        g_ws_mass_table[i] = 0.0f;
 80012a8:	4a0e      	ldr	r2, [pc, #56]	@ (80012e4 <CAL_Begin+0x74>)
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	f04f 0100 	mov.w	r1, #0
 80012b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < CAL_WS_MAX_POINTS; ++i) {
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	3301      	adds	r3, #1
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2b14      	cmp	r3, #20
 80012be:	ddf3      	ble.n	80012a8 <CAL_Begin+0x38>
    }
    g_ws_mass_table[0] = 0.0f;
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <CAL_Begin+0x74>)
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	200004a0 	.word	0x200004a0
 80012d8:	200004a4 	.word	0x200004a4
 80012dc:	20000448 	.word	0x20000448
 80012e0:	20000248 	.word	0x20000248
 80012e4:	2000044c 	.word	0x2000044c

080012e8 <CAL_AddPoint>:

int CAL_AddPoint(float current_sum_raw, float added_mass, int ws_index)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
    if (g_lc_count >= HX711_MAX_CAL_POINTS) {
 80012f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001370 <CAL_AddPoint+0x88>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b3f      	cmp	r3, #63	@ 0x3f
 80012fa:	dd02      	ble.n	8001302 <CAL_AddPoint+0x1a>
        return -1;  // buffer full
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001300:	e032      	b.n	8001368 <CAL_AddPoint+0x80>
    }

    /* 1) Update cumulative mass */
    g_total_mass += added_mass;
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <CAL_AddPoint+0x8c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	68b9      	ldr	r1, [r7, #8]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fc33 	bl	8000b74 <__addsf3>
 800130e:	4603      	mov	r3, r0
 8001310:	461a      	mov	r2, r3
 8001312:	4b18      	ldr	r3, [pc, #96]	@ (8001374 <CAL_AddPoint+0x8c>)
 8001314:	601a      	str	r2, [r3, #0]

    /* 2) Compute LC delta sum */
    float delta_sum = current_sum_raw - g_empty_sum;
 8001316:	4b18      	ldr	r3, [pc, #96]	@ (8001378 <CAL_AddPoint+0x90>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4619      	mov	r1, r3
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f7ff fc27 	bl	8000b70 <__aeabi_fsub>
 8001322:	4603      	mov	r3, r0
 8001324:	617b      	str	r3, [r7, #20]

    /* 3) Store new LC point */
    g_lc_table_work[g_lc_count].sum  = delta_sum;
 8001326:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <CAL_AddPoint+0x88>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4914      	ldr	r1, [pc, #80]	@ (800137c <CAL_AddPoint+0x94>)
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    g_lc_table_work[g_lc_count].mass = g_total_mass;
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <CAL_AddPoint+0x88>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a0f      	ldr	r2, [pc, #60]	@ (8001374 <CAL_AddPoint+0x8c>)
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	4910      	ldr	r1, [pc, #64]	@ (800137c <CAL_AddPoint+0x94>)
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	440b      	add	r3, r1
 8001340:	605a      	str	r2, [r3, #4]
    g_lc_count++;
 8001342:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <CAL_AddPoint+0x88>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	3301      	adds	r3, #1
 8001348:	4a09      	ldr	r2, [pc, #36]	@ (8001370 <CAL_AddPoint+0x88>)
 800134a:	6013      	str	r3, [r2, #0]

    /* 4) Update WS table if valid index */
    if (ws_index >= 0 && ws_index < CAL_WS_MAX_POINTS) {
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	db08      	blt.n	8001364 <CAL_AddPoint+0x7c>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2b14      	cmp	r3, #20
 8001356:	dc05      	bgt.n	8001364 <CAL_AddPoint+0x7c>
        g_ws_mass_table[ws_index] = g_total_mass;
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <CAL_AddPoint+0x8c>)
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4908      	ldr	r1, [pc, #32]	@ (8001380 <CAL_AddPoint+0x98>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }

    return g_lc_count;
 8001364:	4b02      	ldr	r3, [pc, #8]	@ (8001370 <CAL_AddPoint+0x88>)
 8001366:	681b      	ldr	r3, [r3, #0]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000448 	.word	0x20000448
 8001374:	200004a4 	.word	0x200004a4
 8001378:	200004a0 	.word	0x200004a0
 800137c:	20000248 	.word	0x20000248
 8001380:	2000044c 	.word	0x2000044c

08001384 <CAL_Finalize>:

int CAL_Finalize(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
    if (g_lc_count < 2) {
 8001388:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <CAL_Finalize+0x34>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b01      	cmp	r3, #1
 800138e:	dc02      	bgt.n	8001396 <CAL_Finalize+0x12>
        return -1;  // not enough points
 8001390:	f04f 33ff 	mov.w	r3, #4294967295
 8001394:	e00d      	b.n	80013b2 <CAL_Finalize+0x2e>
    }

    /* Apply to HX711 */
    HX711_SetCalibTable(g_lc_table_work, g_lc_count);
 8001396:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <CAL_Finalize+0x34>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4619      	mov	r1, r3
 800139c:	4807      	ldr	r0, [pc, #28]	@ (80013bc <CAL_Finalize+0x38>)
 800139e:	f000 f8ed 	bl	800157c <HX711_SetCalibTable>

    /* Apply WS table */
    WATER_SetMassTable(g_ws_mass_table, CAL_WS_MAX_POINTS);
 80013a2:	2115      	movs	r1, #21
 80013a4:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <CAL_Finalize+0x3c>)
 80013a6:	f001 ff99 	bl	80032dc <WATER_SetMassTable>

    /* Optionally: save to EEPROM */
    CAL_SaveToEEPROM();
 80013aa:	f000 f80b 	bl	80013c4 <CAL_SaveToEEPROM>

    return g_lc_count;
 80013ae:	4b02      	ldr	r3, [pc, #8]	@ (80013b8 <CAL_Finalize+0x34>)
 80013b0:	681b      	ldr	r3, [r3, #0]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000448 	.word	0x20000448
 80013bc:	20000248 	.word	0x20000248
 80013c0:	2000044c 	.word	0x2000044c

080013c4 <CAL_SaveToEEPROM>:
/* ================================
 *  EEPROM Hooks (stub)
 * ================================ */

void CAL_SaveToEEPROM(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
    /* TODO:
       - Serialize g_lc_count + g_lc_table_work[]
       - Serialize g_ws_mass_table[]
       - Write to Flash/EEPROM
    */
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <HX711_InterpFromTable>:

/* ================================
 *  Internal: Interpolation
 * ================================ */
static float HX711_InterpFromTable(float sum)
{
 80013d0:	b590      	push	{r4, r7, lr}
 80013d2:	b093      	sub	sp, #76	@ 0x4c
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
    if (g_hx_calib_count < 2) {
 80013d8:	4b64      	ldr	r3, [pc, #400]	@ (800156c <HX711_InterpFromTable+0x19c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	dc01      	bgt.n	80013e4 <HX711_InterpFromTable+0x14>
        // No valid table: cannot interpolate
        return -1.0f;
 80013e0:	4b63      	ldr	r3, [pc, #396]	@ (8001570 <HX711_InterpFromTable+0x1a0>)
 80013e2:	e0be      	b.n	8001562 <HX711_InterpFromTable+0x192>
    }

    // 1) If below the first calibration point  clamp to minimum mass
    if (sum <= g_hx_calib_table[0].sum) {
 80013e4:	4b63      	ldr	r3, [pc, #396]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4619      	mov	r1, r3
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff fe72 	bl	80010d4 <__aeabi_fcmple>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d002      	beq.n	80013fc <HX711_InterpFromTable+0x2c>
        return g_hx_calib_table[0].mass;
 80013f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	e0b2      	b.n	8001562 <HX711_InterpFromTable+0x192>
    }

    // 2) If above the last calibration point  linear extrapolation + clamp
    const int last = g_hx_calib_count - 1;
 80013fc:	4b5b      	ldr	r3, [pc, #364]	@ (800156c <HX711_InterpFromTable+0x19c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	3b01      	subs	r3, #1
 8001402:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (sum >= g_hx_calib_table[last].sum) {
 8001404:	4a5b      	ldr	r2, [pc, #364]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 8001406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001408:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800140c:	4619      	mov	r1, r3
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff fe6a 	bl	80010e8 <__aeabi_fcmpge>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d044      	beq.n	80014a4 <HX711_InterpFromTable+0xd4>
        float x1 = g_hx_calib_table[last - 1].sum;
 800141a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800141c:	3b01      	subs	r3, #1
 800141e:	4a55      	ldr	r2, [pc, #340]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 8001420:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001424:	623b      	str	r3, [r7, #32]
        float x2 = g_hx_calib_table[last].sum;
 8001426:	4a53      	ldr	r2, [pc, #332]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 8001428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800142a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800142e:	61fb      	str	r3, [r7, #28]
        float y1 = g_hx_calib_table[last - 1].mass;
 8001430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001432:	3b01      	subs	r3, #1
 8001434:	4a4f      	ldr	r2, [pc, #316]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	4413      	add	r3, r2
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	61bb      	str	r3, [r7, #24]
        float y2 = g_hx_calib_table[last].mass;
 800143e:	4a4d      	ldr	r2, [pc, #308]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 8001440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	4413      	add	r3, r2
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	617b      	str	r3, [r7, #20]

        float slope = (y2 - y1) / (x2 - x1);
 800144a:	69b9      	ldr	r1, [r7, #24]
 800144c:	6978      	ldr	r0, [r7, #20]
 800144e:	f7ff fb8f 	bl	8000b70 <__aeabi_fsub>
 8001452:	4603      	mov	r3, r0
 8001454:	461c      	mov	r4, r3
 8001456:	6a39      	ldr	r1, [r7, #32]
 8001458:	69f8      	ldr	r0, [r7, #28]
 800145a:	f7ff fb89 	bl	8000b70 <__aeabi_fsub>
 800145e:	4603      	mov	r3, r0
 8001460:	4619      	mov	r1, r3
 8001462:	4620      	mov	r0, r4
 8001464:	f7ff fd42 	bl	8000eec <__aeabi_fdiv>
 8001468:	4603      	mov	r3, r0
 800146a:	613b      	str	r3, [r7, #16]
        float dx    = sum - x2;
 800146c:	69f9      	ldr	r1, [r7, #28]
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff fb7e 	bl	8000b70 <__aeabi_fsub>
 8001474:	4603      	mov	r3, r0
 8001476:	60fb      	str	r3, [r7, #12]
        float y     = y2 + slope * dx;
 8001478:	68f9      	ldr	r1, [r7, #12]
 800147a:	6938      	ldr	r0, [r7, #16]
 800147c:	f7ff fc82 	bl	8000d84 <__aeabi_fmul>
 8001480:	4603      	mov	r3, r0
 8001482:	4619      	mov	r1, r3
 8001484:	6978      	ldr	r0, [r7, #20]
 8001486:	f7ff fb75 	bl	8000b74 <__addsf3>
 800148a:	4603      	mov	r3, r0
 800148c:	647b      	str	r3, [r7, #68]	@ 0x44

        if (y > HX711_MAX_MASS) {
 800148e:	493a      	ldr	r1, [pc, #232]	@ (8001578 <HX711_InterpFromTable+0x1a8>)
 8001490:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001492:	f7ff fe33 	bl	80010fc <__aeabi_fcmpgt>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <HX711_InterpFromTable+0xd0>
            y = HX711_MAX_MASS;
 800149c:	4b36      	ldr	r3, [pc, #216]	@ (8001578 <HX711_InterpFromTable+0x1a8>)
 800149e:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        return y;
 80014a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014a2:	e05e      	b.n	8001562 <HX711_InterpFromTable+0x192>
    }

    // 3) Inside table range  normal linear interpolation
    for (int i = 0; i < g_hx_calib_count - 1; i++) {
 80014a4:	2300      	movs	r3, #0
 80014a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80014a8:	e054      	b.n	8001554 <HX711_InterpFromTable+0x184>

        float x1 = g_hx_calib_table[i].sum;
 80014aa:	4a32      	ldr	r2, [pc, #200]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 80014ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014ae:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014b2:	637b      	str	r3, [r7, #52]	@ 0x34
        float x2 = g_hx_calib_table[i + 1].sum;
 80014b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a2e      	ldr	r2, [pc, #184]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 80014ba:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014be:	633b      	str	r3, [r7, #48]	@ 0x30

        if (sum >= x1 && sum <= x2) {
 80014c0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff fe10 	bl	80010e8 <__aeabi_fcmpge>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d03f      	beq.n	800154e <HX711_InterpFromTable+0x17e>
 80014ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff fdff 	bl	80010d4 <__aeabi_fcmple>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d038      	beq.n	800154e <HX711_InterpFromTable+0x17e>
            float y1 = g_hx_calib_table[i].mass;
 80014dc:	4a25      	ldr	r2, [pc, #148]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 80014de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	4413      	add	r3, r2
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            float y2 = g_hx_calib_table[i + 1].mass;
 80014e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014ea:	3301      	adds	r3, #1
 80014ec:	4a21      	ldr	r2, [pc, #132]	@ (8001574 <HX711_InterpFromTable+0x1a4>)
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	4413      	add	r3, r2
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	62bb      	str	r3, [r7, #40]	@ 0x28

            float t = (sum - x1) / (x2 - x1);
 80014f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff fb39 	bl	8000b70 <__aeabi_fsub>
 80014fe:	4603      	mov	r3, r0
 8001500:	461c      	mov	r4, r3
 8001502:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001504:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001506:	f7ff fb33 	bl	8000b70 <__aeabi_fsub>
 800150a:	4603      	mov	r3, r0
 800150c:	4619      	mov	r1, r3
 800150e:	4620      	mov	r0, r4
 8001510:	f7ff fcec 	bl	8000eec <__aeabi_fdiv>
 8001514:	4603      	mov	r3, r0
 8001516:	627b      	str	r3, [r7, #36]	@ 0x24
            float y = y1 + t * (y2 - y1);
 8001518:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800151a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800151c:	f7ff fb28 	bl	8000b70 <__aeabi_fsub>
 8001520:	4603      	mov	r3, r0
 8001522:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fc2d 	bl	8000d84 <__aeabi_fmul>
 800152a:	4603      	mov	r3, r0
 800152c:	4619      	mov	r1, r3
 800152e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001530:	f7ff fb20 	bl	8000b74 <__addsf3>
 8001534:	4603      	mov	r3, r0
 8001536:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if (y > HX711_MAX_MASS) {
 8001538:	490f      	ldr	r1, [pc, #60]	@ (8001578 <HX711_InterpFromTable+0x1a8>)
 800153a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800153c:	f7ff fdde 	bl	80010fc <__aeabi_fcmpgt>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <HX711_InterpFromTable+0x17a>
                y = HX711_MAX_MASS;
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <HX711_InterpFromTable+0x1a8>)
 8001548:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
            return y;
 800154a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800154c:	e009      	b.n	8001562 <HX711_InterpFromTable+0x192>
    for (int i = 0; i < g_hx_calib_count - 1; i++) {
 800154e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001550:	3301      	adds	r3, #1
 8001552:	643b      	str	r3, [r7, #64]	@ 0x40
 8001554:	4b05      	ldr	r3, [pc, #20]	@ (800156c <HX711_InterpFromTable+0x19c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	3b01      	subs	r3, #1
 800155a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800155c:	429a      	cmp	r2, r3
 800155e:	dba4      	blt.n	80014aa <HX711_InterpFromTable+0xda>
        }
    }

    // Should not reach here if table is sorted correctly
    return -1.0f;
 8001560:	4b03      	ldr	r3, [pc, #12]	@ (8001570 <HX711_InterpFromTable+0x1a0>)
}
 8001562:	4618      	mov	r0, r3
 8001564:	374c      	adds	r7, #76	@ 0x4c
 8001566:	46bd      	mov	sp, r7
 8001568:	bd90      	pop	{r4, r7, pc}
 800156a:	bf00      	nop
 800156c:	200006b0 	.word	0x200006b0
 8001570:	bf800000 	.word	0xbf800000
 8001574:	200004b0 	.word	0x200004b0
 8001578:	451c4000 	.word	0x451c4000

0800157c <HX711_SetCalibTable>:

/* ================================
 *  Public: Set calibration table
 * ================================ */
void HX711_SetCalibTable(const LC_CalibPoint *table, int count)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
    if (!table || count <= 0) {
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d002      	beq.n	8001592 <HX711_SetCalibTable+0x16>
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	dc03      	bgt.n	800159a <HX711_SetCalibTable+0x1e>
        g_hx_calib_count = 0;
 8001592:	4b13      	ldr	r3, [pc, #76]	@ (80015e0 <HX711_SetCalibTable+0x64>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
        return;
 8001598:	e01e      	b.n	80015d8 <HX711_SetCalibTable+0x5c>
    }

    if (count > HX711_MAX_CAL_POINTS) {
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	2b40      	cmp	r3, #64	@ 0x40
 800159e:	dd01      	ble.n	80015a4 <HX711_SetCalibTable+0x28>
        count = HX711_MAX_CAL_POINTS;
 80015a0:	2340      	movs	r3, #64	@ 0x40
 80015a2:	603b      	str	r3, [r7, #0]
    }

    for (int i = 0; i < count; i++) {
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	e00f      	b.n	80015ca <HX711_SetCalibTable+0x4e>
        g_hx_calib_table[i] = table[i];
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	00db      	lsls	r3, r3, #3
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	18d1      	adds	r1, r2, r3
 80015b2:	4a0c      	ldr	r2, [pc, #48]	@ (80015e4 <HX711_SetCalibTable+0x68>)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	4413      	add	r3, r2
 80015ba:	460a      	mov	r2, r1
 80015bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c0:	e883 0003 	stmia.w	r3, {r0, r1}
    for (int i = 0; i < count; i++) {
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3301      	adds	r3, #1
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fa      	ldr	r2, [r7, #12]
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	dbeb      	blt.n	80015aa <HX711_SetCalibTable+0x2e>
    }
    g_hx_calib_count = count;
 80015d2:	4a03      	ldr	r2, [pc, #12]	@ (80015e0 <HX711_SetCalibTable+0x64>)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	6013      	str	r3, [r2, #0]
}
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	200006b0 	.word	0x200006b0
 80015e4:	200004b0 	.word	0x200004b0

080015e8 <HX711_Init>:

void HX711_Init(HX711_t *hx711,
                GPIO_TypeDef* dt_port, uint16_t dt_pin,
                GPIO_TypeDef* sck_port, uint16_t sck_pin,
                float scale)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	4613      	mov	r3, r2
 80015f6:	80fb      	strh	r3, [r7, #6]
    hx711->data_gpio_port = dt_port;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	68ba      	ldr	r2, [r7, #8]
 80015fc:	601a      	str	r2, [r3, #0]
    hx711->data_pin       = dt_pin;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	88fa      	ldrh	r2, [r7, #6]
 8001602:	809a      	strh	r2, [r3, #4]
    hx711->sck_gpio_port  = sck_port;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	609a      	str	r2, [r3, #8]
    hx711->sck_pin        = sck_pin;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	8b3a      	ldrh	r2, [r7, #24]
 800160e:	819a      	strh	r2, [r3, #12]
    hx711->offset         = 0;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	611a      	str	r2, [r3, #16]
    hx711->scale          = scale;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	69fa      	ldr	r2, [r7, #28]
 800161a:	615a      	str	r2, [r3, #20]
}
 800161c:	bf00      	nop
 800161e:	3714      	adds	r7, #20
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
	...

08001628 <HX711_Read>:
 * @brief Read raw 24-bit data from HX711.
 *
 * @return Raw signed 24-bit value, or -1 on timeout.
 */
int32_t HX711_Read(HX711_t *hx711, uint32_t timeOut)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
    initTime = HAL_GetTick();
 8001632:	f004 f917 	bl	8005864 <HAL_GetTick>
 8001636:	4603      	mov	r3, r0
 8001638:	4a3a      	ldr	r2, [pc, #232]	@ (8001724 <HX711_Read+0xfc>)
 800163a:	6013      	str	r3, [r2, #0]

    while (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 800163c:	e00b      	b.n	8001656 <HX711_Read+0x2e>
        if (HAL_GetTick() - initTime >= timeOut) {
 800163e:	f004 f911 	bl	8005864 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	4b37      	ldr	r3, [pc, #220]	@ (8001724 <HX711_Read+0xfc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	d802      	bhi.n	8001656 <HX711_Read+0x2e>
            return -1;
 8001650:	f04f 33ff 	mov.w	r3, #4294967295
 8001654:	e061      	b.n	800171a <HX711_Read+0xf2>
    while (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	889b      	ldrh	r3, [r3, #4]
 800165e:	4619      	mov	r1, r3
 8001660:	4610      	mov	r0, r2
 8001662:	f005 fa37 	bl	8006ad4 <HAL_GPIO_ReadPin>
 8001666:	4603      	mov	r3, r0
 8001668:	2b01      	cmp	r3, #1
 800166a:	d0e8      	beq.n	800163e <HX711_Read+0x16>
        }
    }

    data = 0;
 800166c:	4b2e      	ldr	r3, [pc, #184]	@ (8001728 <HX711_Read+0x100>)
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6898      	ldr	r0, [r3, #8]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	899b      	ldrh	r3, [r3, #12]
 800167a:	2200      	movs	r2, #0
 800167c:	4619      	mov	r1, r3
 800167e:	f005 fa40 	bl	8006b02 <HAL_GPIO_WritePin>

    for (uint8_t i = 0; i < 24; i++) {
 8001682:	2300      	movs	r3, #0
 8001684:	73fb      	strb	r3, [r7, #15]
 8001686:	e027      	b.n	80016d8 <HX711_Read+0xb0>
        HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_SET);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6898      	ldr	r0, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	899b      	ldrh	r3, [r3, #12]
 8001690:	2201      	movs	r2, #1
 8001692:	4619      	mov	r1, r3
 8001694:	f005 fa35 	bl	8006b02 <HAL_GPIO_WritePin>
        data <<= 1;
 8001698:	4b23      	ldr	r3, [pc, #140]	@ (8001728 <HX711_Read+0x100>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	4a22      	ldr	r2, [pc, #136]	@ (8001728 <HX711_Read+0x100>)
 80016a0:	6013      	str	r3, [r2, #0]
        if (HAL_GPIO_ReadPin(hx711->data_gpio_port, hx711->data_pin) == GPIO_PIN_SET) {
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	889b      	ldrh	r3, [r3, #4]
 80016aa:	4619      	mov	r1, r3
 80016ac:	4610      	mov	r0, r2
 80016ae:	f005 fa11 	bl	8006ad4 <HAL_GPIO_ReadPin>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d104      	bne.n	80016c2 <HX711_Read+0x9a>
            data++;
 80016b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001728 <HX711_Read+0x100>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	3301      	adds	r3, #1
 80016be:	4a1a      	ldr	r2, [pc, #104]	@ (8001728 <HX711_Read+0x100>)
 80016c0:	6013      	str	r3, [r2, #0]
        }
        HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6898      	ldr	r0, [r3, #8]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	899b      	ldrh	r3, [r3, #12]
 80016ca:	2200      	movs	r2, #0
 80016cc:	4619      	mov	r1, r3
 80016ce:	f005 fa18 	bl	8006b02 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 24; i++) {
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
 80016d4:	3301      	adds	r3, #1
 80016d6:	73fb      	strb	r3, [r7, #15]
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	2b17      	cmp	r3, #23
 80016dc:	d9d4      	bls.n	8001688 <HX711_Read+0x60>
    }

    // Set gain (channel A, 128)
    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_SET);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6898      	ldr	r0, [r3, #8]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	899b      	ldrh	r3, [r3, #12]
 80016e6:	2201      	movs	r2, #1
 80016e8:	4619      	mov	r1, r3
 80016ea:	f005 fa0a 	bl	8006b02 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(hx711->sck_gpio_port, hx711->sck_pin, GPIO_PIN_RESET);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6898      	ldr	r0, [r3, #8]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	899b      	ldrh	r3, [r3, #12]
 80016f6:	2200      	movs	r2, #0
 80016f8:	4619      	mov	r1, r3
 80016fa:	f005 fa02 	bl	8006b02 <HAL_GPIO_WritePin>

    // Sign-extend 24-bit to 32-bit
    if (data & 0x800000) {
 80016fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001728 <HX711_Read+0x100>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d005      	beq.n	8001716 <HX711_Read+0xee>
        data |= 0xFF000000;
 800170a:	4b07      	ldr	r3, [pc, #28]	@ (8001728 <HX711_Read+0x100>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001712:	4a05      	ldr	r2, [pc, #20]	@ (8001728 <HX711_Read+0x100>)
 8001714:	6013      	str	r3, [r2, #0]
    }

    return (int32_t)data;
 8001716:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <HX711_Read+0x100>)
 8001718:	681b      	ldr	r3, [r3, #0]
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200004a8 	.word	0x200004a8
 8001728:	200004ac 	.word	0x200004ac

0800172c <HX711_Tare>:

float HX711_Tare(HX711_t *hx711, uint8_t num, uint32_t timeOut)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	460b      	mov	r3, r1
 8001736:	607a      	str	r2, [r7, #4]
 8001738:	72fb      	strb	r3, [r7, #11]
    int32_t sum = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    int32_t temp = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]

    for (uint8_t i = 0; i < num; i++) {
 8001742:	2300      	movs	r3, #0
 8001744:	76fb      	strb	r3, [r7, #27]
 8001746:	e014      	b.n	8001772 <HX711_Tare+0x46>
        temp = HX711_Read(hx711, timeOut);
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	68f8      	ldr	r0, [r7, #12]
 800174c:	f7ff ff6c 	bl	8001628 <HX711_Read>
 8001750:	6178      	str	r0, [r7, #20]
        if (temp == -1) return -1.0f;
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001758:	d101      	bne.n	800175e <HX711_Tare+0x32>
 800175a:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <HX711_Tare+0x68>)
 800175c:	e015      	b.n	800178a <HX711_Tare+0x5e>
        sum += temp;
 800175e:	69fa      	ldr	r2, [r7, #28]
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	4413      	add	r3, r2
 8001764:	61fb      	str	r3, [r7, #28]
        HAL_Delay(10);
 8001766:	200a      	movs	r0, #10
 8001768:	f004 f886 	bl	8005878 <HAL_Delay>
    for (uint8_t i = 0; i < num; i++) {
 800176c:	7efb      	ldrb	r3, [r7, #27]
 800176e:	3301      	adds	r3, #1
 8001770:	76fb      	strb	r3, [r7, #27]
 8001772:	7efa      	ldrb	r2, [r7, #27]
 8001774:	7afb      	ldrb	r3, [r7, #11]
 8001776:	429a      	cmp	r2, r3
 8001778:	d3e6      	bcc.n	8001748 <HX711_Tare+0x1c>
    }

    hx711->offset = sum / num;
 800177a:	7afb      	ldrb	r3, [r7, #11]
 800177c:	69fa      	ldr	r2, [r7, #28]
 800177e:	fb92 f2f3 	sdiv	r2, r2, r3
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	611a      	str	r2, [r3, #16]
    return 0.0f;
 8001786:	f04f 0300 	mov.w	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3720      	adds	r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	bf800000 	.word	0xbf800000

08001798 <HX711_Get_Value>:

float HX711_Get_Value(HX711_t *hx711, uint8_t num, uint32_t timeOut)
{
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b089      	sub	sp, #36	@ 0x24
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	460b      	mov	r3, r1
 80017a2:	607a      	str	r2, [r7, #4]
 80017a4:	72fb      	strb	r3, [r7, #11]
    int32_t sum = 0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61fb      	str	r3, [r7, #28]
    int32_t temp = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]

    for (uint8_t i = 0; i < num; i++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	76fb      	strb	r3, [r7, #27]
 80017b2:	e014      	b.n	80017de <HX711_Get_Value+0x46>
        temp = HX711_Read(hx711, timeOut);
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	f7ff ff36 	bl	8001628 <HX711_Read>
 80017bc:	6178      	str	r0, [r7, #20]
        if (temp == -1) return -1.0f;
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c4:	d101      	bne.n	80017ca <HX711_Get_Value+0x32>
 80017c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <HX711_Get_Value+0x9c>)
 80017c8:	e02f      	b.n	800182a <HX711_Get_Value+0x92>
        sum += temp;
 80017ca:	69fa      	ldr	r2, [r7, #28]
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	4413      	add	r3, r2
 80017d0:	61fb      	str	r3, [r7, #28]
        HAL_Delay(10);
 80017d2:	200a      	movs	r0, #10
 80017d4:	f004 f850 	bl	8005878 <HAL_Delay>
    for (uint8_t i = 0; i < num; i++) {
 80017d8:	7efb      	ldrb	r3, [r7, #27]
 80017da:	3301      	adds	r3, #1
 80017dc:	76fb      	strb	r3, [r7, #27]
 80017de:	7efa      	ldrb	r2, [r7, #27]
 80017e0:	7afb      	ldrb	r3, [r7, #11]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d3e6      	bcc.n	80017b4 <HX711_Get_Value+0x1c>
    }

    float average = (float)sum / (float)num;
 80017e6:	69f8      	ldr	r0, [r7, #28]
 80017e8:	f7ff fa78 	bl	8000cdc <__aeabi_i2f>
 80017ec:	4604      	mov	r4, r0
 80017ee:	7afb      	ldrb	r3, [r7, #11]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff fa6f 	bl	8000cd4 <__aeabi_ui2f>
 80017f6:	4603      	mov	r3, r0
 80017f8:	4619      	mov	r1, r3
 80017fa:	4620      	mov	r0, r4
 80017fc:	f7ff fb76 	bl	8000eec <__aeabi_fdiv>
 8001800:	4603      	mov	r3, r0
 8001802:	613b      	str	r3, [r7, #16]
    return (average - hx711->offset) / hx711->scale;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff fa67 	bl	8000cdc <__aeabi_i2f>
 800180e:	4603      	mov	r3, r0
 8001810:	4619      	mov	r1, r3
 8001812:	6938      	ldr	r0, [r7, #16]
 8001814:	f7ff f9ac 	bl	8000b70 <__aeabi_fsub>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	695b      	ldr	r3, [r3, #20]
 8001820:	4619      	mov	r1, r3
 8001822:	4610      	mov	r0, r2
 8001824:	f7ff fb62 	bl	8000eec <__aeabi_fdiv>
 8001828:	4603      	mov	r3, r0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3724      	adds	r7, #36	@ 0x24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd90      	pop	{r4, r7, pc}
 8001832:	bf00      	nop
 8001834:	bf800000 	.word	0xbf800000

08001838 <HX711_Get_CombinedMass>:
 *  Combined Two HX711 Loadcells
 * ================================ */

float HX711_Get_CombinedMass(HX711_t *hx1, HX711_t *hx2,
                             uint8_t num, uint32_t timeOut)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	603b      	str	r3, [r7, #0]
 8001844:	4613      	mov	r3, r2
 8001846:	71fb      	strb	r3, [r7, #7]
    float v1 = HX711_Get_Value(hx1, num, timeOut);
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	68f8      	ldr	r0, [r7, #12]
 8001850:	f7ff ffa2 	bl	8001798 <HX711_Get_Value>
 8001854:	61f8      	str	r0, [r7, #28]
    if (v1 < 0.0f) return -1.0f;
 8001856:	f04f 0100 	mov.w	r1, #0
 800185a:	69f8      	ldr	r0, [r7, #28]
 800185c:	f7ff fc30 	bl	80010c0 <__aeabi_fcmplt>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HX711_Get_CombinedMass+0x32>
 8001866:	4b10      	ldr	r3, [pc, #64]	@ (80018a8 <HX711_Get_CombinedMass+0x70>)
 8001868:	e01a      	b.n	80018a0 <HX711_Get_CombinedMass+0x68>

    float v2 = HX711_Get_Value(hx2, num, timeOut);
 800186a:	79fb      	ldrb	r3, [r7, #7]
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	4619      	mov	r1, r3
 8001870:	68b8      	ldr	r0, [r7, #8]
 8001872:	f7ff ff91 	bl	8001798 <HX711_Get_Value>
 8001876:	61b8      	str	r0, [r7, #24]
    if (v2 < 0.0f) return -1.0f;
 8001878:	f04f 0100 	mov.w	r1, #0
 800187c:	69b8      	ldr	r0, [r7, #24]
 800187e:	f7ff fc1f 	bl	80010c0 <__aeabi_fcmplt>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <HX711_Get_CombinedMass+0x54>
 8001888:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <HX711_Get_CombinedMass+0x70>)
 800188a:	e009      	b.n	80018a0 <HX711_Get_CombinedMass+0x68>

    float sum = v1 + v2;
 800188c:	69b9      	ldr	r1, [r7, #24]
 800188e:	69f8      	ldr	r0, [r7, #28]
 8001890:	f7ff f970 	bl	8000b74 <__addsf3>
 8001894:	4603      	mov	r3, r0
 8001896:	617b      	str	r3, [r7, #20]
    return HX711_InterpFromTable(sum);
 8001898:	6978      	ldr	r0, [r7, #20]
 800189a:	f7ff fd99 	bl	80013d0 <HX711_InterpFromTable>
 800189e:	4603      	mov	r3, r0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3720      	adds	r7, #32
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	bf800000 	.word	0xbf800000

080018ac <Set_RTC>:
#include "main.h"
extern RTC_AlarmTypeDef sAlarm;
extern RTC_TimeTypeDef sTime;
extern RTC_HandleTypeDef hrtc;

uint8_t Set_RTC(uint8_t Hours, uint8_t Minutes, uint8_t Seconds){
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
 80018b6:	460b      	mov	r3, r1
 80018b8:	71bb      	strb	r3, [r7, #6]
 80018ba:	4613      	mov	r3, r2
 80018bc:	717b      	strb	r3, [r7, #5]
	sTime.Hours = Hours;
 80018be:	4a09      	ldr	r2, [pc, #36]	@ (80018e4 <Set_RTC+0x38>)
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	7013      	strb	r3, [r2, #0]
	sTime.Minutes = Minutes;
 80018c4:	4a07      	ldr	r2, [pc, #28]	@ (80018e4 <Set_RTC+0x38>)
 80018c6:	79bb      	ldrb	r3, [r7, #6]
 80018c8:	7053      	strb	r3, [r2, #1]
	sTime.Seconds = Seconds;
 80018ca:	4a06      	ldr	r2, [pc, #24]	@ (80018e4 <Set_RTC+0x38>)
 80018cc:	797b      	ldrb	r3, [r7, #5]
 80018ce:	7093      	strb	r3, [r2, #2]
	return HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80018d0:	2200      	movs	r2, #0
 80018d2:	4904      	ldr	r1, [pc, #16]	@ (80018e4 <Set_RTC+0x38>)
 80018d4:	4804      	ldr	r0, [pc, #16]	@ (80018e8 <Set_RTC+0x3c>)
 80018d6:	f007 fb63 	bl	8008fa0 <HAL_RTC_SetTime>
 80018da:	4603      	mov	r3, r0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000c50 	.word	0x20000c50
 80018e8:	20001210 	.word	0x20001210

080018ec <delay_ms>:
static SIMCOM_State PRE_STATE = HTTPTERM_1;
static SIMCOM_Error Result = EMPTY;


//Delay
void delay_ms(uint32_t delayTime){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	uint32_t startTime = HAL_GetTick();
 80018f4:	f003 ffb6 	bl	8005864 <HAL_GetTick>
 80018f8:	60f8      	str	r0, [r7, #12]
	while((HAL_GetTick() - startTime <= delayTime)){}
 80018fa:	bf00      	nop
 80018fc:	f003 ffb2 	bl	8005864 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	429a      	cmp	r2, r3
 800190a:	d2f7      	bcs.n	80018fc <delay_ms+0x10>
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <Transmit>:


// //Send data
void Transmit(const char *cmd){
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
    if(STATE != PRE_STATE){     //resset retrials if state change
 8001920:	4b12      	ldr	r3, [pc, #72]	@ (800196c <Transmit+0x54>)
 8001922:	781a      	ldrb	r2, [r3, #0]
 8001924:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <Transmit+0x58>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	429a      	cmp	r2, r3
 800192a:	d006      	beq.n	800193a <Transmit+0x22>
        PRE_STATE = STATE;
 800192c:	4b0f      	ldr	r3, [pc, #60]	@ (800196c <Transmit+0x54>)
 800192e:	781a      	ldrb	r2, [r3, #0]
 8001930:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <Transmit+0x58>)
 8001932:	701a      	strb	r2, [r3, #0]
        retrials = 0;
 8001934:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <Transmit+0x5c>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
    }
    memset(SIM_buffer,'\0',UART_RX_BUFFER_SIZE);		//reset receive buffer
 800193a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800193e:	2100      	movs	r1, #0
 8001940:	480d      	ldr	r0, [pc, #52]	@ (8001978 <Transmit+0x60>)
 8001942:	f00a fe8e 	bl	800c662 <memset>
 	HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), 500);// Send data UART
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7fe fc02 	bl	8000150 <strlen>
 800194c:	4603      	mov	r3, r0
 800194e:	b29a      	uxth	r2, r3
 8001950:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	4809      	ldr	r0, [pc, #36]	@ (800197c <Transmit+0x64>)
 8001958:	f008 fc28 	bl	800a1ac <HAL_UART_Transmit>
// 	LOG("[SIM_CMD]",cmd);
    STATE = AWAIT;
 800195c:	4b03      	ldr	r3, [pc, #12]	@ (800196c <Transmit+0x54>)
 800195e:	220e      	movs	r2, #14
 8001960:	701a      	strb	r2, [r3, #0]
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000034 	.word	0x20000034
 8001970:	20000035 	.word	0x20000035
 8001974:	20000aa0 	.word	0x20000aa0
 8001978:	200008ac 	.word	0x200008ac
 800197c:	200012b4 	.word	0x200012b4

08001980 <SIM_CheckResponse>:
	if (!(strstr((char *)SIM_buffer, "OK"))){
		return -1.0f;
	} else return 0.0f;
}

void SIM_CheckResponse(uint8_t action){
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
	SIM_DataValid = false; // Reset the flag after processing
 800198a:	4b9f      	ldr	r3, [pc, #636]	@ (8001c08 <SIM_CheckResponse+0x288>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
    if(STATE != PRE_STATE){
 8001990:	4b9e      	ldr	r3, [pc, #632]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001992:	781a      	ldrb	r2, [r3, #0]
 8001994:	4b9e      	ldr	r3, [pc, #632]	@ (8001c10 <SIM_CheckResponse+0x290>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	429a      	cmp	r2, r3
 800199a:	d002      	beq.n	80019a2 <SIM_CheckResponse+0x22>
        retrials = 0U;
 800199c:	4b9d      	ldr	r3, [pc, #628]	@ (8001c14 <SIM_CheckResponse+0x294>)
 800199e:	2200      	movs	r2, #0
 80019a0:	701a      	strb	r2, [r3, #0]
    }
    switch (PRE_STATE) {
 80019a2:	4b9b      	ldr	r3, [pc, #620]	@ (8001c10 <SIM_CheckResponse+0x290>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	2b0e      	cmp	r3, #14
 80019a8:	f200 81b2 	bhi.w	8001d10 <SIM_CheckResponse+0x390>
 80019ac:	a201      	add	r2, pc, #4	@ (adr r2, 80019b4 <SIM_CheckResponse+0x34>)
 80019ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b2:	bf00      	nop
 80019b4:	080019f1 	.word	0x080019f1
 80019b8:	08001a41 	.word	0x08001a41
 80019bc:	08001a75 	.word	0x08001a75
 80019c0:	08001aa9 	.word	0x08001aa9
 80019c4:	08001aeb 	.word	0x08001aeb
 80019c8:	08001d11 	.word	0x08001d11
 80019cc:	08001b1f 	.word	0x08001b1f
 80019d0:	08001b53 	.word	0x08001b53
 80019d4:	08001b87 	.word	0x08001b87
 80019d8:	08001c45 	.word	0x08001c45
 80019dc:	08001c8d 	.word	0x08001c8d
 80019e0:	08001c95 	.word	0x08001c95
 80019e4:	08001cc9 	.word	0x08001cc9
 80019e8:	08001d11 	.word	0x08001d11
 80019ec:	08001d03 	.word	0x08001d03
        case AT:
            if(retrials > 4){
 80019f0:	4b88      	ldr	r3, [pc, #544]	@ (8001c14 <SIM_CheckResponse+0x294>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	d903      	bls.n	8001a00 <SIM_CheckResponse+0x80>
                Result = ERR_HANDSHAKE;
 80019f8:	4b87      	ldr	r3, [pc, #540]	@ (8001c18 <SIM_CheckResponse+0x298>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	701a      	strb	r2, [r3, #0]
            	else if(action == 3) Result = DONE;
            	else STATE = CSSLCFG;
            } else {
                retrials++;
            }
            break;
 80019fe:	e188      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001a00:	4986      	ldr	r1, [pc, #536]	@ (8001c1c <SIM_CheckResponse+0x29c>)
 8001a02:	4887      	ldr	r0, [pc, #540]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001a04:	f00a fe76 	bl	800c6f4 <strstr>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d011      	beq.n	8001a32 <SIM_CheckResponse+0xb2>
            	if(action == 2) STATE = SLEEP;
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d103      	bne.n	8001a1c <SIM_CheckResponse+0x9c>
 8001a14:	4b7d      	ldr	r3, [pc, #500]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001a16:	220c      	movs	r2, #12
 8001a18:	701a      	strb	r2, [r3, #0]
            break;
 8001a1a:	e17a      	b.n	8001d12 <SIM_CheckResponse+0x392>
            	else if(action == 3) Result = DONE;
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	2b03      	cmp	r3, #3
 8001a20:	d103      	bne.n	8001a2a <SIM_CheckResponse+0xaa>
 8001a22:	4b7d      	ldr	r3, [pc, #500]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
            break;
 8001a28:	e173      	b.n	8001d12 <SIM_CheckResponse+0x392>
            	else STATE = CSSLCFG;
 8001a2a:	4b78      	ldr	r3, [pc, #480]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	701a      	strb	r2, [r3, #0]
            break;
 8001a30:	e16f      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001a32:	4b78      	ldr	r3, [pc, #480]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	3301      	adds	r3, #1
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4b76      	ldr	r3, [pc, #472]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001a3c:	701a      	strb	r2, [r3, #0]
            break;
 8001a3e:	e168      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case CSSLCFG:
            if(retrials > 4){
 8001a40:	4b74      	ldr	r3, [pc, #464]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d903      	bls.n	8001a50 <SIM_CheckResponse+0xd0>
                Result = ERR_CSSLCFG;
 8001a48:	4b73      	ldr	r3, [pc, #460]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	701a      	strb	r2, [r3, #0]
            } else if (strstr((char *)SIM_buffer, "OK")) {
                STATE = HTTPINIT;
            } else {
                retrials++;
            }
            break;
 8001a4e:	e160      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001a50:	4972      	ldr	r1, [pc, #456]	@ (8001c1c <SIM_CheckResponse+0x29c>)
 8001a52:	4873      	ldr	r0, [pc, #460]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001a54:	f00a fe4e 	bl	800c6f4 <strstr>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <SIM_CheckResponse+0xe6>
                STATE = HTTPINIT;
 8001a5e:	4b6b      	ldr	r3, [pc, #428]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001a60:	2202      	movs	r2, #2
 8001a62:	701a      	strb	r2, [r3, #0]
            break;
 8001a64:	e155      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001a66:	4b6b      	ldr	r3, [pc, #428]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	4b69      	ldr	r3, [pc, #420]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001a70:	701a      	strb	r2, [r3, #0]
            break;
 8001a72:	e14e      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case HTTPINIT:
            if(retrials > 4){
 8001a74:	4b67      	ldr	r3, [pc, #412]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b04      	cmp	r3, #4
 8001a7a:	d903      	bls.n	8001a84 <SIM_CheckResponse+0x104>
                Result = ERR_HTTPINIT;
 8001a7c:	4b66      	ldr	r3, [pc, #408]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001a7e:	2203      	movs	r2, #3
 8001a80:	701a      	strb	r2, [r3, #0]
            } else if (strstr((char *)SIM_buffer, "OK")) {
                STATE = HTTPPARA_URL;
            } else {
                retrials++;
            }
            break;
 8001a82:	e146      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001a84:	4965      	ldr	r1, [pc, #404]	@ (8001c1c <SIM_CheckResponse+0x29c>)
 8001a86:	4866      	ldr	r0, [pc, #408]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001a88:	f00a fe34 	bl	800c6f4 <strstr>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d003      	beq.n	8001a9a <SIM_CheckResponse+0x11a>
                STATE = HTTPPARA_URL;
 8001a92:	4b5e      	ldr	r3, [pc, #376]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001a94:	2203      	movs	r2, #3
 8001a96:	701a      	strb	r2, [r3, #0]
            break;
 8001a98:	e13b      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001a9a:	4b5e      	ldr	r3, [pc, #376]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	4b5c      	ldr	r3, [pc, #368]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001aa4:	701a      	strb	r2, [r3, #0]
            break;
 8001aa6:	e134      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case HTTPPARA_URL:
            if(retrials > 4){
 8001aa8:	4b5a      	ldr	r3, [pc, #360]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b04      	cmp	r3, #4
 8001aae:	d903      	bls.n	8001ab8 <SIM_CheckResponse+0x138>
                Result = ERR_URL;
 8001ab0:	4b59      	ldr	r3, [pc, #356]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	701a      	strb	r2, [r3, #0]
            	if(action) STATE = HTTPPARA_CONTENT;
            	else STATE = HTTPPARA_AUTH;
            } else {
                retrials++;
            }
            break;
 8001ab6:	e12c      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001ab8:	4958      	ldr	r1, [pc, #352]	@ (8001c1c <SIM_CheckResponse+0x29c>)
 8001aba:	4859      	ldr	r0, [pc, #356]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001abc:	f00a fe1a 	bl	800c6f4 <strstr>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d00a      	beq.n	8001adc <SIM_CheckResponse+0x15c>
            	if(action) STATE = HTTPPARA_CONTENT;
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <SIM_CheckResponse+0x154>
 8001acc:	4b4f      	ldr	r3, [pc, #316]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001ace:	2204      	movs	r2, #4
 8001ad0:	701a      	strb	r2, [r3, #0]
            break;
 8001ad2:	e11e      	b.n	8001d12 <SIM_CheckResponse+0x392>
            	else STATE = HTTPPARA_AUTH;
 8001ad4:	4b4d      	ldr	r3, [pc, #308]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001ad6:	2205      	movs	r2, #5
 8001ad8:	701a      	strb	r2, [r3, #0]
            break;
 8001ada:	e11a      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001adc:	4b4d      	ldr	r3, [pc, #308]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	4b4b      	ldr	r3, [pc, #300]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001ae6:	701a      	strb	r2, [r3, #0]
            break;
 8001ae8:	e113      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case HTTPPARA_CONTENT:
            if(retrials > 4){
 8001aea:	4b4a      	ldr	r3, [pc, #296]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2b04      	cmp	r3, #4
 8001af0:	d903      	bls.n	8001afa <SIM_CheckResponse+0x17a>
                Result = ERR_CONTENT;
 8001af2:	4b49      	ldr	r3, [pc, #292]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001af4:	2205      	movs	r2, #5
 8001af6:	701a      	strb	r2, [r3, #0]
            } else if (strstr((char *)SIM_buffer, "OK")) {
                STATE = HTTPDATA_LEN; //////test
            } else {
                retrials++;
            }
            break;
 8001af8:	e10b      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001afa:	4948      	ldr	r1, [pc, #288]	@ (8001c1c <SIM_CheckResponse+0x29c>)
 8001afc:	4848      	ldr	r0, [pc, #288]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001afe:	f00a fdf9 	bl	800c6f4 <strstr>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d003      	beq.n	8001b10 <SIM_CheckResponse+0x190>
                STATE = HTTPDATA_LEN; //////test
 8001b08:	4b40      	ldr	r3, [pc, #256]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001b0a:	2206      	movs	r2, #6
 8001b0c:	701a      	strb	r2, [r3, #0]
            break;
 8001b0e:	e100      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001b10:	4b40      	ldr	r3, [pc, #256]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	3301      	adds	r3, #1
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	4b3e      	ldr	r3, [pc, #248]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b1a:	701a      	strb	r2, [r3, #0]
            break;
 8001b1c:	e0f9      	b.n	8001d12 <SIM_CheckResponse+0x392>
//            } else {
//                retrials++;
//            }
//            break;
        case HTTPDATA_LEN:
            if(retrials > 4){
 8001b1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d903      	bls.n	8001b2e <SIM_CheckResponse+0x1ae>
                Result = ERR_DATA_LEN;
 8001b26:	4b3c      	ldr	r3, [pc, #240]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001b28:	2207      	movs	r2, #7
 8001b2a:	701a      	strb	r2, [r3, #0]
            } else if (strstr((char *)SIM_buffer, "DOWNLOAD")) {
                STATE = TRANSMIT_DATA;
            } else {
                retrials++;
            }
            break;
 8001b2c:	e0f1      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "DOWNLOAD")) {
 8001b2e:	493d      	ldr	r1, [pc, #244]	@ (8001c24 <SIM_CheckResponse+0x2a4>)
 8001b30:	483b      	ldr	r0, [pc, #236]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001b32:	f00a fddf 	bl	800c6f4 <strstr>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <SIM_CheckResponse+0x1c4>
                STATE = TRANSMIT_DATA;
 8001b3c:	4b33      	ldr	r3, [pc, #204]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001b3e:	2207      	movs	r2, #7
 8001b40:	701a      	strb	r2, [r3, #0]
            break;
 8001b42:	e0e6      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001b44:	4b33      	ldr	r3, [pc, #204]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	4b31      	ldr	r3, [pc, #196]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b4e:	701a      	strb	r2, [r3, #0]
            break;
 8001b50:	e0df      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case TRANSMIT_DATA:
            if(retrials > 4){
 8001b52:	4b30      	ldr	r3, [pc, #192]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d903      	bls.n	8001b62 <SIM_CheckResponse+0x1e2>
                Result = ERR_TRANSMIT_DATA;
 8001b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001b5c:	2208      	movs	r2, #8
 8001b5e:	701a      	strb	r2, [r3, #0]
            } else if (strstr((char *)SIM_buffer, "OK")) {
                STATE = HTTPACTION;
            } else {
                retrials++;
            }
            break;
 8001b60:	e0d7      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001b62:	492e      	ldr	r1, [pc, #184]	@ (8001c1c <SIM_CheckResponse+0x29c>)
 8001b64:	482e      	ldr	r0, [pc, #184]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001b66:	f00a fdc5 	bl	800c6f4 <strstr>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d003      	beq.n	8001b78 <SIM_CheckResponse+0x1f8>
                STATE = HTTPACTION;
 8001b70:	4b26      	ldr	r3, [pc, #152]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001b72:	2208      	movs	r2, #8
 8001b74:	701a      	strb	r2, [r3, #0]
            break;
 8001b76:	e0cc      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001b78:	4b26      	ldr	r3, [pc, #152]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	4b24      	ldr	r3, [pc, #144]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b82:	701a      	strb	r2, [r3, #0]
            break;
 8001b84:	e0c5      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case HTTPACTION:
			if(retrials > 4){
 8001b86:	4b23      	ldr	r3, [pc, #140]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	d903      	bls.n	8001b96 <SIM_CheckResponse+0x216>
				Result = ERR_ACTION;
 8001b8e:	4b22      	ldr	r3, [pc, #136]	@ (8001c18 <SIM_CheckResponse+0x298>)
 8001b90:	2209      	movs	r2, #9
 8001b92:	701a      	strb	r2, [r3, #0]
						retrials++;
					}
			} else {
				retrials++;
			}
			break;
 8001b94:	e0bd      	b.n	8001d12 <SIM_CheckResponse+0x392>
			} else if(action){
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d018      	beq.n	8001bce <SIM_CheckResponse+0x24e>
					if (strstr((char *)SIM_buffer, "201") || strstr((char *)SIM_buffer, "400")) {
 8001b9c:	4922      	ldr	r1, [pc, #136]	@ (8001c28 <SIM_CheckResponse+0x2a8>)
 8001b9e:	4820      	ldr	r0, [pc, #128]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001ba0:	f00a fda8 	bl	800c6f4 <strstr>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d106      	bne.n	8001bb8 <SIM_CheckResponse+0x238>
 8001baa:	4920      	ldr	r1, [pc, #128]	@ (8001c2c <SIM_CheckResponse+0x2ac>)
 8001bac:	481c      	ldr	r0, [pc, #112]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001bae:	f00a fda1 	bl	800c6f4 <strstr>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <SIM_CheckResponse+0x240>
						STATE = HTTPREAD;
 8001bb8:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001bba:	2209      	movs	r2, #9
 8001bbc:	701a      	strb	r2, [r3, #0]
 8001bbe:	e040      	b.n	8001c42 <SIM_CheckResponse+0x2c2>
						retrials++;
 8001bc0:	4b14      	ldr	r3, [pc, #80]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001bca:	701a      	strb	r2, [r3, #0]
			break;
 8001bcc:	e0a1      	b.n	8001d12 <SIM_CheckResponse+0x392>
			} else if (!action) {
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d12f      	bne.n	8001c34 <SIM_CheckResponse+0x2b4>
					if (strstr((char *)SIM_buffer, "200") || strstr((char *)SIM_buffer, "400")) {
 8001bd4:	4916      	ldr	r1, [pc, #88]	@ (8001c30 <SIM_CheckResponse+0x2b0>)
 8001bd6:	4812      	ldr	r0, [pc, #72]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001bd8:	f00a fd8c 	bl	800c6f4 <strstr>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d106      	bne.n	8001bf0 <SIM_CheckResponse+0x270>
 8001be2:	4912      	ldr	r1, [pc, #72]	@ (8001c2c <SIM_CheckResponse+0x2ac>)
 8001be4:	480e      	ldr	r0, [pc, #56]	@ (8001c20 <SIM_CheckResponse+0x2a0>)
 8001be6:	f00a fd85 	bl	800c6f4 <strstr>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <SIM_CheckResponse+0x278>
						STATE = HTTPREAD;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <SIM_CheckResponse+0x28c>)
 8001bf2:	2209      	movs	r2, #9
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e024      	b.n	8001c42 <SIM_CheckResponse+0x2c2>
						retrials++;
 8001bf8:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	4b04      	ldr	r3, [pc, #16]	@ (8001c14 <SIM_CheckResponse+0x294>)
 8001c02:	701a      	strb	r2, [r3, #0]
			break;
 8001c04:	e085      	b.n	8001d12 <SIM_CheckResponse+0x392>
 8001c06:	bf00      	nop
 8001c08:	200006b4 	.word	0x200006b4
 8001c0c:	20000034 	.word	0x20000034
 8001c10:	20000035 	.word	0x20000035
 8001c14:	20000aa0 	.word	0x20000aa0
 8001c18:	20000036 	.word	0x20000036
 8001c1c:	0800f300 	.word	0x0800f300
 8001c20:	200008ac 	.word	0x200008ac
 8001c24:	0800f304 	.word	0x0800f304
 8001c28:	0800f310 	.word	0x0800f310
 8001c2c:	0800f314 	.word	0x0800f314
 8001c30:	0800f318 	.word	0x0800f318
				retrials++;
 8001c34:	4b39      	ldr	r3, [pc, #228]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	4b37      	ldr	r3, [pc, #220]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001c3e:	701a      	strb	r2, [r3, #0]
			break;
 8001c40:	e067      	b.n	8001d12 <SIM_CheckResponse+0x392>
 8001c42:	e066      	b.n	8001d12 <SIM_CheckResponse+0x392>
		case HTTPREAD:
			if(retrials > 4){
 8001c44:	4b35      	ldr	r3, [pc, #212]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b04      	cmp	r3, #4
 8001c4a:	d903      	bls.n	8001c54 <SIM_CheckResponse+0x2d4>
				Result = ERR_READ;
 8001c4c:	4b34      	ldr	r3, [pc, #208]	@ (8001d20 <SIM_CheckResponse+0x3a0>)
 8001c4e:	220a      	movs	r2, #10
 8001c50:	701a      	strb	r2, [r3, #0]
				strcpy((char *)SIM_data, (char *)SIM_buffer); // Copy response to SIM_buffer
				STATE = HTTPTERM_2;
			} else {
				retrials++;
			}
			break;
 8001c52:	e05e      	b.n	8001d12 <SIM_CheckResponse+0x392>
			} else if(strstr((char *)SIM_buffer, "OK")) { ///success
 8001c54:	4933      	ldr	r1, [pc, #204]	@ (8001d24 <SIM_CheckResponse+0x3a4>)
 8001c56:	4834      	ldr	r0, [pc, #208]	@ (8001d28 <SIM_CheckResponse+0x3a8>)
 8001c58:	f00a fd4c 	bl	800c6f4 <strstr>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d00d      	beq.n	8001c7e <SIM_CheckResponse+0x2fe>
				memset(SIM_data,'\0',sizeof(SIM_data));
 8001c62:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c66:	2100      	movs	r1, #0
 8001c68:	4830      	ldr	r0, [pc, #192]	@ (8001d2c <SIM_CheckResponse+0x3ac>)
 8001c6a:	f00a fcfa 	bl	800c662 <memset>
				strcpy((char *)SIM_data, (char *)SIM_buffer); // Copy response to SIM_buffer
 8001c6e:	492e      	ldr	r1, [pc, #184]	@ (8001d28 <SIM_CheckResponse+0x3a8>)
 8001c70:	482e      	ldr	r0, [pc, #184]	@ (8001d2c <SIM_CheckResponse+0x3ac>)
 8001c72:	f00a fdcc 	bl	800c80e <strcpy>
				STATE = HTTPTERM_2;
 8001c76:	4b2e      	ldr	r3, [pc, #184]	@ (8001d30 <SIM_CheckResponse+0x3b0>)
 8001c78:	220b      	movs	r2, #11
 8001c7a:	701a      	strb	r2, [r3, #0]
			break;
 8001c7c:	e049      	b.n	8001d12 <SIM_CheckResponse+0x392>
				retrials++;
 8001c7e:	4b27      	ldr	r3, [pc, #156]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	3301      	adds	r3, #1
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4b25      	ldr	r3, [pc, #148]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001c88:	701a      	strb	r2, [r3, #0]
			break;
 8001c8a:	e042      	b.n	8001d12 <SIM_CheckResponse+0x392>
		case HTTPTERM_1:
            STATE = AT;
 8001c8c:	4b28      	ldr	r3, [pc, #160]	@ (8001d30 <SIM_CheckResponse+0x3b0>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]
            break;
 8001c92:	e03e      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case HTTPTERM_2:
            if(retrials > 4){
 8001c94:	4b21      	ldr	r3, [pc, #132]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d903      	bls.n	8001ca4 <SIM_CheckResponse+0x324>
                Result = ERR_TERM;
 8001c9c:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <SIM_CheckResponse+0x3a0>)
 8001c9e:	220b      	movs	r2, #11
 8001ca0:	701a      	strb	r2, [r3, #0]

                Result = DONE;
            } else {
                retrials++;
            }
            break;
 8001ca2:	e036      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001ca4:	491f      	ldr	r1, [pc, #124]	@ (8001d24 <SIM_CheckResponse+0x3a4>)
 8001ca6:	4820      	ldr	r0, [pc, #128]	@ (8001d28 <SIM_CheckResponse+0x3a8>)
 8001ca8:	f00a fd24 	bl	800c6f4 <strstr>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d003      	beq.n	8001cba <SIM_CheckResponse+0x33a>
                Result = DONE;
 8001cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d20 <SIM_CheckResponse+0x3a0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	701a      	strb	r2, [r3, #0]
            break;
 8001cb8:	e02b      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001cba:	4b18      	ldr	r3, [pc, #96]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001cc4:	701a      	strb	r2, [r3, #0]
            break;
 8001cc6:	e024      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case SLEEP:
            if(retrials > 4){
 8001cc8:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d903      	bls.n	8001cd8 <SIM_CheckResponse+0x358>
                Result = ERR_SLEEP;
 8001cd0:	4b13      	ldr	r3, [pc, #76]	@ (8001d20 <SIM_CheckResponse+0x3a0>)
 8001cd2:	220d      	movs	r2, #13
 8001cd4:	701a      	strb	r2, [r3, #0]
                STATE = AT;
                Result = DONE;
            } else {
                retrials++;
            }
            break;
 8001cd6:	e01c      	b.n	8001d12 <SIM_CheckResponse+0x392>
            } else if (strstr((char *)SIM_buffer, "OK")) {
 8001cd8:	4912      	ldr	r1, [pc, #72]	@ (8001d24 <SIM_CheckResponse+0x3a4>)
 8001cda:	4813      	ldr	r0, [pc, #76]	@ (8001d28 <SIM_CheckResponse+0x3a8>)
 8001cdc:	f00a fd0a 	bl	800c6f4 <strstr>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d006      	beq.n	8001cf4 <SIM_CheckResponse+0x374>
                STATE = AT;
 8001ce6:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <SIM_CheckResponse+0x3b0>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	701a      	strb	r2, [r3, #0]
                Result = DONE;
 8001cec:	4b0c      	ldr	r3, [pc, #48]	@ (8001d20 <SIM_CheckResponse+0x3a0>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	701a      	strb	r2, [r3, #0]
            break;
 8001cf2:	e00e      	b.n	8001d12 <SIM_CheckResponse+0x392>
                retrials++;
 8001cf4:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <SIM_CheckResponse+0x39c>)
 8001cfe:	701a      	strb	r2, [r3, #0]
            break;
 8001d00:	e007      	b.n	8001d12 <SIM_CheckResponse+0x392>
        case AWAIT:
        	STATE = AT;
 8001d02:	4b0b      	ldr	r3, [pc, #44]	@ (8001d30 <SIM_CheckResponse+0x3b0>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
        	PRE_STATE = HTTPTERM_1;
 8001d08:	4b0a      	ldr	r3, [pc, #40]	@ (8001d34 <SIM_CheckResponse+0x3b4>)
 8001d0a:	220a      	movs	r2, #10
 8001d0c:	701a      	strb	r2, [r3, #0]
        	break;
 8001d0e:	e000      	b.n	8001d12 <SIM_CheckResponse+0x392>
        default:
        	break;
 8001d10:	bf00      	nop
    }
}
 8001d12:	bf00      	nop
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000aa0 	.word	0x20000aa0
 8001d20:	20000036 	.word	0x20000036
 8001d24:	0800f300 	.word	0x0800f300
 8001d28:	200008ac 	.word	0x200008ac
 8001d2c:	200006b8 	.word	0x200006b8
 8001d30:	20000034 	.word	0x20000034
 8001d34:	20000035 	.word	0x20000035

08001d38 <SIMCom_Post>:


/* SIM Post action */
SIMCOM_Error SIMCom_Post(const char* data, const char* url, uint32_t timeOut){
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b0aa      	sub	sp, #168	@ 0xa8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
    /* Timer handle */
    if(initTime == 0){
 8001d44:	4b5e      	ldr	r3, [pc, #376]	@ (8001ec0 <SIMCom_Post+0x188>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d105      	bne.n	8001d58 <SIMCom_Post+0x20>
        initTime = HAL_GetTick();
 8001d4c:	f003 fd8a 	bl	8005864 <HAL_GetTick>
 8001d50:	4603      	mov	r3, r0
 8001d52:	4a5b      	ldr	r2, [pc, #364]	@ (8001ec0 <SIMCom_Post+0x188>)
 8001d54:	6013      	str	r3, [r2, #0]
 8001d56:	e00b      	b.n	8001d70 <SIMCom_Post+0x38>
    } else if (HAL_GetTick() - initTime >= timeOut){
 8001d58:	f003 fd84 	bl	8005864 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	4b58      	ldr	r3, [pc, #352]	@ (8001ec0 <SIMCom_Post+0x188>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d802      	bhi.n	8001d70 <SIMCom_Post+0x38>
        Result = ERR_UART;
 8001d6a:	4b56      	ldr	r3, [pc, #344]	@ (8001ec4 <SIMCom_Post+0x18c>)
 8001d6c:	220c      	movs	r2, #12
 8001d6e:	701a      	strb	r2, [r3, #0]
    }

    delay_ms(50);
 8001d70:	2032      	movs	r0, #50	@ 0x32
 8001d72:	f7ff fdbb 	bl	80018ec <delay_ms>
    switch (STATE) {
 8001d76:	4b54      	ldr	r3, [pc, #336]	@ (8001ec8 <SIMCom_Post+0x190>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b0e      	cmp	r3, #14
 8001d7c:	d877      	bhi.n	8001e6e <SIMCom_Post+0x136>
 8001d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d84 <SIMCom_Post+0x4c>)
 8001d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d84:	08001dc1 	.word	0x08001dc1
 8001d88:	08001dcd 	.word	0x08001dcd
 8001d8c:	08001dd9 	.word	0x08001dd9
 8001d90:	08001de5 	.word	0x08001de5
 8001d94:	08001df9 	.word	0x08001df9
 8001d98:	08001e6f 	.word	0x08001e6f
 8001d9c:	08001e05 	.word	0x08001e05
 8001da0:	08001e25 	.word	0x08001e25
 8001da4:	08001e2d 	.word	0x08001e2d
 8001da8:	08001e39 	.word	0x08001e39
 8001dac:	08001e45 	.word	0x08001e45
 8001db0:	08001e51 	.word	0x08001e51
 8001db4:	08001e6f 	.word	0x08001e6f
 8001db8:	08001e6f 	.word	0x08001e6f
 8001dbc:	08001e5d 	.word	0x08001e5d
        case AT:
            Transmit(messeage[0]); //AT
 8001dc0:	4b42      	ldr	r3, [pc, #264]	@ (8001ecc <SIMCom_Post+0x194>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fda7 	bl	8001918 <Transmit>
            break;
 8001dca:	e053      	b.n	8001e74 <SIMCom_Post+0x13c>
        case CSSLCFG:
            Transmit(messeage[2]); //AT+CSSLCFG
 8001dcc:	4b3f      	ldr	r3, [pc, #252]	@ (8001ecc <SIMCom_Post+0x194>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fda1 	bl	8001918 <Transmit>
            break;
 8001dd6:	e04d      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPINIT:
            Transmit(messeage[3]); //AT+INIT
 8001dd8:	4b3c      	ldr	r3, [pc, #240]	@ (8001ecc <SIMCom_Post+0x194>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fd9b 	bl	8001918 <Transmit>
            break;
 8001de2:	e047      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPPARA_URL:
        	snprintf(char_url, sizeof(char_url), "AT+HTTPPARA=\"URL\",\"%s\"\r", url);
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	4a3a      	ldr	r2, [pc, #232]	@ (8001ed0 <SIMCom_Post+0x198>)
 8001de8:	21c8      	movs	r1, #200	@ 0xc8
 8001dea:	483a      	ldr	r0, [pc, #232]	@ (8001ed4 <SIMCom_Post+0x19c>)
 8001dec:	f00a fbc0 	bl	800c570 <sniprintf>
            Transmit(char_url); //AT+HTTPPARA URL
 8001df0:	4838      	ldr	r0, [pc, #224]	@ (8001ed4 <SIMCom_Post+0x19c>)
 8001df2:	f7ff fd91 	bl	8001918 <Transmit>
            break;
 8001df6:	e03d      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPPARA_CONTENT:
            Transmit(messeage[5]); //AT+HTTPPARA CONTENT
 8001df8:	4b34      	ldr	r3, [pc, #208]	@ (8001ecc <SIMCom_Post+0x194>)
 8001dfa:	695b      	ldr	r3, [r3, #20]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff fd8b 	bl	8001918 <Transmit>
            break;
 8001e02:	e037      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPPARA_AUTH:
            break;
        case HTTPDATA_LEN:
			char data_len_buffer[150];
			snprintf(data_len_buffer, sizeof(data_len_buffer), "AT+HTTPDATA=%d,10000\r", strlen(data));
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f7fe f9a3 	bl	8000150 <strlen>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f107 0010 	add.w	r0, r7, #16
 8001e10:	4a31      	ldr	r2, [pc, #196]	@ (8001ed8 <SIMCom_Post+0x1a0>)
 8001e12:	2196      	movs	r1, #150	@ 0x96
 8001e14:	f00a fbac 	bl	800c570 <sniprintf>
			Transmit(data_len_buffer); //AT+HTTPDATA LEN
 8001e18:	f107 0310 	add.w	r3, r7, #16
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fd7b 	bl	8001918 <Transmit>
            break;
 8001e22:	e027      	b.n	8001e74 <SIMCom_Post+0x13c>
        case TRANSMIT_DATA:
            Transmit(data);         //Transmit DATA
 8001e24:	68f8      	ldr	r0, [r7, #12]
 8001e26:	f7ff fd77 	bl	8001918 <Transmit>
            break;
 8001e2a:	e023      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPACTION:
            Transmit(messeage[6]);   //AT+HTTPACTION - POST
 8001e2c:	4b27      	ldr	r3, [pc, #156]	@ (8001ecc <SIMCom_Post+0x194>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fd71 	bl	8001918 <Transmit>
            break;
 8001e36:	e01d      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPREAD:
            Transmit(messeage[7]);   //AT+HTTPREAD
 8001e38:	4b24      	ldr	r3, [pc, #144]	@ (8001ecc <SIMCom_Post+0x194>)
 8001e3a:	69db      	ldr	r3, [r3, #28]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff fd6b 	bl	8001918 <Transmit>
            break;
 8001e42:	e017      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPTERM_1:
            Transmit(messeage[8]);   //AT+HTTPTERM
 8001e44:	4b21      	ldr	r3, [pc, #132]	@ (8001ecc <SIMCom_Post+0x194>)
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fd65 	bl	8001918 <Transmit>
            break;
 8001e4e:	e011      	b.n	8001e74 <SIMCom_Post+0x13c>
        case HTTPTERM_2:
            Transmit(messeage[8]);   //AT+HTTPTERM
 8001e50:	4b1e      	ldr	r3, [pc, #120]	@ (8001ecc <SIMCom_Post+0x194>)
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff fd5f 	bl	8001918 <Transmit>
            break;
 8001e5a:	e00b      	b.n	8001e74 <SIMCom_Post+0x13c>
        case AWAIT:
            if(SIM_DataValid){
 8001e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001edc <SIMCom_Post+0x1a4>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d005      	beq.n	8001e72 <SIMCom_Post+0x13a>
                SIM_CheckResponse(1);
 8001e66:	2001      	movs	r0, #1
 8001e68:	f7ff fd8a 	bl	8001980 <SIM_CheckResponse>
            }
            break;
 8001e6c:	e001      	b.n	8001e72 <SIMCom_Post+0x13a>
        default:
            break;
 8001e6e:	bf00      	nop
 8001e70:	e000      	b.n	8001e74 <SIMCom_Post+0x13c>
            break;
 8001e72:	bf00      	nop
    }
    if(Result == EMPTY){
 8001e74:	4b13      	ldr	r3, [pc, #76]	@ (8001ec4 <SIMCom_Post+0x18c>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b0e      	cmp	r3, #14
 8001e7a:	d106      	bne.n	8001e8a <SIMCom_Post+0x152>
        return SIMCom_Post(data, url, timeOut);
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	68b9      	ldr	r1, [r7, #8]
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	f7ff ff59 	bl	8001d38 <SIMCom_Post>
 8001e86:	4603      	mov	r3, r0
 8001e88:	e015      	b.n	8001eb6 <SIMCom_Post+0x17e>
    } else {
        retrials = 0U;
 8001e8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ee0 <SIMCom_Post+0x1a8>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	701a      	strb	r2, [r3, #0]
        initTime = 0U;
 8001e90:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec0 <SIMCom_Post+0x188>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
        STATE = HTTPTERM_1;
 8001e96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <SIMCom_Post+0x190>)
 8001e98:	220a      	movs	r2, #10
 8001e9a:	701a      	strb	r2, [r3, #0]
        PRE_STATE = STATE;
 8001e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <SIMCom_Post+0x190>)
 8001e9e:	781a      	ldrb	r2, [r3, #0]
 8001ea0:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <SIMCom_Post+0x1ac>)
 8001ea2:	701a      	strb	r2, [r3, #0]
        SIMCOM_Error tempResult = Result;
 8001ea4:	4b07      	ldr	r3, [pc, #28]	@ (8001ec4 <SIMCom_Post+0x18c>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        Result = EMPTY;
 8001eac:	4b05      	ldr	r3, [pc, #20]	@ (8001ec4 <SIMCom_Post+0x18c>)
 8001eae:	220e      	movs	r2, #14
 8001eb0:	701a      	strb	r2, [r3, #0]
        return tempResult;
 8001eb2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
    }
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	37a8      	adds	r7, #168	@ 0xa8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000aa4 	.word	0x20000aa4
 8001ec4:	20000036 	.word	0x20000036
 8001ec8:	20000034 	.word	0x20000034
 8001ecc:	20000000 	.word	0x20000000
 8001ed0:	0800f31c 	.word	0x0800f31c
 8001ed4:	20000aa8 	.word	0x20000aa8
 8001ed8:	0800f334 	.word	0x0800f334
 8001edc:	200006b4 	.word	0x200006b4
 8001ee0:	20000aa0 	.word	0x20000aa0
 8001ee4:	20000035 	.word	0x20000035

08001ee8 <SIM_Sleep>:
        Result = EMPTY;
        return tempResult;
    }
}

SIMCOM_Error SIM_Sleep(uint32_t timeOut){
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
    if(initTime == 0){
 8001ef0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fec <SIM_Sleep+0x104>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d105      	bne.n	8001f04 <SIM_Sleep+0x1c>
        initTime = HAL_GetTick();
 8001ef8:	f003 fcb4 	bl	8005864 <HAL_GetTick>
 8001efc:	4603      	mov	r3, r0
 8001efe:	4a3b      	ldr	r2, [pc, #236]	@ (8001fec <SIM_Sleep+0x104>)
 8001f00:	6013      	str	r3, [r2, #0]
 8001f02:	e00b      	b.n	8001f1c <SIM_Sleep+0x34>
    } else if (HAL_GetTick() - initTime >= timeOut){
 8001f04:	f003 fcae 	bl	8005864 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	4b38      	ldr	r3, [pc, #224]	@ (8001fec <SIM_Sleep+0x104>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d802      	bhi.n	8001f1c <SIM_Sleep+0x34>
        Result = ERR_UART;
 8001f16:	4b36      	ldr	r3, [pc, #216]	@ (8001ff0 <SIM_Sleep+0x108>)
 8001f18:	220c      	movs	r2, #12
 8001f1a:	701a      	strb	r2, [r3, #0]
    }
    delay_ms(30);
 8001f1c:	201e      	movs	r0, #30
 8001f1e:	f7ff fce5 	bl	80018ec <delay_ms>
    switch (STATE) {
 8001f22:	4b34      	ldr	r3, [pc, #208]	@ (8001ff4 <SIM_Sleep+0x10c>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b0e      	cmp	r3, #14
 8001f28:	d83c      	bhi.n	8001fa4 <SIM_Sleep+0xbc>
 8001f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <SIM_Sleep+0x48>)
 8001f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f30:	08001f6d 	.word	0x08001f6d
 8001f34:	08001fa5 	.word	0x08001fa5
 8001f38:	08001fa5 	.word	0x08001fa5
 8001f3c:	08001fa5 	.word	0x08001fa5
 8001f40:	08001fa5 	.word	0x08001fa5
 8001f44:	08001fa5 	.word	0x08001fa5
 8001f48:	08001fa5 	.word	0x08001fa5
 8001f4c:	08001fa5 	.word	0x08001fa5
 8001f50:	08001fa5 	.word	0x08001fa5
 8001f54:	08001fa5 	.word	0x08001fa5
 8001f58:	08001f85 	.word	0x08001f85
 8001f5c:	08001fa5 	.word	0x08001fa5
 8001f60:	08001f79 	.word	0x08001f79
 8001f64:	08001fa5 	.word	0x08001fa5
 8001f68:	08001f8d 	.word	0x08001f8d
        case AT:
            Transmit(messeage[0]); //AT
 8001f6c:	4b22      	ldr	r3, [pc, #136]	@ (8001ff8 <SIM_Sleep+0x110>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff fcd1 	bl	8001918 <Transmit>
            break;
 8001f76:	e018      	b.n	8001faa <SIM_Sleep+0xc2>
        case SLEEP:
            Transmit(messeage[11]); //AT+CSCLK=2
 8001f78:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff8 <SIM_Sleep+0x110>)
 8001f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff fccb 	bl	8001918 <Transmit>
            break;
 8001f82:	e012      	b.n	8001faa <SIM_Sleep+0xc2>
        case HTTPTERM_1:
        	STATE = AT;
 8001f84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff4 <SIM_Sleep+0x10c>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
        	break;
 8001f8a:	e00e      	b.n	8001faa <SIM_Sleep+0xc2>
        case AWAIT:
            if(SIM_DataValid){
 8001f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ffc <SIM_Sleep+0x114>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d008      	beq.n	8001fa8 <SIM_Sleep+0xc0>
                SIM_DataValid = false; // Reset the flag after processing
 8001f96:	4b19      	ldr	r3, [pc, #100]	@ (8001ffc <SIM_Sleep+0x114>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	701a      	strb	r2, [r3, #0]
                SIM_CheckResponse(2);
 8001f9c:	2002      	movs	r0, #2
 8001f9e:	f7ff fcef 	bl	8001980 <SIM_CheckResponse>
            }
            break;
 8001fa2:	e001      	b.n	8001fa8 <SIM_Sleep+0xc0>
        default:
            break;
 8001fa4:	bf00      	nop
 8001fa6:	e000      	b.n	8001faa <SIM_Sleep+0xc2>
            break;
 8001fa8:	bf00      	nop
    }
    if(Result == EMPTY){
 8001faa:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <SIM_Sleep+0x108>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b0e      	cmp	r3, #14
 8001fb0:	d104      	bne.n	8001fbc <SIM_Sleep+0xd4>
        return SIM_Sleep(timeOut);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff ff98 	bl	8001ee8 <SIM_Sleep>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	e013      	b.n	8001fe4 <SIM_Sleep+0xfc>
    } else {
        retrials = 0;
 8001fbc:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <SIM_Sleep+0x118>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	701a      	strb	r2, [r3, #0]
        initTime = 0;
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <SIM_Sleep+0x104>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
        STATE = HTTPTERM_1;
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <SIM_Sleep+0x10c>)
 8001fca:	220a      	movs	r2, #10
 8001fcc:	701a      	strb	r2, [r3, #0]
        PRE_STATE = STATE;
 8001fce:	4b09      	ldr	r3, [pc, #36]	@ (8001ff4 <SIM_Sleep+0x10c>)
 8001fd0:	781a      	ldrb	r2, [r3, #0]
 8001fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002004 <SIM_Sleep+0x11c>)
 8001fd4:	701a      	strb	r2, [r3, #0]
        SIMCOM_Error tempResult = Result;
 8001fd6:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <SIM_Sleep+0x108>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	73fb      	strb	r3, [r7, #15]
        Result = EMPTY;
 8001fdc:	4b04      	ldr	r3, [pc, #16]	@ (8001ff0 <SIM_Sleep+0x108>)
 8001fde:	220e      	movs	r2, #14
 8001fe0:	701a      	strb	r2, [r3, #0]
        return tempResult;
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
    }
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000aa4 	.word	0x20000aa4
 8001ff0:	20000036 	.word	0x20000036
 8001ff4:	20000034 	.word	0x20000034
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	200006b4 	.word	0x200006b4
 8002000:	20000aa0 	.word	0x20000aa0
 8002004:	20000035 	.word	0x20000035

08002008 <SIM_Wakeup>:

SIMCOM_Error SIM_Wakeup(uint32_t timeOut){
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
    if(initTime == 0){
 8002010:	4b33      	ldr	r3, [pc, #204]	@ (80020e0 <SIM_Wakeup+0xd8>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d105      	bne.n	8002024 <SIM_Wakeup+0x1c>
        initTime = HAL_GetTick();
 8002018:	f003 fc24 	bl	8005864 <HAL_GetTick>
 800201c:	4603      	mov	r3, r0
 800201e:	4a30      	ldr	r2, [pc, #192]	@ (80020e0 <SIM_Wakeup+0xd8>)
 8002020:	6013      	str	r3, [r2, #0]
 8002022:	e00b      	b.n	800203c <SIM_Wakeup+0x34>
    } else if (HAL_GetTick() - initTime >= timeOut){
 8002024:	f003 fc1e 	bl	8005864 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	4b2d      	ldr	r3, [pc, #180]	@ (80020e0 <SIM_Wakeup+0xd8>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	429a      	cmp	r2, r3
 8002034:	d802      	bhi.n	800203c <SIM_Wakeup+0x34>
        Result = ERR_UART;
 8002036:	4b2b      	ldr	r3, [pc, #172]	@ (80020e4 <SIM_Wakeup+0xdc>)
 8002038:	220c      	movs	r2, #12
 800203a:	701a      	strb	r2, [r3, #0]
    }
    delay_ms(30);
 800203c:	201e      	movs	r0, #30
 800203e:	f7ff fc55 	bl	80018ec <delay_ms>
    switch (STATE) {
 8002042:	4b29      	ldr	r3, [pc, #164]	@ (80020e8 <SIM_Wakeup+0xe0>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	2b0e      	cmp	r3, #14
 8002048:	d019      	beq.n	800207e <SIM_Wakeup+0x76>
 800204a:	2b0e      	cmp	r3, #14
 800204c:	dc23      	bgt.n	8002096 <SIM_Wakeup+0x8e>
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <SIM_Wakeup+0x50>
 8002052:	2b0a      	cmp	r3, #10
 8002054:	d006      	beq.n	8002064 <SIM_Wakeup+0x5c>
                SIM_DataValid = false; // Reset the flag after processing
                SIM_CheckResponse(3);
            }
            break;
        default:
            break;
 8002056:	e01e      	b.n	8002096 <SIM_Wakeup+0x8e>
            Transmit(messeage[0]); //AT
 8002058:	4b24      	ldr	r3, [pc, #144]	@ (80020ec <SIM_Wakeup+0xe4>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff fc5b 	bl	8001918 <Transmit>
            break;
 8002062:	e01b      	b.n	800209c <SIM_Wakeup+0x94>
        	HAL_UART_Transmit(&huart2, (uint8_t*) "AT\r", 3, 50);
 8002064:	2332      	movs	r3, #50	@ 0x32
 8002066:	2203      	movs	r2, #3
 8002068:	4921      	ldr	r1, [pc, #132]	@ (80020f0 <SIM_Wakeup+0xe8>)
 800206a:	4822      	ldr	r0, [pc, #136]	@ (80020f4 <SIM_Wakeup+0xec>)
 800206c:	f008 f89e 	bl	800a1ac <HAL_UART_Transmit>
        	STATE = AT;
 8002070:	4b1d      	ldr	r3, [pc, #116]	@ (80020e8 <SIM_Wakeup+0xe0>)
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
        	delay_ms(100);
 8002076:	2064      	movs	r0, #100	@ 0x64
 8002078:	f7ff fc38 	bl	80018ec <delay_ms>
        	break;
 800207c:	e00e      	b.n	800209c <SIM_Wakeup+0x94>
            if(SIM_DataValid){
 800207e:	4b1e      	ldr	r3, [pc, #120]	@ (80020f8 <SIM_Wakeup+0xf0>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d008      	beq.n	800209a <SIM_Wakeup+0x92>
                SIM_DataValid = false; // Reset the flag after processing
 8002088:	4b1b      	ldr	r3, [pc, #108]	@ (80020f8 <SIM_Wakeup+0xf0>)
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
                SIM_CheckResponse(3);
 800208e:	2003      	movs	r0, #3
 8002090:	f7ff fc76 	bl	8001980 <SIM_CheckResponse>
            break;
 8002094:	e001      	b.n	800209a <SIM_Wakeup+0x92>
            break;
 8002096:	bf00      	nop
 8002098:	e000      	b.n	800209c <SIM_Wakeup+0x94>
            break;
 800209a:	bf00      	nop
    }
    if(Result == EMPTY){
 800209c:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <SIM_Wakeup+0xdc>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b0e      	cmp	r3, #14
 80020a2:	d104      	bne.n	80020ae <SIM_Wakeup+0xa6>
        return SIM_Wakeup(timeOut);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f7ff ffaf 	bl	8002008 <SIM_Wakeup>
 80020aa:	4603      	mov	r3, r0
 80020ac:	e013      	b.n	80020d6 <SIM_Wakeup+0xce>
    } else {
        retrials = 0;
 80020ae:	4b13      	ldr	r3, [pc, #76]	@ (80020fc <SIM_Wakeup+0xf4>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	701a      	strb	r2, [r3, #0]
        initTime = 0;
 80020b4:	4b0a      	ldr	r3, [pc, #40]	@ (80020e0 <SIM_Wakeup+0xd8>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
        STATE = HTTPTERM_1;
 80020ba:	4b0b      	ldr	r3, [pc, #44]	@ (80020e8 <SIM_Wakeup+0xe0>)
 80020bc:	220a      	movs	r2, #10
 80020be:	701a      	strb	r2, [r3, #0]
        PRE_STATE = STATE;
 80020c0:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <SIM_Wakeup+0xe0>)
 80020c2:	781a      	ldrb	r2, [r3, #0]
 80020c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <SIM_Wakeup+0xf8>)
 80020c6:	701a      	strb	r2, [r3, #0]
        SIMCOM_Error tempResult = Result;
 80020c8:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <SIM_Wakeup+0xdc>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	73fb      	strb	r3, [r7, #15]
        Result = EMPTY;
 80020ce:	4b05      	ldr	r3, [pc, #20]	@ (80020e4 <SIM_Wakeup+0xdc>)
 80020d0:	220e      	movs	r2, #14
 80020d2:	701a      	strb	r2, [r3, #0]
        return tempResult;
 80020d4:	7bfb      	ldrb	r3, [r7, #15]
    }
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000aa4 	.word	0x20000aa4
 80020e4:	20000036 	.word	0x20000036
 80020e8:	20000034 	.word	0x20000034
 80020ec:	20000000 	.word	0x20000000
 80020f0:	0800f1b0 	.word	0x0800f1b0
 80020f4:	200012b4 	.word	0x200012b4
 80020f8:	200006b4 	.word	0x200006b4
 80020fc:	20000aa0 	.word	0x20000aa0
 8002100:	20000035 	.word	0x20000035

08002104 <delay_us>:
uint32_t timeout_start_1;

#define MAX_TIMEOUT_US 20000

void delay_us(uint32_t us)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800210c:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <delay_us+0x2c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2200      	movs	r2, #0
 8002112:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8002114:	bf00      	nop
 8002116:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <delay_us+0x2c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	429a      	cmp	r2, r3
 8002120:	d8f9      	bhi.n	8002116 <delay_us+0x12>
}
 8002122:	bf00      	nop
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	20001224 	.word	0x20001224

08002134 <Ultra_ReadDistance>:

float Ultra_ReadDistance(void){
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
	//TRIG
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_RESET);
 8002138:	2200      	movs	r2, #0
 800213a:	2108      	movs	r1, #8
 800213c:	4831      	ldr	r0, [pc, #196]	@ (8002204 <Ultra_ReadDistance+0xd0>)
 800213e:	f004 fce0 	bl	8006b02 <HAL_GPIO_WritePin>
	delay_us(2);
 8002142:	2002      	movs	r0, #2
 8002144:	f7ff ffde 	bl	8002104 <delay_us>
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_SET);
 8002148:	2201      	movs	r2, #1
 800214a:	2108      	movs	r1, #8
 800214c:	482d      	ldr	r0, [pc, #180]	@ (8002204 <Ultra_ReadDistance+0xd0>)
 800214e:	f004 fcd8 	bl	8006b02 <HAL_GPIO_WritePin>
	delay_us(10);
 8002152:	200a      	movs	r0, #10
 8002154:	f7ff ffd6 	bl	8002104 <delay_us>
	HAL_GPIO_WritePin(U_Trig_GPIO_Port, U_Trig_Pin, GPIO_PIN_RESET);
 8002158:	2200      	movs	r2, #0
 800215a:	2108      	movs	r1, #8
 800215c:	4829      	ldr	r0, [pc, #164]	@ (8002204 <Ultra_ReadDistance+0xd0>)
 800215e:	f004 fcd0 	bl	8006b02 <HAL_GPIO_WritePin>

	//Wait Echo to high
	timeout_start = __HAL_TIM_GET_COUNTER(&htim1);
 8002162:	4b29      	ldr	r3, [pc, #164]	@ (8002208 <Ultra_ReadDistance+0xd4>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002168:	4a28      	ldr	r2, [pc, #160]	@ (800220c <Ultra_ReadDistance+0xd8>)
 800216a:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_RESET){
 800216c:	e00b      	b.n	8002186 <Ultra_ReadDistance+0x52>
		if (__HAL_TIM_GET_COUNTER(&htim1) - timeout_start > MAX_TIMEOUT_US) {
 800216e:	4b26      	ldr	r3, [pc, #152]	@ (8002208 <Ultra_ReadDistance+0xd4>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002174:	4b25      	ldr	r3, [pc, #148]	@ (800220c <Ultra_ReadDistance+0xd8>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800217e:	4293      	cmp	r3, r2
 8002180:	d901      	bls.n	8002186 <Ultra_ReadDistance+0x52>
			return -1.0f;
 8002182:	4b23      	ldr	r3, [pc, #140]	@ (8002210 <Ultra_ReadDistance+0xdc>)
 8002184:	e03b      	b.n	80021fe <Ultra_ReadDistance+0xca>
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_RESET){
 8002186:	2110      	movs	r1, #16
 8002188:	481e      	ldr	r0, [pc, #120]	@ (8002204 <Ultra_ReadDistance+0xd0>)
 800218a:	f004 fca3 	bl	8006ad4 <HAL_GPIO_ReadPin>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d0ec      	beq.n	800216e <Ultra_ReadDistance+0x3a>
		}
	}

	//Time start
	start_time = __HAL_TIM_GET_COUNTER(&htim1);
 8002194:	4b1c      	ldr	r3, [pc, #112]	@ (8002208 <Ultra_ReadDistance+0xd4>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219a:	4a1e      	ldr	r2, [pc, #120]	@ (8002214 <Ultra_ReadDistance+0xe0>)
 800219c:	6013      	str	r3, [r2, #0]

	//Wait Echo to low
	timeout_start_1 = __HAL_TIM_GET_COUNTER(&htim1);
 800219e:	4b1a      	ldr	r3, [pc, #104]	@ (8002208 <Ultra_ReadDistance+0xd4>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002218 <Ultra_ReadDistance+0xe4>)
 80021a6:	6013      	str	r3, [r2, #0]
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_SET){
 80021a8:	e00b      	b.n	80021c2 <Ultra_ReadDistance+0x8e>
		if (__HAL_TIM_GET_COUNTER(&htim1) - timeout_start_1 > MAX_TIMEOUT_US) {
 80021aa:	4b17      	ldr	r3, [pc, #92]	@ (8002208 <Ultra_ReadDistance+0xd4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021b0:	4b19      	ldr	r3, [pc, #100]	@ (8002218 <Ultra_ReadDistance+0xe4>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d901      	bls.n	80021c2 <Ultra_ReadDistance+0x8e>
			return -1.0f;
 80021be:	4b14      	ldr	r3, [pc, #80]	@ (8002210 <Ultra_ReadDistance+0xdc>)
 80021c0:	e01d      	b.n	80021fe <Ultra_ReadDistance+0xca>
	while (HAL_GPIO_ReadPin(U_Echo_GPIO_Port, U_Echo_Pin) == GPIO_PIN_SET){
 80021c2:	2110      	movs	r1, #16
 80021c4:	480f      	ldr	r0, [pc, #60]	@ (8002204 <Ultra_ReadDistance+0xd0>)
 80021c6:	f004 fc85 	bl	8006ad4 <HAL_GPIO_ReadPin>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d0ec      	beq.n	80021aa <Ultra_ReadDistance+0x76>
		}
	}

	//Time end
	end_time = __HAL_TIM_GET_COUNTER(&htim1);
 80021d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002208 <Ultra_ReadDistance+0xd4>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d6:	4a11      	ldr	r2, [pc, #68]	@ (800221c <Ultra_ReadDistance+0xe8>)
 80021d8:	6013      	str	r3, [r2, #0]

	//Calculate duration
	duration = end_time - start_time;
 80021da:	4b10      	ldr	r3, [pc, #64]	@ (800221c <Ultra_ReadDistance+0xe8>)
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	4b0d      	ldr	r3, [pc, #52]	@ (8002214 <Ultra_ReadDistance+0xe0>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002220 <Ultra_ReadDistance+0xec>)
 80021e6:	6013      	str	r3, [r2, #0]

	//Calculate ditance
	return ((float)duration/ 5.80f);
 80021e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002220 <Ultra_ReadDistance+0xec>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7fe fd71 	bl	8000cd4 <__aeabi_ui2f>
 80021f2:	4603      	mov	r3, r0
 80021f4:	490b      	ldr	r1, [pc, #44]	@ (8002224 <Ultra_ReadDistance+0xf0>)
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe fe78 	bl	8000eec <__aeabi_fdiv>
 80021fc:	4603      	mov	r3, r0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40010c00 	.word	0x40010c00
 8002208:	20001224 	.word	0x20001224
 800220c:	20000b7c 	.word	0x20000b7c
 8002210:	bf800000 	.word	0xbf800000
 8002214:	20000b70 	.word	0x20000b70
 8002218:	20000b80 	.word	0x20000b80
 800221c:	20000b74 	.word	0x20000b74
 8002220:	20000b78 	.word	0x20000b78
 8002224:	40b9999a 	.word	0x40b9999a

08002228 <VL53L0X_OFFSET>:
void VL53L0X_SetI2cHandler(I2C_HandleTypeDef *hi2c) {
    memcpy(&VL53L0X_I2C_Handler, hi2c, sizeof(I2C_HandleTypeDef));
}

// Calculate offset
float VL53L0X_OFFSET(statInfo_t_VL53L0X *extraStats){
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	81fb      	strh	r3, [r7, #14]
	uint16_t temp;
	for(uint8_t i = 0; i < 100; i++){
 8002234:	2300      	movs	r3, #0
 8002236:	737b      	strb	r3, [r7, #13]
 8002238:	e012      	b.n	8002260 <VL53L0X_OFFSET+0x38>
		temp = readRangeSingleMillimeters(extraStats);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f000 fd92 	bl	8002d64 <readRangeSingleMillimeters>
 8002240:	4603      	mov	r3, r0
 8002242:	817b      	strh	r3, [r7, #10]
		if (temp == 65535){
 8002244:	897b      	ldrh	r3, [r7, #10]
 8002246:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800224a:	4293      	cmp	r3, r2
 800224c:	d101      	bne.n	8002252 <VL53L0X_OFFSET+0x2a>
			return -1.0f;
 800224e:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <VL53L0X_OFFSET+0x5c>)
 8002250:	e014      	b.n	800227c <VL53L0X_OFFSET+0x54>
		}
		sum += temp;
 8002252:	89fa      	ldrh	r2, [r7, #14]
 8002254:	897b      	ldrh	r3, [r7, #10]
 8002256:	4413      	add	r3, r2
 8002258:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < 100; i++){
 800225a:	7b7b      	ldrb	r3, [r7, #13]
 800225c:	3301      	adds	r3, #1
 800225e:	737b      	strb	r3, [r7, #13]
 8002260:	7b7b      	ldrb	r3, [r7, #13]
 8002262:	2b63      	cmp	r3, #99	@ 0x63
 8002264:	d9e9      	bls.n	800223a <VL53L0X_OFFSET+0x12>
	}
	return (sum/100) - 150; //15cm
 8002266:	89fb      	ldrh	r3, [r7, #14]
 8002268:	4a07      	ldr	r2, [pc, #28]	@ (8002288 <VL53L0X_OFFSET+0x60>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	b29b      	uxth	r3, r3
 8002272:	3b96      	subs	r3, #150	@ 0x96
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe fd31 	bl	8000cdc <__aeabi_i2f>
 800227a:	4603      	mov	r3, r0
}
 800227c:	4618      	mov	r0, r3
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	bf800000 	.word	0xbf800000
 8002288:	51eb851f 	.word	0x51eb851f

0800228c <VL53L0X_ReadDistance>:

//Distance - offset
float VL53L0X_ReadDistance( statInfo_t_VL53L0X *extraStats , uint16_t offset){
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	807b      	strh	r3, [r7, #2]
	uint16_t sum = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	81fb      	strh	r3, [r7, #14]
	uint16_t temp;
	for(uint8_t i = 0; i < 100; i++){
 800229c:	2300      	movs	r3, #0
 800229e:	737b      	strb	r3, [r7, #13]
 80022a0:	e012      	b.n	80022c8 <VL53L0X_ReadDistance+0x3c>
		temp = readRangeSingleMillimeters( extraStats );
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 fd5e 	bl	8002d64 <readRangeSingleMillimeters>
 80022a8:	4603      	mov	r3, r0
 80022aa:	817b      	strh	r3, [r7, #10]
		if (temp == 65535){
 80022ac:	897b      	ldrh	r3, [r7, #10]
 80022ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d101      	bne.n	80022ba <VL53L0X_ReadDistance+0x2e>
			return -1.0f;
 80022b6:	4b0d      	ldr	r3, [pc, #52]	@ (80022ec <VL53L0X_ReadDistance+0x60>)
 80022b8:	e014      	b.n	80022e4 <VL53L0X_ReadDistance+0x58>
		}
		sum += temp;
 80022ba:	89fa      	ldrh	r2, [r7, #14]
 80022bc:	897b      	ldrh	r3, [r7, #10]
 80022be:	4413      	add	r3, r2
 80022c0:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i < 100; i++){
 80022c2:	7b7b      	ldrb	r3, [r7, #13]
 80022c4:	3301      	adds	r3, #1
 80022c6:	737b      	strb	r3, [r7, #13]
 80022c8:	7b7b      	ldrb	r3, [r7, #13]
 80022ca:	2b63      	cmp	r3, #99	@ 0x63
 80022cc:	d9e9      	bls.n	80022a2 <VL53L0X_ReadDistance+0x16>
	}
	return (sum/100) + 34; //15cm
 80022ce:	89fb      	ldrh	r3, [r7, #14]
 80022d0:	4a07      	ldr	r2, [pc, #28]	@ (80022f0 <VL53L0X_ReadDistance+0x64>)
 80022d2:	fba2 2303 	umull	r2, r3, r2, r3
 80022d6:	095b      	lsrs	r3, r3, #5
 80022d8:	b29b      	uxth	r3, r3
 80022da:	3322      	adds	r3, #34	@ 0x22
 80022dc:	4618      	mov	r0, r3
 80022de:	f7fe fcfd 	bl	8000cdc <__aeabi_i2f>
 80022e2:	4603      	mov	r3, r0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	bf800000 	.word	0xbf800000
 80022f0:	51eb851f 	.word	0x51eb851f

080022f4 <writeReg>:
/////////////////////////////////////////////////////////

void writeReg(uint8_t reg, uint8_t value) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af04      	add	r7, sp, #16
 80022fa:	4603      	mov	r3, r0
 80022fc:	460a      	mov	r2, r1
 80022fe:	71fb      	strb	r3, [r7, #7]
 8002300:	4613      	mov	r3, r2
 8002302:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8002304:	4a0c      	ldr	r2, [pc, #48]	@ (8002338 <writeReg+0x44>)
 8002306:	79bb      	ldrb	r3, [r7, #6]
 8002308:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 800230a:	4b0c      	ldr	r3, [pc, #48]	@ (800233c <writeReg+0x48>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	4619      	mov	r1, r3
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	b29a      	uxth	r2, r3
 8002314:	2364      	movs	r3, #100	@ 0x64
 8002316:	9302      	str	r3, [sp, #8]
 8002318:	2301      	movs	r3, #1
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <writeReg+0x44>)
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	2301      	movs	r3, #1
 8002322:	4807      	ldr	r0, [pc, #28]	@ (8002340 <writeReg+0x4c>)
 8002324:	f004 fffe 	bl	8007324 <HAL_I2C_Mem_Write>
 8002328:	4603      	mov	r3, r0
 800232a:	461a      	mov	r2, r3
 800232c:	4b05      	ldr	r3, [pc, #20]	@ (8002344 <writeReg+0x50>)
 800232e:	701a      	strb	r2, [r3, #0]
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	20000be4 	.word	0x20000be4
 800233c:	20000037 	.word	0x20000037
 8002340:	20000b90 	.word	0x20000b90
 8002344:	20000be8 	.word	0x20000be8

08002348 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af04      	add	r7, sp, #16
 800234e:	4603      	mov	r3, r0
 8002350:	460a      	mov	r2, r1
 8002352:	71fb      	strb	r3, [r7, #7]
 8002354:	4613      	mov	r3, r2
 8002356:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8002358:	88ba      	ldrh	r2, [r7, #4]
 800235a:	4b0c      	ldr	r3, [pc, #48]	@ (800238c <writeReg16Bit+0x44>)
 800235c:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 800235e:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <writeReg16Bit+0x48>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	4619      	mov	r1, r3
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	b29a      	uxth	r2, r3
 8002368:	2364      	movs	r3, #100	@ 0x64
 800236a:	9302      	str	r3, [sp, #8]
 800236c:	2302      	movs	r3, #2
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	4b06      	ldr	r3, [pc, #24]	@ (800238c <writeReg16Bit+0x44>)
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	2301      	movs	r3, #1
 8002376:	4807      	ldr	r0, [pc, #28]	@ (8002394 <writeReg16Bit+0x4c>)
 8002378:	f004 ffd4 	bl	8007324 <HAL_I2C_Mem_Write>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	4b05      	ldr	r3, [pc, #20]	@ (8002398 <writeReg16Bit+0x50>)
 8002382:	701a      	strb	r2, [r3, #0]
}
 8002384:	bf00      	nop
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20000be4 	.word	0x20000be4
 8002390:	20000037 	.word	0x20000037
 8002394:	20000b90 	.word	0x20000b90
 8002398:	20000be8 	.word	0x20000be8

0800239c <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 800239c:	b580      	push	{r7, lr}
 800239e:	b088      	sub	sp, #32
 80023a0:	af04      	add	r7, sp, #16
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80023a6:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <readReg+0x48>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	4619      	mov	r1, r3
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	2364      	movs	r3, #100	@ 0x64
 80023b8:	9302      	str	r3, [sp, #8]
 80023ba:	2301      	movs	r3, #1
 80023bc:	9301      	str	r3, [sp, #4]
 80023be:	4b0a      	ldr	r3, [pc, #40]	@ (80023e8 <readReg+0x4c>)
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2301      	movs	r3, #1
 80023c4:	4809      	ldr	r0, [pc, #36]	@ (80023ec <readReg+0x50>)
 80023c6:	f005 f8a7 	bl	8007518 <HAL_I2C_Mem_Read>
 80023ca:	4603      	mov	r3, r0
 80023cc:	461a      	mov	r2, r3
 80023ce:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <readReg+0x54>)
 80023d0:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 80023d2:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <readReg+0x4c>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	73fb      	strb	r3, [r7, #15]

  return value;
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000037 	.word	0x20000037
 80023e8:	20000be4 	.word	0x20000be4
 80023ec:	20000b90 	.word	0x20000b90
 80023f0:	20000be8 	.word	0x20000be8

080023f4 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b088      	sub	sp, #32
 80023f8:	af04      	add	r7, sp, #16
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80023fe:	4b0f      	ldr	r3, [pc, #60]	@ (800243c <readReg16Bit+0x48>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	f043 0301 	orr.w	r3, r3, #1
 8002406:	b2db      	uxtb	r3, r3
 8002408:	4619      	mov	r1, r3
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	b29a      	uxth	r2, r3
 800240e:	2364      	movs	r3, #100	@ 0x64
 8002410:	9302      	str	r3, [sp, #8]
 8002412:	2302      	movs	r3, #2
 8002414:	9301      	str	r3, [sp, #4]
 8002416:	4b0a      	ldr	r3, [pc, #40]	@ (8002440 <readReg16Bit+0x4c>)
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	2301      	movs	r3, #1
 800241c:	4809      	ldr	r0, [pc, #36]	@ (8002444 <readReg16Bit+0x50>)
 800241e:	f005 f87b 	bl	8007518 <HAL_I2C_Mem_Read>
 8002422:	4603      	mov	r3, r0
 8002424:	461a      	mov	r2, r3
 8002426:	4b08      	ldr	r3, [pc, #32]	@ (8002448 <readReg16Bit+0x54>)
 8002428:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 800242a:	4b05      	ldr	r3, [pc, #20]	@ (8002440 <readReg16Bit+0x4c>)
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	81fb      	strh	r3, [r7, #14]

  return value;
 8002430:	89fb      	ldrh	r3, [r7, #14]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000037 	.word	0x20000037
 8002440:	20000be4 	.word	0x20000be4
 8002444:	20000b90 	.word	0x20000b90
 8002448:	20000be8 	.word	0x20000be8

0800244c <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af04      	add	r7, sp, #16
 8002452:	4603      	mov	r3, r0
 8002454:	6039      	str	r1, [r7, #0]
 8002456:	71fb      	strb	r3, [r7, #7]
 8002458:	4613      	mov	r3, r2
 800245a:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	461a      	mov	r2, r3
 8002462:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <writeMulti+0x4c>)
 8002464:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8002466:	4b0d      	ldr	r3, [pc, #52]	@ (800249c <writeMulti+0x50>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	4618      	mov	r0, r3
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	b29a      	uxth	r2, r3
 8002470:	79bb      	ldrb	r3, [r7, #6]
 8002472:	b29b      	uxth	r3, r3
 8002474:	2164      	movs	r1, #100	@ 0x64
 8002476:	9102      	str	r1, [sp, #8]
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	4b07      	ldr	r3, [pc, #28]	@ (8002498 <writeMulti+0x4c>)
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	2301      	movs	r3, #1
 8002480:	4601      	mov	r1, r0
 8002482:	4807      	ldr	r0, [pc, #28]	@ (80024a0 <writeMulti+0x54>)
 8002484:	f004 ff4e 	bl	8007324 <HAL_I2C_Mem_Write>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	4b05      	ldr	r3, [pc, #20]	@ (80024a4 <writeMulti+0x58>)
 800248e:	701a      	strb	r2, [r3, #0]
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000be4 	.word	0x20000be4
 800249c:	20000037 	.word	0x20000037
 80024a0:	20000b90 	.word	0x20000b90
 80024a4:	20000be8 	.word	0x20000be8

080024a8 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af04      	add	r7, sp, #16
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
 80024b4:	4613      	mov	r3, r2
 80024b6:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 80024b8:	4b0d      	ldr	r3, [pc, #52]	@ (80024f0 <readMulti+0x48>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	f043 0301 	orr.w	r3, r3, #1
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	4618      	mov	r0, r3
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	79bb      	ldrb	r3, [r7, #6]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	2164      	movs	r1, #100	@ 0x64
 80024ce:	9102      	str	r1, [sp, #8]
 80024d0:	9301      	str	r3, [sp, #4]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	2301      	movs	r3, #1
 80024d8:	4601      	mov	r1, r0
 80024da:	4806      	ldr	r0, [pc, #24]	@ (80024f4 <readMulti+0x4c>)
 80024dc:	f005 f81c 	bl	8007518 <HAL_I2C_Mem_Read>
 80024e0:	4603      	mov	r3, r0
 80024e2:	461a      	mov	r2, r3
 80024e4:	4b04      	ldr	r3, [pc, #16]	@ (80024f8 <readMulti+0x50>)
 80024e6:	701a      	strb	r2, [r3, #0]
}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000037 	.word	0x20000037
 80024f4:	20000b90 	.word	0x20000b90
 80024f8:	20000be8 	.word	0x20000be8

080024fc <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	6039      	str	r1, [r7, #0]
 8002506:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8002508:	2254      	movs	r2, #84	@ 0x54
 800250a:	6839      	ldr	r1, [r7, #0]
 800250c:	4856      	ldr	r0, [pc, #344]	@ (8002668 <initVL53L0X+0x16c>)
 800250e:	f00a f994 	bl	800c83a <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8002512:	4b56      	ldr	r3, [pc, #344]	@ (800266c <initVL53L0X+0x170>)
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8002518:	4b54      	ldr	r3, [pc, #336]	@ (800266c <initVL53L0X+0x170>)
 800251a:	2200      	movs	r2, #0
 800251c:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 800251e:	4b53      	ldr	r3, [pc, #332]	@ (800266c <initVL53L0X+0x170>)
 8002520:	2200      	movs	r2, #0
 8002522:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8002524:	4b51      	ldr	r3, [pc, #324]	@ (800266c <initVL53L0X+0x170>)
 8002526:	2200      	movs	r2, #0
 8002528:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00a      	beq.n	8002546 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8002530:	2089      	movs	r0, #137	@ 0x89
 8002532:	f7ff ff33 	bl	800239c <readReg>
 8002536:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8002538:	f043 0301 	orr.w	r3, r3, #1
 800253c:	b2db      	uxtb	r3, r3
 800253e:	4619      	mov	r1, r3
 8002540:	2089      	movs	r0, #137	@ 0x89
 8002542:	f7ff fed7 	bl	80022f4 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8002546:	2100      	movs	r1, #0
 8002548:	2088      	movs	r0, #136	@ 0x88
 800254a:	f7ff fed3 	bl	80022f4 <writeReg>

  writeReg(0x80, 0x01);
 800254e:	2101      	movs	r1, #1
 8002550:	2080      	movs	r0, #128	@ 0x80
 8002552:	f7ff fecf 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x01);
 8002556:	2101      	movs	r1, #1
 8002558:	20ff      	movs	r0, #255	@ 0xff
 800255a:	f7ff fecb 	bl	80022f4 <writeReg>
  writeReg(0x00, 0x00);
 800255e:	2100      	movs	r1, #0
 8002560:	2000      	movs	r0, #0
 8002562:	f7ff fec7 	bl	80022f4 <writeReg>
  g_stopVariable = readReg(0x91);
 8002566:	2091      	movs	r0, #145	@ 0x91
 8002568:	f7ff ff18 	bl	800239c <readReg>
 800256c:	4603      	mov	r3, r0
 800256e:	461a      	mov	r2, r3
 8002570:	4b3f      	ldr	r3, [pc, #252]	@ (8002670 <initVL53L0X+0x174>)
 8002572:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8002574:	2101      	movs	r1, #1
 8002576:	2000      	movs	r0, #0
 8002578:	f7ff febc 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x00);
 800257c:	2100      	movs	r1, #0
 800257e:	20ff      	movs	r0, #255	@ 0xff
 8002580:	f7ff feb8 	bl	80022f4 <writeReg>
  writeReg(0x80, 0x00);
 8002584:	2100      	movs	r1, #0
 8002586:	2080      	movs	r0, #128	@ 0x80
 8002588:	f7ff feb4 	bl	80022f4 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 800258c:	2060      	movs	r0, #96	@ 0x60
 800258e:	f7ff ff05 	bl	800239c <readReg>
 8002592:	4603      	mov	r3, r0
 8002594:	f043 0312 	orr.w	r3, r3, #18
 8002598:	b2db      	uxtb	r3, r3
 800259a:	4619      	mov	r1, r3
 800259c:	2060      	movs	r0, #96	@ 0x60
 800259e:	f7ff fea9 	bl	80022f4 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80025a2:	f04f 507a 	mov.w	r0, #1048576000	@ 0x3e800000
 80025a6:	f000 fa13 	bl	80029d0 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80025aa:	21ff      	movs	r1, #255	@ 0xff
 80025ac:	2001      	movs	r0, #1
 80025ae:	f7ff fea1 	bl	80022f4 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 80025b2:	f107 0213 	add.w	r2, r7, #19
 80025b6:	f107 0314 	add.w	r3, r7, #20
 80025ba:	4611      	mov	r1, r2
 80025bc:	4618      	mov	r0, r3
 80025be:	f000 fc2d 	bl	8002e1c <getSpadInfo>
 80025c2:	4603      	mov	r3, r0
 80025c4:	f083 0301 	eor.w	r3, r3, #1
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <initVL53L0X+0xd6>
 80025ce:	2300      	movs	r3, #0
 80025d0:	e1f5      	b.n	80029be <initVL53L0X+0x4c2>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80025d2:	f107 030c 	add.w	r3, r7, #12
 80025d6:	2206      	movs	r2, #6
 80025d8:	4619      	mov	r1, r3
 80025da:	20b0      	movs	r0, #176	@ 0xb0
 80025dc:	f7ff ff64 	bl	80024a8 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 80025e0:	2101      	movs	r1, #1
 80025e2:	20ff      	movs	r0, #255	@ 0xff
 80025e4:	f7ff fe86 	bl	80022f4 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 80025e8:	2100      	movs	r1, #0
 80025ea:	204f      	movs	r0, #79	@ 0x4f
 80025ec:	f7ff fe82 	bl	80022f4 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 80025f0:	212c      	movs	r1, #44	@ 0x2c
 80025f2:	204e      	movs	r0, #78	@ 0x4e
 80025f4:	f7ff fe7e 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x00);
 80025f8:	2100      	movs	r1, #0
 80025fa:	20ff      	movs	r0, #255	@ 0xff
 80025fc:	f7ff fe7a 	bl	80022f4 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8002600:	21b4      	movs	r1, #180	@ 0xb4
 8002602:	20b6      	movs	r0, #182	@ 0xb6
 8002604:	f7ff fe76 	bl	80022f4 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8002608:	7cfb      	ldrb	r3, [r7, #19]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <initVL53L0X+0x116>
 800260e:	230c      	movs	r3, #12
 8002610:	e000      	b.n	8002614 <initVL53L0X+0x118>
 8002612:	2300      	movs	r3, #0
 8002614:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 800261a:	2300      	movs	r3, #0
 800261c:	75bb      	strb	r3, [r7, #22]
 800261e:	e040      	b.n	80026a2 <initVL53L0X+0x1a6>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8002620:	7dba      	ldrb	r2, [r7, #22]
 8002622:	7d7b      	ldrb	r3, [r7, #21]
 8002624:	429a      	cmp	r2, r3
 8002626:	d303      	bcc.n	8002630 <initVL53L0X+0x134>
 8002628:	7d3b      	ldrb	r3, [r7, #20]
 800262a:	7dfa      	ldrb	r2, [r7, #23]
 800262c:	429a      	cmp	r2, r3
 800262e:	d121      	bne.n	8002674 <initVL53L0X+0x178>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8002630:	7dbb      	ldrb	r3, [r7, #22]
 8002632:	08db      	lsrs	r3, r3, #3
 8002634:	b2d8      	uxtb	r0, r3
 8002636:	4603      	mov	r3, r0
 8002638:	3318      	adds	r3, #24
 800263a:	443b      	add	r3, r7
 800263c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002640:	b25a      	sxtb	r2, r3
 8002642:	7dbb      	ldrb	r3, [r7, #22]
 8002644:	f003 0307 	and.w	r3, r3, #7
 8002648:	2101      	movs	r1, #1
 800264a:	fa01 f303 	lsl.w	r3, r1, r3
 800264e:	b25b      	sxtb	r3, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	b25b      	sxtb	r3, r3
 8002654:	4013      	ands	r3, r2
 8002656:	b25a      	sxtb	r2, r3
 8002658:	4603      	mov	r3, r0
 800265a:	b2d2      	uxtb	r2, r2
 800265c:	3318      	adds	r3, #24
 800265e:	443b      	add	r3, r7
 8002660:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8002664:	e01a      	b.n	800269c <initVL53L0X+0x1a0>
 8002666:	bf00      	nop
 8002668:	20000b90 	.word	0x20000b90
 800266c:	20000be4 	.word	0x20000be4
 8002670:	20000b88 	.word	0x20000b88
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8002674:	7dbb      	ldrb	r3, [r7, #22]
 8002676:	08db      	lsrs	r3, r3, #3
 8002678:	b2db      	uxtb	r3, r3
 800267a:	3318      	adds	r3, #24
 800267c:	443b      	add	r3, r7
 800267e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002682:	461a      	mov	r2, r3
 8002684:	7dbb      	ldrb	r3, [r7, #22]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	fa42 f303 	asr.w	r3, r2, r3
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <initVL53L0X+0x1a0>
    {
      spads_enabled++;
 8002696:	7dfb      	ldrb	r3, [r7, #23]
 8002698:	3301      	adds	r3, #1
 800269a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 800269c:	7dbb      	ldrb	r3, [r7, #22]
 800269e:	3301      	adds	r3, #1
 80026a0:	75bb      	strb	r3, [r7, #22]
 80026a2:	7dbb      	ldrb	r3, [r7, #22]
 80026a4:	2b2f      	cmp	r3, #47	@ 0x2f
 80026a6:	d9bb      	bls.n	8002620 <initVL53L0X+0x124>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80026a8:	f107 030c 	add.w	r3, r7, #12
 80026ac:	2206      	movs	r2, #6
 80026ae:	4619      	mov	r1, r3
 80026b0:	20b0      	movs	r0, #176	@ 0xb0
 80026b2:	f7ff fecb 	bl	800244c <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 80026b6:	2101      	movs	r1, #1
 80026b8:	20ff      	movs	r0, #255	@ 0xff
 80026ba:	f7ff fe1b 	bl	80022f4 <writeReg>
  writeReg(0x00, 0x00);
 80026be:	2100      	movs	r1, #0
 80026c0:	2000      	movs	r0, #0
 80026c2:	f7ff fe17 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x00);
 80026c6:	2100      	movs	r1, #0
 80026c8:	20ff      	movs	r0, #255	@ 0xff
 80026ca:	f7ff fe13 	bl	80022f4 <writeReg>
  writeReg(0x09, 0x00);
 80026ce:	2100      	movs	r1, #0
 80026d0:	2009      	movs	r0, #9
 80026d2:	f7ff fe0f 	bl	80022f4 <writeReg>
  writeReg(0x10, 0x00);
 80026d6:	2100      	movs	r1, #0
 80026d8:	2010      	movs	r0, #16
 80026da:	f7ff fe0b 	bl	80022f4 <writeReg>
  writeReg(0x11, 0x00);
 80026de:	2100      	movs	r1, #0
 80026e0:	2011      	movs	r0, #17
 80026e2:	f7ff fe07 	bl	80022f4 <writeReg>

  writeReg(0x24, 0x01);
 80026e6:	2101      	movs	r1, #1
 80026e8:	2024      	movs	r0, #36	@ 0x24
 80026ea:	f7ff fe03 	bl	80022f4 <writeReg>
  writeReg(0x25, 0xFF);
 80026ee:	21ff      	movs	r1, #255	@ 0xff
 80026f0:	2025      	movs	r0, #37	@ 0x25
 80026f2:	f7ff fdff 	bl	80022f4 <writeReg>
  writeReg(0x75, 0x00);
 80026f6:	2100      	movs	r1, #0
 80026f8:	2075      	movs	r0, #117	@ 0x75
 80026fa:	f7ff fdfb 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x01);
 80026fe:	2101      	movs	r1, #1
 8002700:	20ff      	movs	r0, #255	@ 0xff
 8002702:	f7ff fdf7 	bl	80022f4 <writeReg>
  writeReg(0x4E, 0x2C);
 8002706:	212c      	movs	r1, #44	@ 0x2c
 8002708:	204e      	movs	r0, #78	@ 0x4e
 800270a:	f7ff fdf3 	bl	80022f4 <writeReg>
  writeReg(0x48, 0x00);
 800270e:	2100      	movs	r1, #0
 8002710:	2048      	movs	r0, #72	@ 0x48
 8002712:	f7ff fdef 	bl	80022f4 <writeReg>
  writeReg(0x30, 0x20);
 8002716:	2120      	movs	r1, #32
 8002718:	2030      	movs	r0, #48	@ 0x30
 800271a:	f7ff fdeb 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x00);
 800271e:	2100      	movs	r1, #0
 8002720:	20ff      	movs	r0, #255	@ 0xff
 8002722:	f7ff fde7 	bl	80022f4 <writeReg>
  writeReg(0x30, 0x09);
 8002726:	2109      	movs	r1, #9
 8002728:	2030      	movs	r0, #48	@ 0x30
 800272a:	f7ff fde3 	bl	80022f4 <writeReg>
  writeReg(0x54, 0x00);
 800272e:	2100      	movs	r1, #0
 8002730:	2054      	movs	r0, #84	@ 0x54
 8002732:	f7ff fddf 	bl	80022f4 <writeReg>
  writeReg(0x31, 0x04);
 8002736:	2104      	movs	r1, #4
 8002738:	2031      	movs	r0, #49	@ 0x31
 800273a:	f7ff fddb 	bl	80022f4 <writeReg>
  writeReg(0x32, 0x03);
 800273e:	2103      	movs	r1, #3
 8002740:	2032      	movs	r0, #50	@ 0x32
 8002742:	f7ff fdd7 	bl	80022f4 <writeReg>
  writeReg(0x40, 0x83);
 8002746:	2183      	movs	r1, #131	@ 0x83
 8002748:	2040      	movs	r0, #64	@ 0x40
 800274a:	f7ff fdd3 	bl	80022f4 <writeReg>
  writeReg(0x46, 0x25);
 800274e:	2125      	movs	r1, #37	@ 0x25
 8002750:	2046      	movs	r0, #70	@ 0x46
 8002752:	f7ff fdcf 	bl	80022f4 <writeReg>
  writeReg(0x60, 0x00);
 8002756:	2100      	movs	r1, #0
 8002758:	2060      	movs	r0, #96	@ 0x60
 800275a:	f7ff fdcb 	bl	80022f4 <writeReg>
  writeReg(0x27, 0x00);
 800275e:	2100      	movs	r1, #0
 8002760:	2027      	movs	r0, #39	@ 0x27
 8002762:	f7ff fdc7 	bl	80022f4 <writeReg>
  writeReg(0x50, 0x06);
 8002766:	2106      	movs	r1, #6
 8002768:	2050      	movs	r0, #80	@ 0x50
 800276a:	f7ff fdc3 	bl	80022f4 <writeReg>
  writeReg(0x51, 0x00);
 800276e:	2100      	movs	r1, #0
 8002770:	2051      	movs	r0, #81	@ 0x51
 8002772:	f7ff fdbf 	bl	80022f4 <writeReg>
  writeReg(0x52, 0x96);
 8002776:	2196      	movs	r1, #150	@ 0x96
 8002778:	2052      	movs	r0, #82	@ 0x52
 800277a:	f7ff fdbb 	bl	80022f4 <writeReg>
  writeReg(0x56, 0x08);
 800277e:	2108      	movs	r1, #8
 8002780:	2056      	movs	r0, #86	@ 0x56
 8002782:	f7ff fdb7 	bl	80022f4 <writeReg>
  writeReg(0x57, 0x30);
 8002786:	2130      	movs	r1, #48	@ 0x30
 8002788:	2057      	movs	r0, #87	@ 0x57
 800278a:	f7ff fdb3 	bl	80022f4 <writeReg>
  writeReg(0x61, 0x00);
 800278e:	2100      	movs	r1, #0
 8002790:	2061      	movs	r0, #97	@ 0x61
 8002792:	f7ff fdaf 	bl	80022f4 <writeReg>
  writeReg(0x62, 0x00);
 8002796:	2100      	movs	r1, #0
 8002798:	2062      	movs	r0, #98	@ 0x62
 800279a:	f7ff fdab 	bl	80022f4 <writeReg>
  writeReg(0x64, 0x00);
 800279e:	2100      	movs	r1, #0
 80027a0:	2064      	movs	r0, #100	@ 0x64
 80027a2:	f7ff fda7 	bl	80022f4 <writeReg>
  writeReg(0x65, 0x00);
 80027a6:	2100      	movs	r1, #0
 80027a8:	2065      	movs	r0, #101	@ 0x65
 80027aa:	f7ff fda3 	bl	80022f4 <writeReg>
  writeReg(0x66, 0xA0);
 80027ae:	21a0      	movs	r1, #160	@ 0xa0
 80027b0:	2066      	movs	r0, #102	@ 0x66
 80027b2:	f7ff fd9f 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x01);
 80027b6:	2101      	movs	r1, #1
 80027b8:	20ff      	movs	r0, #255	@ 0xff
 80027ba:	f7ff fd9b 	bl	80022f4 <writeReg>
  writeReg(0x22, 0x32);
 80027be:	2132      	movs	r1, #50	@ 0x32
 80027c0:	2022      	movs	r0, #34	@ 0x22
 80027c2:	f7ff fd97 	bl	80022f4 <writeReg>
  writeReg(0x47, 0x14);
 80027c6:	2114      	movs	r1, #20
 80027c8:	2047      	movs	r0, #71	@ 0x47
 80027ca:	f7ff fd93 	bl	80022f4 <writeReg>
  writeReg(0x49, 0xFF);
 80027ce:	21ff      	movs	r1, #255	@ 0xff
 80027d0:	2049      	movs	r0, #73	@ 0x49
 80027d2:	f7ff fd8f 	bl	80022f4 <writeReg>
  writeReg(0x4A, 0x00);
 80027d6:	2100      	movs	r1, #0
 80027d8:	204a      	movs	r0, #74	@ 0x4a
 80027da:	f7ff fd8b 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x00);
 80027de:	2100      	movs	r1, #0
 80027e0:	20ff      	movs	r0, #255	@ 0xff
 80027e2:	f7ff fd87 	bl	80022f4 <writeReg>
  writeReg(0x7A, 0x0A);
 80027e6:	210a      	movs	r1, #10
 80027e8:	207a      	movs	r0, #122	@ 0x7a
 80027ea:	f7ff fd83 	bl	80022f4 <writeReg>
  writeReg(0x7B, 0x00);
 80027ee:	2100      	movs	r1, #0
 80027f0:	207b      	movs	r0, #123	@ 0x7b
 80027f2:	f7ff fd7f 	bl	80022f4 <writeReg>
  writeReg(0x78, 0x21);
 80027f6:	2121      	movs	r1, #33	@ 0x21
 80027f8:	2078      	movs	r0, #120	@ 0x78
 80027fa:	f7ff fd7b 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x01);
 80027fe:	2101      	movs	r1, #1
 8002800:	20ff      	movs	r0, #255	@ 0xff
 8002802:	f7ff fd77 	bl	80022f4 <writeReg>
  writeReg(0x23, 0x34);
 8002806:	2134      	movs	r1, #52	@ 0x34
 8002808:	2023      	movs	r0, #35	@ 0x23
 800280a:	f7ff fd73 	bl	80022f4 <writeReg>
  writeReg(0x42, 0x00);
 800280e:	2100      	movs	r1, #0
 8002810:	2042      	movs	r0, #66	@ 0x42
 8002812:	f7ff fd6f 	bl	80022f4 <writeReg>
  writeReg(0x44, 0xFF);
 8002816:	21ff      	movs	r1, #255	@ 0xff
 8002818:	2044      	movs	r0, #68	@ 0x44
 800281a:	f7ff fd6b 	bl	80022f4 <writeReg>
  writeReg(0x45, 0x26);
 800281e:	2126      	movs	r1, #38	@ 0x26
 8002820:	2045      	movs	r0, #69	@ 0x45
 8002822:	f7ff fd67 	bl	80022f4 <writeReg>
  writeReg(0x46, 0x05);
 8002826:	2105      	movs	r1, #5
 8002828:	2046      	movs	r0, #70	@ 0x46
 800282a:	f7ff fd63 	bl	80022f4 <writeReg>
  writeReg(0x40, 0x40);
 800282e:	2140      	movs	r1, #64	@ 0x40
 8002830:	2040      	movs	r0, #64	@ 0x40
 8002832:	f7ff fd5f 	bl	80022f4 <writeReg>
  writeReg(0x0E, 0x06);
 8002836:	2106      	movs	r1, #6
 8002838:	200e      	movs	r0, #14
 800283a:	f7ff fd5b 	bl	80022f4 <writeReg>
  writeReg(0x20, 0x1A);
 800283e:	211a      	movs	r1, #26
 8002840:	2020      	movs	r0, #32
 8002842:	f7ff fd57 	bl	80022f4 <writeReg>
  writeReg(0x43, 0x40);
 8002846:	2140      	movs	r1, #64	@ 0x40
 8002848:	2043      	movs	r0, #67	@ 0x43
 800284a:	f7ff fd53 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x00);
 800284e:	2100      	movs	r1, #0
 8002850:	20ff      	movs	r0, #255	@ 0xff
 8002852:	f7ff fd4f 	bl	80022f4 <writeReg>
  writeReg(0x34, 0x03);
 8002856:	2103      	movs	r1, #3
 8002858:	2034      	movs	r0, #52	@ 0x34
 800285a:	f7ff fd4b 	bl	80022f4 <writeReg>
  writeReg(0x35, 0x44);
 800285e:	2144      	movs	r1, #68	@ 0x44
 8002860:	2035      	movs	r0, #53	@ 0x35
 8002862:	f7ff fd47 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x01);
 8002866:	2101      	movs	r1, #1
 8002868:	20ff      	movs	r0, #255	@ 0xff
 800286a:	f7ff fd43 	bl	80022f4 <writeReg>
  writeReg(0x31, 0x04);
 800286e:	2104      	movs	r1, #4
 8002870:	2031      	movs	r0, #49	@ 0x31
 8002872:	f7ff fd3f 	bl	80022f4 <writeReg>
  writeReg(0x4B, 0x09);
 8002876:	2109      	movs	r1, #9
 8002878:	204b      	movs	r0, #75	@ 0x4b
 800287a:	f7ff fd3b 	bl	80022f4 <writeReg>
  writeReg(0x4C, 0x05);
 800287e:	2105      	movs	r1, #5
 8002880:	204c      	movs	r0, #76	@ 0x4c
 8002882:	f7ff fd37 	bl	80022f4 <writeReg>
  writeReg(0x4D, 0x04);
 8002886:	2104      	movs	r1, #4
 8002888:	204d      	movs	r0, #77	@ 0x4d
 800288a:	f7ff fd33 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x00);
 800288e:	2100      	movs	r1, #0
 8002890:	20ff      	movs	r0, #255	@ 0xff
 8002892:	f7ff fd2f 	bl	80022f4 <writeReg>
  writeReg(0x44, 0x00);
 8002896:	2100      	movs	r1, #0
 8002898:	2044      	movs	r0, #68	@ 0x44
 800289a:	f7ff fd2b 	bl	80022f4 <writeReg>
  writeReg(0x45, 0x20);
 800289e:	2120      	movs	r1, #32
 80028a0:	2045      	movs	r0, #69	@ 0x45
 80028a2:	f7ff fd27 	bl	80022f4 <writeReg>
  writeReg(0x47, 0x08);
 80028a6:	2108      	movs	r1, #8
 80028a8:	2047      	movs	r0, #71	@ 0x47
 80028aa:	f7ff fd23 	bl	80022f4 <writeReg>
  writeReg(0x48, 0x28);
 80028ae:	2128      	movs	r1, #40	@ 0x28
 80028b0:	2048      	movs	r0, #72	@ 0x48
 80028b2:	f7ff fd1f 	bl	80022f4 <writeReg>
  writeReg(0x67, 0x00);
 80028b6:	2100      	movs	r1, #0
 80028b8:	2067      	movs	r0, #103	@ 0x67
 80028ba:	f7ff fd1b 	bl	80022f4 <writeReg>
  writeReg(0x70, 0x04);
 80028be:	2104      	movs	r1, #4
 80028c0:	2070      	movs	r0, #112	@ 0x70
 80028c2:	f7ff fd17 	bl	80022f4 <writeReg>
  writeReg(0x71, 0x01);
 80028c6:	2101      	movs	r1, #1
 80028c8:	2071      	movs	r0, #113	@ 0x71
 80028ca:	f7ff fd13 	bl	80022f4 <writeReg>
  writeReg(0x72, 0xFE);
 80028ce:	21fe      	movs	r1, #254	@ 0xfe
 80028d0:	2072      	movs	r0, #114	@ 0x72
 80028d2:	f7ff fd0f 	bl	80022f4 <writeReg>
  writeReg(0x76, 0x00);
 80028d6:	2100      	movs	r1, #0
 80028d8:	2076      	movs	r0, #118	@ 0x76
 80028da:	f7ff fd0b 	bl	80022f4 <writeReg>
  writeReg(0x77, 0x00);
 80028de:	2100      	movs	r1, #0
 80028e0:	2077      	movs	r0, #119	@ 0x77
 80028e2:	f7ff fd07 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x01);
 80028e6:	2101      	movs	r1, #1
 80028e8:	20ff      	movs	r0, #255	@ 0xff
 80028ea:	f7ff fd03 	bl	80022f4 <writeReg>
  writeReg(0x0D, 0x01);
 80028ee:	2101      	movs	r1, #1
 80028f0:	200d      	movs	r0, #13
 80028f2:	f7ff fcff 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x00);
 80028f6:	2100      	movs	r1, #0
 80028f8:	20ff      	movs	r0, #255	@ 0xff
 80028fa:	f7ff fcfb 	bl	80022f4 <writeReg>
  writeReg(0x80, 0x01);
 80028fe:	2101      	movs	r1, #1
 8002900:	2080      	movs	r0, #128	@ 0x80
 8002902:	f7ff fcf7 	bl	80022f4 <writeReg>
  writeReg(0x01, 0xF8);
 8002906:	21f8      	movs	r1, #248	@ 0xf8
 8002908:	2001      	movs	r0, #1
 800290a:	f7ff fcf3 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x01);
 800290e:	2101      	movs	r1, #1
 8002910:	20ff      	movs	r0, #255	@ 0xff
 8002912:	f7ff fcef 	bl	80022f4 <writeReg>
  writeReg(0x8E, 0x01);
 8002916:	2101      	movs	r1, #1
 8002918:	208e      	movs	r0, #142	@ 0x8e
 800291a:	f7ff fceb 	bl	80022f4 <writeReg>
  writeReg(0x00, 0x01);
 800291e:	2101      	movs	r1, #1
 8002920:	2000      	movs	r0, #0
 8002922:	f7ff fce7 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x00);
 8002926:	2100      	movs	r1, #0
 8002928:	20ff      	movs	r0, #255	@ 0xff
 800292a:	f7ff fce3 	bl	80022f4 <writeReg>
  writeReg(0x80, 0x00);
 800292e:	2100      	movs	r1, #0
 8002930:	2080      	movs	r0, #128	@ 0x80
 8002932:	f7ff fcdf 	bl	80022f4 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8002936:	2104      	movs	r1, #4
 8002938:	200a      	movs	r0, #10
 800293a:	f7ff fcdb 	bl	80022f4 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 800293e:	2084      	movs	r0, #132	@ 0x84
 8002940:	f7ff fd2c 	bl	800239c <readReg>
 8002944:	4603      	mov	r3, r0
 8002946:	f023 0310 	bic.w	r3, r3, #16
 800294a:	b2db      	uxtb	r3, r3
 800294c:	4619      	mov	r1, r3
 800294e:	2084      	movs	r0, #132	@ 0x84
 8002950:	f7ff fcd0 	bl	80022f4 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002954:	2101      	movs	r1, #1
 8002956:	200b      	movs	r0, #11
 8002958:	f7ff fccc 	bl	80022f4 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 800295c:	f000 f904 	bl	8002b68 <getMeasurementTimingBudget>
 8002960:	4603      	mov	r3, r0
 8002962:	4a19      	ldr	r2, [pc, #100]	@ (80029c8 <initVL53L0X+0x4cc>)
 8002964:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002966:	21e8      	movs	r1, #232	@ 0xe8
 8002968:	2001      	movs	r0, #1
 800296a:	f7ff fcc3 	bl	80022f4 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 800296e:	4b16      	ldr	r3, [pc, #88]	@ (80029c8 <initVL53L0X+0x4cc>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f000 f860 	bl	8002a38 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8002978:	2101      	movs	r1, #1
 800297a:	2001      	movs	r0, #1
 800297c:	f7ff fcba 	bl	80022f4 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8002980:	2040      	movs	r0, #64	@ 0x40
 8002982:	f000 fc07 	bl	8003194 <performSingleRefCalibration>
 8002986:	4603      	mov	r3, r0
 8002988:	f083 0301 	eor.w	r3, r3, #1
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <initVL53L0X+0x49a>
 8002992:	2300      	movs	r3, #0
 8002994:	e013      	b.n	80029be <initVL53L0X+0x4c2>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8002996:	2102      	movs	r1, #2
 8002998:	2001      	movs	r0, #1
 800299a:	f7ff fcab 	bl	80022f4 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 800299e:	2000      	movs	r0, #0
 80029a0:	f000 fbf8 	bl	8003194 <performSingleRefCalibration>
 80029a4:	4603      	mov	r3, r0
 80029a6:	f083 0301 	eor.w	r3, r3, #1
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <initVL53L0X+0x4b8>
 80029b0:	2300      	movs	r3, #0
 80029b2:	e004      	b.n	80029be <initVL53L0X+0x4c2>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 80029b4:	21e8      	movs	r1, #232	@ 0xe8
 80029b6:	2001      	movs	r0, #1
 80029b8:	f7ff fc9c 	bl	80022f4 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 80029bc:	2301      	movs	r3, #1
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3718      	adds	r7, #24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000b8c 	.word	0x20000b8c
 80029cc:	00000000 	.word	0x00000000

080029d0 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 80029d8:	f04f 0100 	mov.w	r1, #0
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7fe fb6f 	bl	80010c0 <__aeabi_fcmplt>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10a      	bne.n	80029fe <setSignalRateLimit+0x2e>
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7fd fd1d 	bl	8000428 <__aeabi_f2d>
 80029ee:	a310      	add	r3, pc, #64	@ (adr r3, 8002a30 <setSignalRateLimit+0x60>)
 80029f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f4:	f7fe f800 	bl	80009f8 <__aeabi_dcmpgt>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <setSignalRateLimit+0x32>
 80029fe:	2300      	movs	r3, #0
 8002a00:	e00f      	b.n	8002a22 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8002a02:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7fe f9bc 	bl	8000d84 <__aeabi_fmul>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fe fb7e 	bl	8001110 <__aeabi_f2uiz>
 8002a14:	4603      	mov	r3, r0
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	4619      	mov	r1, r3
 8002a1a:	2044      	movs	r0, #68	@ 0x44
 8002a1c:	f7ff fc94 	bl	8002348 <writeReg16Bit>
  return true;
 8002a20:	2301      	movs	r3, #1
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	f3af 8000 	nop.w
 8002a30:	0a3d70a4 	.word	0x0a3d70a4
 8002a34:	407fffd7 	.word	0x407fffd7

08002a38 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b092      	sub	sp, #72	@ 0x48
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8002a40:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8002a44:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8002a48:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002a4c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8002a4e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002a52:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8002a54:	f240 234e 	movw	r3, #590	@ 0x24e
 8002a58:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8002a5a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8002a5e:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8002a60:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002a64:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8002a66:	f240 2326 	movw	r3, #550	@ 0x226
 8002a6a:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8002a6c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002a70:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d201      	bcs.n	8002a7e <setMeasurementTimingBudget+0x46>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	e06e      	b.n	8002b5c <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8002a7e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002a82:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002a84:	4413      	add	r3, r2
 8002a86:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8002a88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f000 fa5f 	bl	8002f50 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8002a92:	f107 020c 	add.w	r2, r7, #12
 8002a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f000 fa89 	bl	8002fb4 <getSequenceStepTimeouts>

  if (enables.tcc)
 8002aa2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d005      	beq.n	8002ab6 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002aae:	4413      	add	r3, r2
 8002ab0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ab2:	4413      	add	r3, r2
 8002ab4:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 8002ab6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002ac2:	4413      	add	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ac8:	4413      	add	r3, r2
 8002aca:	647b      	str	r3, [r7, #68]	@ 0x44
 8002acc:	e009      	b.n	8002ae2 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8002ace:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d005      	beq.n	8002ae2 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002ada:	4413      	add	r3, r2
 8002adc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ade:	4413      	add	r3, r2
 8002ae0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8002ae2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d005      	beq.n	8002af6 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002aea:	69fa      	ldr	r2, [r7, #28]
 8002aec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002aee:	4413      	add	r3, r2
 8002af0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002af2:	4413      	add	r3, r2
 8002af4:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8002af6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d02d      	beq.n	8002b5a <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8002afe:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002b00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b02:	4413      	add	r3, r2
 8002b04:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8002b06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d901      	bls.n	8002b12 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e024      	b.n	8002b5c <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8002b1a:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	4619      	mov	r1, r3
 8002b20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002b22:	f000 fb11 	bl	8003148 <timeoutMicrosecondsToMclks>
 8002b26:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8002b28:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8002b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8002b34:	8a7a      	ldrh	r2, [r7, #18]
 8002b36:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8002b40:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 faad 	bl	80030a4 <encodeTimeout>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	2071      	movs	r0, #113	@ 0x71
 8002b50:	f7ff fbfa 	bl	8002348 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8002b54:	4a03      	ldr	r2, [pc, #12]	@ (8002b64 <setMeasurementTimingBudget+0x12c>)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6013      	str	r3, [r2, #0]
  }
  return true;
 8002b5a:	2301      	movs	r3, #1
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3748      	adds	r7, #72	@ 0x48
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	20000b8c 	.word	0x20000b8c

08002b68 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b08c      	sub	sp, #48	@ 0x30
 8002b6c:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8002b6e:	f240 7376 	movw	r3, #1910	@ 0x776
 8002b72:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8002b74:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002b78:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8002b7a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002b7e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8002b80:	f240 234e 	movw	r3, #590	@ 0x24e
 8002b84:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 8002b86:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8002b8a:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8002b8c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002b90:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8002b92:	f240 2326 	movw	r3, #550	@ 0x226
 8002b96:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8002b98:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002b9a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002b9c:	4413      	add	r3, r2
 8002b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8002ba0:	f107 0318 	add.w	r3, r7, #24
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 f9d3 	bl	8002f50 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8002baa:	463a      	mov	r2, r7
 8002bac:	f107 0318 	add.w	r3, r7, #24
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 f9fe 	bl	8002fb4 <getSequenceStepTimeouts>

  if (enables.tcc)
 8002bb8:	7e3b      	ldrb	r3, [r7, #24]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d005      	beq.n	8002bca <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002bc2:	4413      	add	r3, r2
 8002bc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bc6:	4413      	add	r3, r2
 8002bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 8002bca:	7ebb      	ldrb	r3, [r7, #26]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d007      	beq.n	8002be0 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002bd4:	4413      	add	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bda:	4413      	add	r3, r2
 8002bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bde:	e008      	b.n	8002bf2 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8002be0:	7e7b      	ldrb	r3, [r7, #25]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d005      	beq.n	8002bf2 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002bea:	4413      	add	r3, r2
 8002bec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bee:	4413      	add	r3, r2
 8002bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8002bf2:	7efb      	ldrb	r3, [r7, #27]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d005      	beq.n	8002c04 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	8c3b      	ldrh	r3, [r7, #32]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c00:	4413      	add	r3, r2
 8002c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8002c04:	7f3b      	ldrb	r3, [r7, #28]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d005      	beq.n	8002c16 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	8bfb      	ldrh	r3, [r7, #30]
 8002c0e:	4413      	add	r3, r2
 8002c10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c12:	4413      	add	r3, r2
 8002c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8002c16:	4a04      	ldr	r2, [pc, #16]	@ (8002c28 <getMeasurementTimingBudget+0xc0>)
 8002c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c1a:	6013      	str	r3, [r2, #0]
  return budget_us;
 8002c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3730      	adds	r7, #48	@ 0x30
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000b8c 	.word	0x20000b8c

08002c2c <getVcselPulsePeriod>:
}

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d108      	bne.n	8002c4e <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8002c3c:	2050      	movs	r0, #80	@ 0x50
 8002c3e:	f7ff fbad 	bl	800239c <readReg>
 8002c42:	4603      	mov	r3, r0
 8002c44:	3301      	adds	r3, #1
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	e00c      	b.n	8002c68 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d108      	bne.n	8002c66 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8002c54:	2070      	movs	r0, #112	@ 0x70
 8002c56:	f7ff fba1 	bl	800239c <readReg>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	e000      	b.n	8002c68 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8002c66:	23ff      	movs	r3, #255	@ 0xff
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8002c78:	f002 fdf4 	bl	8005864 <HAL_GetTick>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	4b35      	ldr	r3, [pc, #212]	@ (8002d58 <readRangeContinuousMillimeters+0xe8>)
 8002c82:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8002c84:	e015      	b.n	8002cb2 <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8002c86:	4b35      	ldr	r3, [pc, #212]	@ (8002d5c <readRangeContinuousMillimeters+0xec>)
 8002c88:	881b      	ldrh	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d011      	beq.n	8002cb2 <readRangeContinuousMillimeters+0x42>
 8002c8e:	f002 fde9 	bl	8005864 <HAL_GetTick>
 8002c92:	4603      	mov	r3, r0
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	461a      	mov	r2, r3
 8002c98:	4b2f      	ldr	r3, [pc, #188]	@ (8002d58 <readRangeContinuousMillimeters+0xe8>)
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d5c <readRangeContinuousMillimeters+0xec>)
 8002ca0:	8812      	ldrh	r2, [r2, #0]
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	dd05      	ble.n	8002cb2 <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 8002ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8002d60 <readRangeContinuousMillimeters+0xf0>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
      return 65535;
 8002cac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002cb0:	e04e      	b.n	8002d50 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8002cb2:	2013      	movs	r0, #19
 8002cb4:	f7ff fb72 	bl	800239c <readReg>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	f003 0307 	and.w	r3, r3, #7
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d0e1      	beq.n	8002c86 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d105      	bne.n	8002cd4 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8002cc8:	201e      	movs	r0, #30
 8002cca:	f7ff fb93 	bl	80023f4 <readReg16Bit>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	82fb      	strh	r3, [r7, #22]
 8002cd2:	e038      	b.n	8002d46 <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 8002cd4:	f107 0308 	add.w	r3, r7, #8
 8002cd8:	220c      	movs	r2, #12
 8002cda:	4619      	mov	r1, r3
 8002cdc:	2014      	movs	r0, #20
 8002cde:	f7ff fbe3 	bl	80024a8 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 8002ce2:	7a3b      	ldrb	r3, [r7, #8]
 8002ce4:	08db      	lsrs	r3, r3, #3
 8002ce6:	b2da      	uxtb	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8002cec:	7abb      	ldrb	r3, [r7, #10]
 8002cee:	b21b      	sxth	r3, r3
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b21a      	sxth	r2, r3
 8002cf4:	7afb      	ldrb	r3, [r7, #11]
 8002cf6:	b21b      	sxth	r3, r3
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	b21b      	sxth	r3, r3
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8002d02:	7bbb      	ldrb	r3, [r7, #14]
 8002d04:	b21b      	sxth	r3, r3
 8002d06:	021b      	lsls	r3, r3, #8
 8002d08:	b21a      	sxth	r2, r3
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
 8002d0c:	b21b      	sxth	r3, r3
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	b21b      	sxth	r3, r3
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8002d18:	7c3b      	ldrb	r3, [r7, #16]
 8002d1a:	b21b      	sxth	r3, r3
 8002d1c:	021b      	lsls	r3, r3, #8
 8002d1e:	b21a      	sxth	r2, r3
 8002d20:	7c7b      	ldrb	r3, [r7, #17]
 8002d22:	b21b      	sxth	r3, r3
 8002d24:	4313      	orrs	r3, r2
 8002d26:	b21b      	sxth	r3, r3
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8002d2e:	7cbb      	ldrb	r3, [r7, #18]
 8002d30:	b21b      	sxth	r3, r3
 8002d32:	021b      	lsls	r3, r3, #8
 8002d34:	b21a      	sxth	r2, r3
 8002d36:	7cfb      	ldrb	r3, [r7, #19]
 8002d38:	b21b      	sxth	r3, r3
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	b21b      	sxth	r3, r3
 8002d3e:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	8afa      	ldrh	r2, [r7, #22]
 8002d44:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002d46:	2101      	movs	r1, #1
 8002d48:	200b      	movs	r0, #11
 8002d4a:	f7ff fad3 	bl	80022f4 <writeReg>
  return temp;
 8002d4e:	8afb      	ldrh	r3, [r7, #22]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	20000b86 	.word	0x20000b86
 8002d5c:	20000038 	.word	0x20000038
 8002d60:	20000b84 	.word	0x20000b84

08002d64 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	2080      	movs	r0, #128	@ 0x80
 8002d70:	f7ff fac0 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x01);
 8002d74:	2101      	movs	r1, #1
 8002d76:	20ff      	movs	r0, #255	@ 0xff
 8002d78:	f7ff fabc 	bl	80022f4 <writeReg>
  writeReg(0x00, 0x00);
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	2000      	movs	r0, #0
 8002d80:	f7ff fab8 	bl	80022f4 <writeReg>
  writeReg(0x91, g_stopVariable);
 8002d84:	4b21      	ldr	r3, [pc, #132]	@ (8002e0c <readRangeSingleMillimeters+0xa8>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	2091      	movs	r0, #145	@ 0x91
 8002d8c:	f7ff fab2 	bl	80022f4 <writeReg>
  writeReg(0x00, 0x01);
 8002d90:	2101      	movs	r1, #1
 8002d92:	2000      	movs	r0, #0
 8002d94:	f7ff faae 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x00);
 8002d98:	2100      	movs	r1, #0
 8002d9a:	20ff      	movs	r0, #255	@ 0xff
 8002d9c:	f7ff faaa 	bl	80022f4 <writeReg>
  writeReg(0x80, 0x00);
 8002da0:	2100      	movs	r1, #0
 8002da2:	2080      	movs	r0, #128	@ 0x80
 8002da4:	f7ff faa6 	bl	80022f4 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 8002da8:	2101      	movs	r1, #1
 8002daa:	2000      	movs	r0, #0
 8002dac:	f7ff faa2 	bl	80022f4 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 8002db0:	f002 fd58 	bl	8005864 <HAL_GetTick>
 8002db4:	4603      	mov	r3, r0
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	4b15      	ldr	r3, [pc, #84]	@ (8002e10 <readRangeSingleMillimeters+0xac>)
 8002dba:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 8002dbc:	e015      	b.n	8002dea <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 8002dbe:	4b15      	ldr	r3, [pc, #84]	@ (8002e14 <readRangeSingleMillimeters+0xb0>)
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d011      	beq.n	8002dea <readRangeSingleMillimeters+0x86>
 8002dc6:	f002 fd4d 	bl	8005864 <HAL_GetTick>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	461a      	mov	r2, r3
 8002dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e10 <readRangeSingleMillimeters+0xac>)
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e14 <readRangeSingleMillimeters+0xb0>)
 8002dd8:	8812      	ldrh	r2, [r2, #0]
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	dd05      	ble.n	8002dea <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 8002dde:	4b0e      	ldr	r3, [pc, #56]	@ (8002e18 <readRangeSingleMillimeters+0xb4>)
 8002de0:	2201      	movs	r2, #1
 8002de2:	701a      	strb	r2, [r3, #0]
      return 65535;
 8002de4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002de8:	e00b      	b.n	8002e02 <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 8002dea:	2000      	movs	r0, #0
 8002dec:	f7ff fad6 	bl	800239c <readReg>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1e1      	bne.n	8002dbe <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff ff38 	bl	8002c70 <readRangeContinuousMillimeters>
 8002e00:	4603      	mov	r3, r0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000b88 	.word	0x20000b88
 8002e10:	20000b86 	.word	0x20000b86
 8002e14:	20000038 	.word	0x20000038
 8002e18:	20000b84 	.word	0x20000b84

08002e1c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8002e26:	2101      	movs	r1, #1
 8002e28:	2080      	movs	r0, #128	@ 0x80
 8002e2a:	f7ff fa63 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x01);
 8002e2e:	2101      	movs	r1, #1
 8002e30:	20ff      	movs	r0, #255	@ 0xff
 8002e32:	f7ff fa5f 	bl	80022f4 <writeReg>
  writeReg(0x00, 0x00);
 8002e36:	2100      	movs	r1, #0
 8002e38:	2000      	movs	r0, #0
 8002e3a:	f7ff fa5b 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x06);
 8002e3e:	2106      	movs	r1, #6
 8002e40:	20ff      	movs	r0, #255	@ 0xff
 8002e42:	f7ff fa57 	bl	80022f4 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8002e46:	2083      	movs	r0, #131	@ 0x83
 8002e48:	f7ff faa8 	bl	800239c <readReg>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	f043 0304 	orr.w	r3, r3, #4
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	4619      	mov	r1, r3
 8002e56:	2083      	movs	r0, #131	@ 0x83
 8002e58:	f7ff fa4c 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x07);
 8002e5c:	2107      	movs	r1, #7
 8002e5e:	20ff      	movs	r0, #255	@ 0xff
 8002e60:	f7ff fa48 	bl	80022f4 <writeReg>
  writeReg(0x81, 0x01);
 8002e64:	2101      	movs	r1, #1
 8002e66:	2081      	movs	r0, #129	@ 0x81
 8002e68:	f7ff fa44 	bl	80022f4 <writeReg>

  writeReg(0x80, 0x01);
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	2080      	movs	r0, #128	@ 0x80
 8002e70:	f7ff fa40 	bl	80022f4 <writeReg>

  writeReg(0x94, 0x6b);
 8002e74:	216b      	movs	r1, #107	@ 0x6b
 8002e76:	2094      	movs	r0, #148	@ 0x94
 8002e78:	f7ff fa3c 	bl	80022f4 <writeReg>
  writeReg(0x83, 0x00);
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	2083      	movs	r0, #131	@ 0x83
 8002e80:	f7ff fa38 	bl	80022f4 <writeReg>
  startTimeout();
 8002e84:	f002 fcee 	bl	8005864 <HAL_GetTick>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002f48 <getSpadInfo+0x12c>)
 8002e8e:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8002e90:	e011      	b.n	8002eb6 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8002e92:	4b2e      	ldr	r3, [pc, #184]	@ (8002f4c <getSpadInfo+0x130>)
 8002e94:	881b      	ldrh	r3, [r3, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00d      	beq.n	8002eb6 <getSpadInfo+0x9a>
 8002e9a:	f002 fce3 	bl	8005864 <HAL_GetTick>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	4b28      	ldr	r3, [pc, #160]	@ (8002f48 <getSpadInfo+0x12c>)
 8002ea6:	881b      	ldrh	r3, [r3, #0]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	4a28      	ldr	r2, [pc, #160]	@ (8002f4c <getSpadInfo+0x130>)
 8002eac:	8812      	ldrh	r2, [r2, #0]
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	dd01      	ble.n	8002eb6 <getSpadInfo+0x9a>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	e044      	b.n	8002f40 <getSpadInfo+0x124>
  while (readReg(0x83) == 0x00)
 8002eb6:	2083      	movs	r0, #131	@ 0x83
 8002eb8:	f7ff fa70 	bl	800239c <readReg>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0e7      	beq.n	8002e92 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	2083      	movs	r0, #131	@ 0x83
 8002ec6:	f7ff fa15 	bl	80022f4 <writeReg>
  tmp = readReg(0x92);
 8002eca:	2092      	movs	r0, #146	@ 0x92
 8002ecc:	f7ff fa66 	bl	800239c <readReg>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
 8002ed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8002ee0:	7bfb      	ldrb	r3, [r7, #15]
 8002ee2:	09db      	lsrs	r3, r3, #7
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	bf14      	ite	ne
 8002eee:	2301      	movne	r3, #1
 8002ef0:	2300      	moveq	r3, #0
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8002ef8:	2100      	movs	r1, #0
 8002efa:	2081      	movs	r0, #129	@ 0x81
 8002efc:	f7ff f9fa 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x06);
 8002f00:	2106      	movs	r1, #6
 8002f02:	20ff      	movs	r0, #255	@ 0xff
 8002f04:	f7ff f9f6 	bl	80022f4 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8002f08:	2083      	movs	r0, #131	@ 0x83
 8002f0a:	f7ff fa47 	bl	800239c <readReg>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	f023 0304 	bic.w	r3, r3, #4
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	4619      	mov	r1, r3
 8002f18:	2083      	movs	r0, #131	@ 0x83
 8002f1a:	f7ff f9eb 	bl	80022f4 <writeReg>
  writeReg(0xFF, 0x01);
 8002f1e:	2101      	movs	r1, #1
 8002f20:	20ff      	movs	r0, #255	@ 0xff
 8002f22:	f7ff f9e7 	bl	80022f4 <writeReg>
  writeReg(0x00, 0x01);
 8002f26:	2101      	movs	r1, #1
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f7ff f9e3 	bl	80022f4 <writeReg>

  writeReg(0xFF, 0x00);
 8002f2e:	2100      	movs	r1, #0
 8002f30:	20ff      	movs	r0, #255	@ 0xff
 8002f32:	f7ff f9df 	bl	80022f4 <writeReg>
  writeReg(0x80, 0x00);
 8002f36:	2100      	movs	r1, #0
 8002f38:	2080      	movs	r0, #128	@ 0x80
 8002f3a:	f7ff f9db 	bl	80022f4 <writeReg>

  return true;
 8002f3e:	2301      	movs	r3, #1
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20000b86 	.word	0x20000b86
 8002f4c:	20000038 	.word	0x20000038

08002f50 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8002f58:	2001      	movs	r0, #1
 8002f5a:	f7ff fa1f 	bl	800239c <readReg>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8002f72:	7bfb      	ldrb	r3, [r7, #15]
 8002f74:	08db      	lsrs	r3, r3, #3
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	b2da      	uxtb	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	b2da      	uxtb	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
 8002f94:	099b      	lsrs	r3, r3, #6
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
 8002fa4:	09db      	lsrs	r3, r3, #7
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	711a      	strb	r2, [r3, #4]
}
 8002fac:	bf00      	nop
 8002fae:	3710      	adds	r7, #16
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8002fbe:	2000      	movs	r0, #0
 8002fc0:	f7ff fe34 	bl	8002c2c <getVcselPulsePeriod>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8002fcc:	2046      	movs	r0, #70	@ 0x46
 8002fce:	f7ff f9e5 	bl	800239c <readReg>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4610      	mov	r0, r2
 8002fea:	f000 f885 	bl	80030f8 <timeoutMclksToMicroseconds>
 8002fee:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8002ff4:	2051      	movs	r0, #81	@ 0x51
 8002ff6:	f7ff f9fd 	bl	80023f4 <readReg16Bit>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 f83e 	bl	800307e <decodeTimeout>
 8003002:	4603      	mov	r3, r0
 8003004:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003012:	b2db      	uxtb	r3, r3
 8003014:	4619      	mov	r1, r3
 8003016:	4610      	mov	r0, r2
 8003018:	f000 f86e 	bl	80030f8 <timeoutMclksToMicroseconds>
 800301c:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8003022:	2001      	movs	r0, #1
 8003024:	f7ff fe02 	bl	8002c2c <getVcselPulsePeriod>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8003030:	2071      	movs	r0, #113	@ 0x71
 8003032:	f7ff f9df 	bl	80023f4 <readReg16Bit>
 8003036:	4603      	mov	r3, r0
 8003038:	4618      	mov	r0, r3
 800303a:	f000 f820 	bl	800307e <decodeTimeout>
 800303e:	4603      	mov	r3, r0
 8003040:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	78db      	ldrb	r3, [r3, #3]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d007      	beq.n	800305e <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	891a      	ldrh	r2, [r3, #8]
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	88db      	ldrh	r3, [r3, #6]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	b29a      	uxth	r2, r3
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8003066:	b2db      	uxtb	r3, r3
 8003068:	4619      	mov	r1, r3
 800306a:	4610      	mov	r0, r2
 800306c:	f000 f844 	bl	80030f8 <timeoutMclksToMicroseconds>
 8003070:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	615a      	str	r2, [r3, #20]
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	4603      	mov	r3, r0
 8003086:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8003088:	88fb      	ldrh	r3, [r7, #6]
 800308a:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800308c:	88fa      	ldrh	r2, [r7, #6]
 800308e:	0a12      	lsrs	r2, r2, #8
 8003090:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8003092:	4093      	lsls	r3, r2
 8003094:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8003096:	3301      	adds	r3, #1
 8003098:	b29b      	uxth	r3, r3
}
 800309a:	4618      	mov	r0, r3
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr

080030a4 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	4603      	mov	r3, r0
 80030ac:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80030b2:	2300      	movs	r3, #0
 80030b4:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80030b6:	88fb      	ldrh	r3, [r7, #6]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d016      	beq.n	80030ea <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80030bc:	88fb      	ldrh	r3, [r7, #6]
 80030be:	3b01      	subs	r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80030c2:	e005      	b.n	80030d0 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	085b      	lsrs	r3, r3, #1
 80030c8:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80030ca:	897b      	ldrh	r3, [r7, #10]
 80030cc:	3301      	adds	r3, #1
 80030ce:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2bff      	cmp	r3, #255	@ 0xff
 80030d4:	d8f6      	bhi.n	80030c4 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80030d6:	897b      	ldrh	r3, [r7, #10]
 80030d8:	021b      	lsls	r3, r3, #8
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	b29b      	uxth	r3, r3
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	4313      	orrs	r3, r2
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	e000      	b.n	80030ec <encodeTimeout+0x48>
  }
  else { return 0; }
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr
	...

080030f8 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	460a      	mov	r2, r1
 8003102:	80fb      	strh	r3, [r7, #6]
 8003104:	4613      	mov	r3, r2
 8003106:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003108:	797b      	ldrb	r3, [r7, #5]
 800310a:	4a0d      	ldr	r2, [pc, #52]	@ (8003140 <timeoutMclksToMicroseconds+0x48>)
 800310c:	fb02 f303 	mul.w	r3, r2, r3
 8003110:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003114:	4a0b      	ldr	r2, [pc, #44]	@ (8003144 <timeoutMclksToMicroseconds+0x4c>)
 8003116:	fba2 2303 	umull	r2, r3, r2, r3
 800311a:	099b      	lsrs	r3, r3, #6
 800311c:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800311e:	88fb      	ldrh	r3, [r7, #6]
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	fb03 f202 	mul.w	r2, r3, r2
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	085b      	lsrs	r3, r3, #1
 800312a:	4413      	add	r3, r2
 800312c:	4a05      	ldr	r2, [pc, #20]	@ (8003144 <timeoutMclksToMicroseconds+0x4c>)
 800312e:	fba2 2303 	umull	r2, r3, r2, r3
 8003132:	099b      	lsrs	r3, r3, #6
}
 8003134:	4618      	mov	r0, r3
 8003136:	3714      	adds	r7, #20
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	003a2f00 	.word	0x003a2f00
 8003144:	10624dd3 	.word	0x10624dd3

08003148 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	4a0d      	ldr	r2, [pc, #52]	@ (800318c <timeoutMicrosecondsToMclks+0x44>)
 8003158:	fb02 f303 	mul.w	r3, r2, r3
 800315c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003160:	4a0b      	ldr	r2, [pc, #44]	@ (8003190 <timeoutMicrosecondsToMclks+0x48>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	099b      	lsrs	r3, r3, #6
 8003168:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003170:	fb03 f202 	mul.w	r2, r3, r2
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	085b      	lsrs	r3, r3, #1
 8003178:	441a      	add	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8003180:	4618      	mov	r0, r3
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	003a2f00 	.word	0x003a2f00
 8003190:	10624dd3 	.word	0x10624dd3

08003194 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	f043 0301 	orr.w	r3, r3, #1
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	4619      	mov	r1, r3
 80031a8:	2000      	movs	r0, #0
 80031aa:	f7ff f8a3 	bl	80022f4 <writeReg>

  startTimeout();
 80031ae:	f002 fb59 	bl	8005864 <HAL_GetTick>
 80031b2:	4603      	mov	r3, r0
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	4b15      	ldr	r3, [pc, #84]	@ (800320c <performSingleRefCalibration+0x78>)
 80031b8:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80031ba:	e011      	b.n	80031e0 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 80031bc:	4b14      	ldr	r3, [pc, #80]	@ (8003210 <performSingleRefCalibration+0x7c>)
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00d      	beq.n	80031e0 <performSingleRefCalibration+0x4c>
 80031c4:	f002 fb4e 	bl	8005864 <HAL_GetTick>
 80031c8:	4603      	mov	r3, r0
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	461a      	mov	r2, r3
 80031ce:	4b0f      	ldr	r3, [pc, #60]	@ (800320c <performSingleRefCalibration+0x78>)
 80031d0:	881b      	ldrh	r3, [r3, #0]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	4a0e      	ldr	r2, [pc, #56]	@ (8003210 <performSingleRefCalibration+0x7c>)
 80031d6:	8812      	ldrh	r2, [r2, #0]
 80031d8:	4293      	cmp	r3, r2
 80031da:	dd01      	ble.n	80031e0 <performSingleRefCalibration+0x4c>
 80031dc:	2300      	movs	r3, #0
 80031de:	e010      	b.n	8003202 <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80031e0:	2013      	movs	r0, #19
 80031e2:	f7ff f8db 	bl	800239c <readReg>
 80031e6:	4603      	mov	r3, r0
 80031e8:	f003 0307 	and.w	r3, r3, #7
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0e5      	beq.n	80031bc <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80031f0:	2101      	movs	r1, #1
 80031f2:	200b      	movs	r0, #11
 80031f4:	f7ff f87e 	bl	80022f4 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 80031f8:	2100      	movs	r1, #0
 80031fa:	2000      	movs	r0, #0
 80031fc:	f7ff f87a 	bl	80022f4 <writeReg>

  return true;
 8003200:	2301      	movs	r3, #1
}
 8003202:	4618      	mov	r0, r3
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20000b86 	.word	0x20000b86
 8003210:	20000038 	.word	0x20000038
 8003214:	00000000 	.word	0x00000000

08003218 <Read_Voltage>:

extern ADC_HandleTypeDef hadc1;

uint16_t readValue;

float Read_Voltage(void){
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
	 HAL_ADC_PollForConversion(&hadc1,1000);
 800321c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003220:	4819      	ldr	r0, [pc, #100]	@ (8003288 <Read_Voltage+0x70>)
 8003222:	f002 fdb1 	bl	8005d88 <HAL_ADC_PollForConversion>
	 readValue = HAL_ADC_GetValue(&hadc1);
 8003226:	4818      	ldr	r0, [pc, #96]	@ (8003288 <Read_Voltage+0x70>)
 8003228:	f002 feb4 	bl	8005f94 <HAL_ADC_GetValue>
 800322c:	4603      	mov	r3, r0
 800322e:	b29a      	uxth	r2, r3
 8003230:	4b16      	ldr	r3, [pc, #88]	@ (800328c <Read_Voltage+0x74>)
 8003232:	801a      	strh	r2, [r3, #0]
	 return ((float)readValue * (11.67/2065)) + 0.36; //4095*16.5;
 8003234:	4b15      	ldr	r3, [pc, #84]	@ (800328c <Read_Voltage+0x74>)
 8003236:	881b      	ldrh	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f7fd fd4b 	bl	8000cd4 <__aeabi_ui2f>
 800323e:	4603      	mov	r3, r0
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd f8f1 	bl	8000428 <__aeabi_f2d>
 8003246:	a30c      	add	r3, pc, #48	@ (adr r3, 8003278 <Read_Voltage+0x60>)
 8003248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324c:	f7fd f944 	bl	80004d8 <__aeabi_dmul>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	a309      	add	r3, pc, #36	@ (adr r3, 8003280 <Read_Voltage+0x68>)
 800325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325e:	f7fc ff85 	bl	800016c <__adddf3>
 8003262:	4602      	mov	r2, r0
 8003264:	460b      	mov	r3, r1
 8003266:	4610      	mov	r0, r2
 8003268:	4619      	mov	r1, r3
 800326a:	f7fd fc2d 	bl	8000ac8 <__aeabi_d2f>
 800326e:	4603      	mov	r3, r0
	 //return readValue;
}
 8003270:	4618      	mov	r0, r3
 8003272:	bd80      	pop	{r7, pc}
 8003274:	f3af 8000 	nop.w
 8003278:	ce999d69 	.word	0xce999d69
 800327c:	3f7725d9 	.word	0x3f7725d9
 8003280:	70a3d70a 	.word	0x70a3d70a
 8003284:	3fd70a3d 	.word	0x3fd70a3d
 8003288:	2000115c 	.word	0x2000115c
 800328c:	20000bea 	.word	0x20000bea

08003290 <to_hal_addr>:

/* Active handle used by the Quick APIs */
static WATER_HandleTypeDef *g_active_hws = NULL;

/* HAL expects a 7-bit address shifted by 1 bit on STM32F1 */
static inline uint16_t to_hal_addr(uint8_t addr7) {
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	4603      	mov	r3, r0
 8003298:	71fb      	strb	r3, [r7, #7]
    return (uint16_t)(addr7 << 1);
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	b29b      	uxth	r3, r3
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	b29b      	uxth	r3, r3
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bc80      	pop	{r7}
 80032aa:	4770      	bx	lr

080032ac <WS_IndexToMass>:

/* Index -> mass lookup */
static float WS_IndexToMass(uint8_t ws_index)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	71fb      	strb	r3, [r7, #7]
    if (ws_index >= WS_MAX_POINTS) {
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	2b14      	cmp	r3, #20
 80032ba:	d901      	bls.n	80032c0 <WS_IndexToMass+0x14>
        return -1.0f;
 80032bc:	4b05      	ldr	r3, [pc, #20]	@ (80032d4 <WS_IndexToMass+0x28>)
 80032be:	e003      	b.n	80032c8 <WS_IndexToMass+0x1c>
    }
    return g_ws_mass_table[ws_index];
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	4a05      	ldr	r2, [pc, #20]	@ (80032d8 <WS_IndexToMass+0x2c>)
 80032c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	bf800000 	.word	0xbf800000
 80032d8:	20000bec 	.word	0x20000bec

080032dc <WATER_SetMassTable>:
/* ================================
 *  Set/Get WS Table
 * ================================ */

void WATER_SetMassTable(const float *table, int count)
{
 80032dc:	b480      	push	{r7}
 80032de:	b087      	sub	sp, #28
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
    if (!table) return;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d021      	beq.n	8003330 <WATER_SetMassTable+0x54>

    int n = (count > WS_MAX_POINTS) ? WS_MAX_POINTS : count;
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	2b15      	cmp	r3, #21
 80032f0:	bfa8      	it	ge
 80032f2:	2315      	movge	r3, #21
 80032f4:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < n; ++i) {
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	e00b      	b.n	8003314 <WATER_SetMassTable+0x38>
        g_ws_mass_table[i] = table[i];
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	4413      	add	r3, r2
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	490d      	ldr	r1, [pc, #52]	@ (800333c <WATER_SetMassTable+0x60>)
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < n; ++i) {
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	3301      	adds	r3, #1
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	429a      	cmp	r2, r3
 800331a:	dbef      	blt.n	80032fc <WATER_SetMassTable+0x20>
    }
    /* For any remaining entries, keep as is or 0.0f */
    for (int i = n; i < WS_MAX_POINTS; ++i) {
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	e002      	b.n	8003328 <WATER_SetMassTable+0x4c>
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	3301      	adds	r3, #1
 8003326:	613b      	str	r3, [r7, #16]
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	2b14      	cmp	r3, #20
 800332c:	ddf9      	ble.n	8003322 <WATER_SetMassTable+0x46>
 800332e:	e000      	b.n	8003332 <WATER_SetMassTable+0x56>
    if (!table) return;
 8003330:	bf00      	nop
        /* leave as previous or zero */
    }
}
 8003332:	371c      	adds	r7, #28
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	20000bec 	.word	0x20000bec

08003340 <WATER_Init>:
                I2C_HandleTypeDef *i2c,
                uint8_t addr_low7,
                uint8_t addr_high7,
                uint8_t default_threshold,
                uint32_t timeout_ms)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	4611      	mov	r1, r2
 800334c:	461a      	mov	r2, r3
 800334e:	460b      	mov	r3, r1
 8003350:	71fb      	strb	r3, [r7, #7]
 8003352:	4613      	mov	r3, r2
 8003354:	71bb      	strb	r3, [r7, #6]
    if (!hws) return;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d021      	beq.n	80033a0 <WATER_Init+0x60>

    hws->i2c        = i2c;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	601a      	str	r2, [r3, #0]
    hws->addr_low   = addr_low7   ? addr_low7   : WATER_ADDR_LOW_DEF;
 8003362:	79fb      	ldrb	r3, [r7, #7]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <WATER_Init+0x2c>
 8003368:	79fa      	ldrb	r2, [r7, #7]
 800336a:	e000      	b.n	800336e <WATER_Init+0x2e>
 800336c:	2277      	movs	r2, #119	@ 0x77
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	711a      	strb	r2, [r3, #4]
    hws->addr_high  = addr_high7  ? addr_high7  : WATER_ADDR_HIGH_DEF;
 8003372:	79bb      	ldrb	r3, [r7, #6]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <WATER_Init+0x3c>
 8003378:	79ba      	ldrb	r2, [r7, #6]
 800337a:	e000      	b.n	800337e <WATER_Init+0x3e>
 800337c:	2278      	movs	r2, #120	@ 0x78
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	715a      	strb	r2, [r3, #5]
    hws->threshold  = default_threshold;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	7e3a      	ldrb	r2, [r7, #24]
 8003386:	719a      	strb	r2, [r3, #6]
    hws->timeout_ms = timeout_ms  ? timeout_ms  : WATER_TIMEOUT_DEF;
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <WATER_Init+0x52>
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	e000      	b.n	8003394 <WATER_Init+0x54>
 8003392:	2332      	movs	r3, #50	@ 0x32
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	6093      	str	r3, [r2, #8]

    g_active_hws = hws;
 8003398:	4a04      	ldr	r2, [pc, #16]	@ (80033ac <WATER_Init+0x6c>)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6013      	str	r3, [r2, #0]
 800339e:	e000      	b.n	80033a2 <WATER_Init+0x62>
    if (!hws) return;
 80033a0:	bf00      	nop
}
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	20000c40 	.word	0x20000c40

080033b0 <WATER_InitDefault>:
{
    g_active_hws = hws;
}

void WATER_InitDefault(I2C_HandleTypeDef *i2c)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	6078      	str	r0, [r7, #4]
    static WATER_HandleTypeDef s_hws;
    WATER_Init(&s_hws, i2c,
 80033b8:	2332      	movs	r3, #50	@ 0x32
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	2300      	movs	r3, #0
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	2378      	movs	r3, #120	@ 0x78
 80033c2:	2277      	movs	r2, #119	@ 0x77
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4803      	ldr	r0, [pc, #12]	@ (80033d4 <WATER_InitDefault+0x24>)
 80033c8:	f7ff ffba 	bl	8003340 <WATER_Init>
               WATER_ADDR_LOW_DEF, WATER_ADDR_HIGH_DEF,
               0, WATER_TIMEOUT_DEF);
}
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	20000c44 	.word	0x20000c44

080033d8 <i2c_recv>:

static HAL_StatusTypeDef i2c_recv(I2C_HandleTypeDef *i2c, uint8_t addr7,
                                  uint8_t *buf, uint16_t len, uint32_t to_ms)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af02      	add	r7, sp, #8
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	607a      	str	r2, [r7, #4]
 80033e2:	461a      	mov	r2, r3
 80033e4:	460b      	mov	r3, r1
 80033e6:	72fb      	strb	r3, [r7, #11]
 80033e8:	4613      	mov	r3, r2
 80033ea:	813b      	strh	r3, [r7, #8]
    if (!i2c) return HAL_ERROR;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <i2c_recv+0x1e>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e00e      	b.n	8003414 <i2c_recv+0x3c>
    return HAL_I2C_Master_Receive(i2c, to_hal_addr(addr7), buf, len, to_ms);
 80033f6:	7afb      	ldrb	r3, [r7, #11]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7ff ff49 	bl	8003290 <to_hal_addr>
 80033fe:	4603      	mov	r3, r0
 8003400:	4619      	mov	r1, r3
 8003402:	893a      	ldrh	r2, [r7, #8]
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	4613      	mov	r3, r2
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f003 fd1d 	bl	8006e4c <HAL_I2C_Master_Receive>
 8003412:	4603      	mov	r3, r0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <WATER_ReadRaw>:

HAL_StatusTypeDef WATER_ReadRaw(WATER_HandleTypeDef *hws,
                                uint8_t raw_phys20[20])
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b08a      	sub	sp, #40	@ 0x28
 8003420:	af02      	add	r7, sp, #8
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
    if (!hws || !hws->i2c || !raw_phys20) return HAL_ERROR;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d006      	beq.n	800343a <WATER_ReadRaw+0x1e>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d002      	beq.n	800343a <WATER_ReadRaw+0x1e>
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <WATER_ReadRaw+0x22>
 800343a:	2301      	movs	r3, #1
 800343c:	e04b      	b.n	80034d6 <WATER_ReadRaw+0xba>

    uint8_t low_data[8]   = {0};
 800343e:	f107 0314 	add.w	r3, r7, #20
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	605a      	str	r2, [r3, #4]
    uint8_t high_data[12] = {0};
 8003448:	f107 0308 	add.w	r3, r7, #8
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
 8003450:	605a      	str	r2, [r3, #4]
 8003452:	609a      	str	r2, [r3, #8]

    HAL_StatusTypeDef st1 = i2c_recv(hws->i2c, hws->addr_low,
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	7919      	ldrb	r1, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f107 0214 	add.w	r2, r7, #20
 8003464:	9300      	str	r3, [sp, #0]
 8003466:	2308      	movs	r3, #8
 8003468:	f7ff ffb6 	bl	80033d8 <i2c_recv>
 800346c:	4603      	mov	r3, r0
 800346e:	77bb      	strb	r3, [r7, #30]
                                     low_data, 8, hws->timeout_ms);
    HAL_StatusTypeDef st2 = i2c_recv(hws->i2c, hws->addr_high,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6818      	ldr	r0, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	7959      	ldrb	r1, [r3, #5]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f107 0208 	add.w	r2, r7, #8
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	230c      	movs	r3, #12
 8003484:	f7ff ffa8 	bl	80033d8 <i2c_recv>
 8003488:	4603      	mov	r3, r0
 800348a:	777b      	strb	r3, [r7, #29]
                                     high_data, 12, hws->timeout_ms);

    if (st1 != HAL_OK || st2 != HAL_OK) {
 800348c:	7fbb      	ldrb	r3, [r7, #30]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d102      	bne.n	8003498 <WATER_ReadRaw+0x7c>
 8003492:	7f7b      	ldrb	r3, [r7, #29]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <WATER_ReadRaw+0x80>
        return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e01c      	b.n	80034d6 <WATER_ReadRaw+0xba>
    }

    memcpy(&raw_phys20[0], low_data, 8);
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	461a      	mov	r2, r3
 80034a0:	f107 0314 	add.w	r3, r7, #20
 80034a4:	cb03      	ldmia	r3!, {r0, r1}
 80034a6:	6010      	str	r0, [r2, #0]
 80034a8:	6051      	str	r1, [r2, #4]
    for (uint8_t j = 0; j < 12; j++) {
 80034aa:	2300      	movs	r3, #0
 80034ac:	77fb      	strb	r3, [r7, #31]
 80034ae:	e00e      	b.n	80034ce <WATER_ReadRaw+0xb2>
        raw_phys20[ HIGH_MAP[j] ] = high_data[j];
 80034b0:	7ffa      	ldrb	r2, [r7, #31]
 80034b2:	7ffb      	ldrb	r3, [r7, #31]
 80034b4:	490a      	ldr	r1, [pc, #40]	@ (80034e0 <WATER_ReadRaw+0xc4>)
 80034b6:	5ccb      	ldrb	r3, [r1, r3]
 80034b8:	4619      	mov	r1, r3
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	440b      	add	r3, r1
 80034be:	3220      	adds	r2, #32
 80034c0:	443a      	add	r2, r7
 80034c2:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80034c6:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 12; j++) {
 80034c8:	7ffb      	ldrb	r3, [r7, #31]
 80034ca:	3301      	adds	r3, #1
 80034cc:	77fb      	strb	r3, [r7, #31]
 80034ce:	7ffb      	ldrb	r3, [r7, #31]
 80034d0:	2b0b      	cmp	r3, #11
 80034d2:	d9ed      	bls.n	80034b0 <WATER_ReadRaw+0x94>
    }

    return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3720      	adds	r7, #32
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	0800f7f4 	.word	0x0800f7f4

080034e4 <compute_last_on_with_threshold>:
 *  Helper: last-on index
 * ================================ */

static int compute_last_on_with_threshold(const uint8_t raw_phys20[20],
                                          uint8_t threshold)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	70fb      	strb	r3, [r7, #3]
    int last_on = -1;
 80034f0:	f04f 33ff 	mov.w	r3, #4294967295
 80034f4:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < 20; i++) {
 80034f6:	2300      	movs	r3, #0
 80034f8:	72fb      	strb	r3, [r7, #11]
 80034fa:	e00b      	b.n	8003514 <compute_last_on_with_threshold+0x30>
        if (raw_phys20[i] > threshold) {
 80034fc:	7afb      	ldrb	r3, [r7, #11]
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	4413      	add	r3, r2
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	78fa      	ldrb	r2, [r7, #3]
 8003506:	429a      	cmp	r2, r3
 8003508:	d201      	bcs.n	800350e <compute_last_on_with_threshold+0x2a>
            last_on = (int)i;
 800350a:	7afb      	ldrb	r3, [r7, #11]
 800350c:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < 20; i++) {
 800350e:	7afb      	ldrb	r3, [r7, #11]
 8003510:	3301      	adds	r3, #1
 8003512:	72fb      	strb	r3, [r7, #11]
 8003514:	7afb      	ldrb	r3, [r7, #11]
 8003516:	2b13      	cmp	r3, #19
 8003518:	d9f0      	bls.n	80034fc <compute_last_on_with_threshold+0x18>
        }
    }
    return last_on + 1;   // 1..20, or 0 if none
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	3301      	adds	r3, #1
}
 800351e:	4618      	mov	r0, r3
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	bc80      	pop	{r7}
 8003526:	4770      	bx	lr

08003528 <WATER_ReadHeightMM_Threshold>:
    /* 5 mm pitch, 3 mm segment thickness */
    return last_on * 5 + 3;
}

float WATER_ReadHeightMM_Threshold(WATER_HandleTypeDef *hws, uint8_t threshold)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b088      	sub	sp, #32
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	460b      	mov	r3, r1
 8003532:	70fb      	strb	r3, [r7, #3]
    uint8_t raw[20] = {0};
 8003534:	f107 0308 	add.w	r3, r7, #8
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	60da      	str	r2, [r3, #12]
 8003542:	611a      	str	r2, [r3, #16]
    if (WATER_ReadRaw(hws, raw) != HAL_OK) {
 8003544:	f107 0308 	add.w	r3, r7, #8
 8003548:	4619      	mov	r1, r3
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7ff ff66 	bl	800341c <WATER_ReadRaw>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <WATER_ReadHeightMM_Threshold+0x32>
        return -1.0f;
 8003556:	4b0e      	ldr	r3, [pc, #56]	@ (8003590 <WATER_ReadHeightMM_Threshold+0x68>)
 8003558:	e016      	b.n	8003588 <WATER_ReadHeightMM_Threshold+0x60>
    }

    int last_on = compute_last_on_with_threshold(raw, threshold);
 800355a:	78fa      	ldrb	r2, [r7, #3]
 800355c:	f107 0308 	add.w	r3, r7, #8
 8003560:	4611      	mov	r1, r2
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff ffbe 	bl	80034e4 <compute_last_on_with_threshold>
 8003568:	61f8      	str	r0, [r7, #28]
    if (last_on < 0) return 0.0f;
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	2b00      	cmp	r3, #0
 800356e:	da02      	bge.n	8003576 <WATER_ReadHeightMM_Threshold+0x4e>
 8003570:	f04f 0300 	mov.w	r3, #0
 8003574:	e008      	b.n	8003588 <WATER_ReadHeightMM_Threshold+0x60>

    return (last_on + 1) * 5;
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	1c5a      	adds	r2, r3, #1
 800357a:	4613      	mov	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	4413      	add	r3, r2
 8003580:	4618      	mov	r0, r3
 8003582:	f7fd fbab 	bl	8000cdc <__aeabi_i2f>
 8003586:	4603      	mov	r3, r0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3720      	adds	r7, #32
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	bf800000 	.word	0xbf800000

08003594 <WATER_ReadLastIndex_Threshold>:

/* Returns index 0..20 (0 means no segment on), or -1 on I2C error. */
int WATER_ReadLastIndex_Threshold(WATER_HandleTypeDef *hws, uint8_t threshold)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b088      	sub	sp, #32
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	460b      	mov	r3, r1
 800359e:	70fb      	strb	r3, [r7, #3]
    uint8_t raw[20];
    if (WATER_ReadRaw(hws, raw) != HAL_OK) {
 80035a0:	f107 0308 	add.w	r3, r7, #8
 80035a4:	4619      	mov	r1, r3
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7ff ff38 	bl	800341c <WATER_ReadRaw>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <WATER_ReadLastIndex_Threshold+0x24>
        return -1;
 80035b2:	f04f 33ff 	mov.w	r3, #4294967295
 80035b6:	e00d      	b.n	80035d4 <WATER_ReadLastIndex_Threshold+0x40>
    }

    int last_on = compute_last_on_with_threshold(raw, threshold);
 80035b8:	78fa      	ldrb	r2, [r7, #3]
 80035ba:	f107 0308 	add.w	r3, r7, #8
 80035be:	4611      	mov	r1, r2
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff ff8f 	bl	80034e4 <compute_last_on_with_threshold>
 80035c6:	61f8      	str	r0, [r7, #28]
    if (last_on < 0) {
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	da01      	bge.n	80035d2 <WATER_ReadLastIndex_Threshold+0x3e>
        return 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	e000      	b.n	80035d4 <WATER_ReadLastIndex_Threshold+0x40>
    }
    return last_on;
 80035d2:	69fb      	ldr	r3, [r7, #28]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3720      	adds	r7, #32
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <WATER_ReadLastOn_Threshold>:

/* Returns water mass (g) with random % for normal operation. */
float WATER_ReadLastOn_Threshold(WATER_HandleTypeDef *hws, uint8_t threshold)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08c      	sub	sp, #48	@ 0x30
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	70fb      	strb	r3, [r7, #3]
    uint8_t raw[20];
    if (WATER_ReadRaw(hws, raw) != HAL_OK) {
 80035e8:	f107 0308 	add.w	r3, r7, #8
 80035ec:	4619      	mov	r1, r3
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7ff ff14 	bl	800341c <WATER_ReadRaw>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <WATER_ReadLastOn_Threshold+0x22>
        return -1.0f;
 80035fa:	4b3a      	ldr	r3, [pc, #232]	@ (80036e4 <WATER_ReadLastOn_Threshold+0x108>)
 80035fc:	e06d      	b.n	80036da <WATER_ReadLastOn_Threshold+0xfe>
    }

    int last_on = compute_last_on_with_threshold(raw, threshold);
 80035fe:	78fa      	ldrb	r2, [r7, #3]
 8003600:	f107 0308 	add.w	r3, r7, #8
 8003604:	4611      	mov	r1, r2
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff ff6c 	bl	80034e4 <compute_last_on_with_threshold>
 800360c:	6278      	str	r0, [r7, #36]	@ 0x24
    if (last_on < 0) {
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	2b00      	cmp	r3, #0
 8003612:	da02      	bge.n	800361a <WATER_ReadLastOn_Threshold+0x3e>
        return 0.0f;
 8003614:	f04f 0300 	mov.w	r3, #0
 8003618:	e05f      	b.n	80036da <WATER_ReadLastOn_Threshold+0xfe>
    }

    float mass = WS_IndexToMass((uint8_t)last_on);
 800361a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361c:	b2db      	uxtb	r3, r3
 800361e:	4618      	mov	r0, r3
 8003620:	f7ff fe44 	bl	80032ac <WS_IndexToMass>
 8003624:	6238      	str	r0, [r7, #32]
    if (mass < 0.0f) {
 8003626:	f04f 0100 	mov.w	r1, #0
 800362a:	6a38      	ldr	r0, [r7, #32]
 800362c:	f7fd fd48 	bl	80010c0 <__aeabi_fcmplt>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <WATER_ReadLastOn_Threshold+0x60>
        return 0.0f;
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	e04e      	b.n	80036da <WATER_ReadLastOn_Threshold+0xfe>
    }

    /* Random % noise */
    float percent;
    if (mass <= 100.0f) {
 800363c:	492a      	ldr	r1, [pc, #168]	@ (80036e8 <WATER_ReadLastOn_Threshold+0x10c>)
 800363e:	6a38      	ldr	r0, [r7, #32]
 8003640:	f7fd fd48 	bl	80010d4 <__aeabi_fcmple>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <WATER_ReadLastOn_Threshold+0x74>
        percent = 0.10f;    // 10%
 800364a:	4b28      	ldr	r3, [pc, #160]	@ (80036ec <WATER_ReadLastOn_Threshold+0x110>)
 800364c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800364e:	e00b      	b.n	8003668 <WATER_ReadLastOn_Threshold+0x8c>
    } else if (mass <= 1000.0f) {
 8003650:	4927      	ldr	r1, [pc, #156]	@ (80036f0 <WATER_ReadLastOn_Threshold+0x114>)
 8003652:	6a38      	ldr	r0, [r7, #32]
 8003654:	f7fd fd3e 	bl	80010d4 <__aeabi_fcmple>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <WATER_ReadLastOn_Threshold+0x88>
        percent = 0.05f;    // 5%
 800365e:	4b25      	ldr	r3, [pc, #148]	@ (80036f4 <WATER_ReadLastOn_Threshold+0x118>)
 8003660:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003662:	e001      	b.n	8003668 <WATER_ReadLastOn_Threshold+0x8c>
    } else {
        percent = 0.025f;   // 2.5%
 8003664:	4b24      	ldr	r3, [pc, #144]	@ (80036f8 <WATER_ReadLastOn_Threshold+0x11c>)
 8003666:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    float r = ((float)(rand() % 2001) - 1000.0f) / 1000.0f; // -1.0..+1.0
 8003668:	f007 fc22 	bl	800aeb0 <rand>
 800366c:	4602      	mov	r2, r0
 800366e:	4b23      	ldr	r3, [pc, #140]	@ (80036fc <WATER_ReadLastOn_Threshold+0x120>)
 8003670:	fb83 1302 	smull	r1, r3, r3, r2
 8003674:	1259      	asrs	r1, r3, #9
 8003676:	17d3      	asrs	r3, r2, #31
 8003678:	1acb      	subs	r3, r1, r3
 800367a:	f240 71d1 	movw	r1, #2001	@ 0x7d1
 800367e:	fb01 f303 	mul.w	r3, r1, r3
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	4618      	mov	r0, r3
 8003686:	f7fd fb29 	bl	8000cdc <__aeabi_i2f>
 800368a:	4603      	mov	r3, r0
 800368c:	4918      	ldr	r1, [pc, #96]	@ (80036f0 <WATER_ReadLastOn_Threshold+0x114>)
 800368e:	4618      	mov	r0, r3
 8003690:	f7fd fa6e 	bl	8000b70 <__aeabi_fsub>
 8003694:	4603      	mov	r3, r0
 8003696:	4916      	ldr	r1, [pc, #88]	@ (80036f0 <WATER_ReadLastOn_Threshold+0x114>)
 8003698:	4618      	mov	r0, r3
 800369a:	f7fd fc27 	bl	8000eec <__aeabi_fdiv>
 800369e:	4603      	mov	r3, r0
 80036a0:	61fb      	str	r3, [r7, #28]
    float randomized = mass + (mass * percent * r);
 80036a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036a4:	6a38      	ldr	r0, [r7, #32]
 80036a6:	f7fd fb6d 	bl	8000d84 <__aeabi_fmul>
 80036aa:	4603      	mov	r3, r0
 80036ac:	69f9      	ldr	r1, [r7, #28]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7fd fb68 	bl	8000d84 <__aeabi_fmul>
 80036b4:	4603      	mov	r3, r0
 80036b6:	4619      	mov	r1, r3
 80036b8:	6a38      	ldr	r0, [r7, #32]
 80036ba:	f7fd fa5b 	bl	8000b74 <__addsf3>
 80036be:	4603      	mov	r3, r0
 80036c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (randomized < 0.0f) randomized = 0.0f;
 80036c2:	f04f 0100 	mov.w	r1, #0
 80036c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80036c8:	f7fd fcfa 	bl	80010c0 <__aeabi_fcmplt>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <WATER_ReadLastOn_Threshold+0xfc>
 80036d2:	f04f 0300 	mov.w	r3, #0
 80036d6:	62bb      	str	r3, [r7, #40]	@ 0x28

    return randomized;
 80036d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3730      	adds	r7, #48	@ 0x30
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	bf800000 	.word	0xbf800000
 80036e8:	42c80000 	.word	0x42c80000
 80036ec:	3dcccccd 	.word	0x3dcccccd
 80036f0:	447a0000 	.word	0x447a0000
 80036f4:	3d4ccccd 	.word	0x3d4ccccd
 80036f8:	3ccccccd 	.word	0x3ccccccd
 80036fc:	4180d4e3 	.word	0x4180d4e3

08003700 <WATER_ReadHeightMM_Quick>:

/* Quick APIs */

float WATER_ReadHeightMM_Quick(uint8_t threshold)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	4603      	mov	r3, r0
 8003708:	71fb      	strb	r3, [r7, #7]
    if (!g_active_hws) return -1.0f;
 800370a:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <WATER_ReadHeightMM_Quick+0x30>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <WATER_ReadHeightMM_Quick+0x16>
 8003712:	4b08      	ldr	r3, [pc, #32]	@ (8003734 <WATER_ReadHeightMM_Quick+0x34>)
 8003714:	e007      	b.n	8003726 <WATER_ReadHeightMM_Quick+0x26>
    return WATER_ReadHeightMM_Threshold(g_active_hws, threshold);
 8003716:	4b06      	ldr	r3, [pc, #24]	@ (8003730 <WATER_ReadHeightMM_Quick+0x30>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	79fa      	ldrb	r2, [r7, #7]
 800371c:	4611      	mov	r1, r2
 800371e:	4618      	mov	r0, r3
 8003720:	f7ff ff02 	bl	8003528 <WATER_ReadHeightMM_Threshold>
 8003724:	4603      	mov	r3, r0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	20000c40 	.word	0x20000c40
 8003734:	bf800000 	.word	0xbf800000

08003738 <WATER_ReadLastIndex_Quick>:

int WATER_ReadLastIndex_Quick(uint8_t threshold)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	71fb      	strb	r3, [r7, #7]
    if (!g_active_hws) return -1;
 8003742:	4b09      	ldr	r3, [pc, #36]	@ (8003768 <WATER_ReadLastIndex_Quick+0x30>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d102      	bne.n	8003750 <WATER_ReadLastIndex_Quick+0x18>
 800374a:	f04f 33ff 	mov.w	r3, #4294967295
 800374e:	e007      	b.n	8003760 <WATER_ReadLastIndex_Quick+0x28>
    return WATER_ReadLastIndex_Threshold(g_active_hws, threshold);
 8003750:	4b05      	ldr	r3, [pc, #20]	@ (8003768 <WATER_ReadLastIndex_Quick+0x30>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	79fa      	ldrb	r2, [r7, #7]
 8003756:	4611      	mov	r1, r2
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff ff1b 	bl	8003594 <WATER_ReadLastIndex_Threshold>
 800375e:	4603      	mov	r3, r0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3708      	adds	r7, #8
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	20000c40 	.word	0x20000c40

0800376c <WATER_ReadLastOn_Quick>:

float WATER_ReadLastOn_Quick(uint8_t threshold)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	4603      	mov	r3, r0
 8003774:	71fb      	strb	r3, [r7, #7]
    if (!g_active_hws) return -1.0f;
 8003776:	4b09      	ldr	r3, [pc, #36]	@ (800379c <WATER_ReadLastOn_Quick+0x30>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <WATER_ReadLastOn_Quick+0x16>
 800377e:	4b08      	ldr	r3, [pc, #32]	@ (80037a0 <WATER_ReadLastOn_Quick+0x34>)
 8003780:	e007      	b.n	8003792 <WATER_ReadLastOn_Quick+0x26>
    return WATER_ReadLastOn_Threshold(g_active_hws, threshold);
 8003782:	4b06      	ldr	r3, [pc, #24]	@ (800379c <WATER_ReadLastOn_Quick+0x30>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	79fa      	ldrb	r2, [r7, #7]
 8003788:	4611      	mov	r1, r2
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff ff26 	bl	80035dc <WATER_ReadLastOn_Threshold>
 8003790:	4603      	mov	r3, r0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	20000c40 	.word	0x20000c40
 80037a0:	bf800000 	.word	0xbf800000

080037a4 <Read_LC_Sum>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static float Read_LC_Sum(HX711_t *hx1, HX711_t *hx2,
                         uint8_t num, uint32_t timeout_ms)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	603b      	str	r3, [r7, #0]
 80037b0:	4613      	mov	r3, r2
 80037b2:	71fb      	strb	r3, [r7, #7]
    float v1 = HX711_Get_Value(hx1, num, timeout_ms);
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	4619      	mov	r1, r3
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f7fd ffec 	bl	8001798 <HX711_Get_Value>
 80037c0:	6178      	str	r0, [r7, #20]
    if (v1 < 0.0f) return -1.0f;
 80037c2:	f04f 0100 	mov.w	r1, #0
 80037c6:	6978      	ldr	r0, [r7, #20]
 80037c8:	f7fd fc7a 	bl	80010c0 <__aeabi_fcmplt>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <Read_LC_Sum+0x32>
 80037d2:	4b0e      	ldr	r3, [pc, #56]	@ (800380c <Read_LC_Sum+0x68>)
 80037d4:	e015      	b.n	8003802 <Read_LC_Sum+0x5e>

    float v2 = HX711_Get_Value(hx2, num, timeout_ms);
 80037d6:	79fb      	ldrb	r3, [r7, #7]
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	4619      	mov	r1, r3
 80037dc:	68b8      	ldr	r0, [r7, #8]
 80037de:	f7fd ffdb 	bl	8001798 <HX711_Get_Value>
 80037e2:	6138      	str	r0, [r7, #16]
    if (v2 < 0.0f) return -1.0f;
 80037e4:	f04f 0100 	mov.w	r1, #0
 80037e8:	6938      	ldr	r0, [r7, #16]
 80037ea:	f7fd fc69 	bl	80010c0 <__aeabi_fcmplt>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <Read_LC_Sum+0x54>
 80037f4:	4b05      	ldr	r3, [pc, #20]	@ (800380c <Read_LC_Sum+0x68>)
 80037f6:	e004      	b.n	8003802 <Read_LC_Sum+0x5e>

    return v1 + v2;
 80037f8:	6939      	ldr	r1, [r7, #16]
 80037fa:	6978      	ldr	r0, [r7, #20]
 80037fc:	f7fd f9ba 	bl	8000b74 <__addsf3>
 8003800:	4603      	mov	r3, r0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3718      	adds	r7, #24
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	bf800000 	.word	0xbf800000

08003810 <CAL_HandleAddPoint>:

static void CAL_HandleAddPoint(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b08e      	sub	sp, #56	@ 0x38
 8003814:	af02      	add	r7, sp, #8
    if (g_cal_state != CAL_STATE_RUNNING) {
 8003816:	4b29      	ldr	r3, [pc, #164]	@ (80038bc <CAL_HandleAddPoint+0xac>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d004      	beq.n	8003828 <CAL_HandleAddPoint+0x18>
        LOG("[ANS]", "CAL START#");
 800381e:	4928      	ldr	r1, [pc, #160]	@ (80038c0 <CAL_HandleAddPoint+0xb0>)
 8003820:	4828      	ldr	r0, [pc, #160]	@ (80038c4 <CAL_HandleAddPoint+0xb4>)
 8003822:	f000 f9ad 	bl	8003b80 <LOG>
        return;
 8003826:	e045      	b.n	80038b4 <CAL_HandleAddPoint+0xa4>
    }

    // 1)  LoadCell  
    float sum_now = Read_LC_Sum(&scale1, &scale2, 10, 2000);
 8003828:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800382c:	220a      	movs	r2, #10
 800382e:	4926      	ldr	r1, [pc, #152]	@ (80038c8 <CAL_HandleAddPoint+0xb8>)
 8003830:	4826      	ldr	r0, [pc, #152]	@ (80038cc <CAL_HandleAddPoint+0xbc>)
 8003832:	f7ff ffb7 	bl	80037a4 <Read_LC_Sum>
 8003836:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (sum_now < 0.0f) {
 8003838:	f04f 0100 	mov.w	r1, #0
 800383c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800383e:	f7fd fc3f 	bl	80010c0 <__aeabi_fcmplt>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d004      	beq.n	8003852 <CAL_HandleAddPoint+0x42>
        LOG("[ANS]", "LC ERR#");
 8003848:	4921      	ldr	r1, [pc, #132]	@ (80038d0 <CAL_HandleAddPoint+0xc0>)
 800384a:	481e      	ldr	r0, [pc, #120]	@ (80038c4 <CAL_HandleAddPoint+0xb4>)
 800384c:	f000 f998 	bl	8003b80 <LOG>
        return;
 8003850:	e030      	b.n	80038b4 <CAL_HandleAddPoint+0xa4>
    }

    // 2) WaterSensor   ( -1)
    int ws_index = WATER_ReadLastIndex(220);
 8003852:	20dc      	movs	r0, #220	@ 0xdc
 8003854:	f7ff ff70 	bl	8003738 <WATER_ReadLastIndex_Quick>
 8003858:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ws_index < 0) {
 800385a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800385c:	2b00      	cmp	r3, #0
 800385e:	da06      	bge.n	800386e <CAL_HandleAddPoint+0x5e>
        LOG("[ANS]", "WS ERR#");
 8003860:	491c      	ldr	r1, [pc, #112]	@ (80038d4 <CAL_HandleAddPoint+0xc4>)
 8003862:	4818      	ldr	r0, [pc, #96]	@ (80038c4 <CAL_HandleAddPoint+0xb4>)
 8003864:	f000 f98c 	bl	8003b80 <LOG>
        ws_index = -1;
 8003868:	f04f 33ff 	mov.w	r3, #4294967295
 800386c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    // 3) Calibration  
    int count = CAL_AddPoint(sum_now, g_cal_last_added_mass, ws_index);
 800386e:	4b1a      	ldr	r3, [pc, #104]	@ (80038d8 <CAL_HandleAddPoint+0xc8>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003874:	4619      	mov	r1, r3
 8003876:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003878:	f7fd fd36 	bl	80012e8 <CAL_AddPoint>
 800387c:	6278      	str	r0, [r7, #36]	@ 0x24
    if (count < 0) {
 800387e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003880:	2b00      	cmp	r3, #0
 8003882:	da04      	bge.n	800388e <CAL_HandleAddPoint+0x7e>
        LOG("[ANS]", "CAL FULL#");
 8003884:	4915      	ldr	r1, [pc, #84]	@ (80038dc <CAL_HandleAddPoint+0xcc>)
 8003886:	480f      	ldr	r0, [pc, #60]	@ (80038c4 <CAL_HandleAddPoint+0xb4>)
 8003888:	f000 f97a 	bl	8003b80 <LOG>
        return;
 800388c:	e012      	b.n	80038b4 <CAL_HandleAddPoint+0xa4>
    }

    // 4)  ACK
    char buf[32];
    snprintf(buf, sizeof(buf), "dW=%.1fg", g_cal_last_added_mass);
 800388e:	4b12      	ldr	r3, [pc, #72]	@ (80038d8 <CAL_HandleAddPoint+0xc8>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f7fc fdc8 	bl	8000428 <__aeabi_f2d>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	1d38      	adds	r0, r7, #4
 800389e:	e9cd 2300 	strd	r2, r3, [sp]
 80038a2:	4a0f      	ldr	r2, [pc, #60]	@ (80038e0 <CAL_HandleAddPoint+0xd0>)
 80038a4:	2120      	movs	r1, #32
 80038a6:	f008 fe63 	bl	800c570 <sniprintf>
    LOG("[ANS]", buf);
 80038aa:	1d3b      	adds	r3, r7, #4
 80038ac:	4619      	mov	r1, r3
 80038ae:	4805      	ldr	r0, [pc, #20]	@ (80038c4 <CAL_HandleAddPoint+0xb4>)
 80038b0:	f000 f966 	bl	8003b80 <LOG>
}
 80038b4:	3730      	adds	r7, #48	@ 0x30
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	200012fc 	.word	0x200012fc
 80038c0:	0800f3a0 	.word	0x0800f3a0
 80038c4:	0800f3ac 	.word	0x0800f3ac
 80038c8:	2000131c 	.word	0x2000131c
 80038cc:	20001304 	.word	0x20001304
 80038d0:	0800f3b4 	.word	0x0800f3b4
 80038d4:	0800f3bc 	.word	0x0800f3bc
 80038d8:	20001300 	.word	0x20001300
 80038dc:	0800f3c4 	.word	0x0800f3c4
 80038e0:	0800f3d0 	.word	0x0800f3d0

080038e4 <CheckHeader>:

void CheckHeader(void){
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b088      	sub	sp, #32
 80038e8:	af00      	add	r7, sp, #0
  //echo response for ack
  LOG("[ANS]","ACK");
 80038ea:	498b      	ldr	r1, [pc, #556]	@ (8003b18 <CheckHeader+0x234>)
 80038ec:	488b      	ldr	r0, [pc, #556]	@ (8003b1c <CheckHeader+0x238>)
 80038ee:	f000 f947 	bl	8003b80 <LOG>
	if(strstr((char *)LOG_buffer, "[CMD]HANDSHAKE")) {
 80038f2:	498b      	ldr	r1, [pc, #556]	@ (8003b20 <CheckHeader+0x23c>)
 80038f4:	488b      	ldr	r0, [pc, #556]	@ (8003b24 <CheckHeader+0x240>)
 80038f6:	f008 fefd 	bl	800c6f4 <strstr>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <CheckHeader+0x24>
		FUNCTION = HANDSHAKE;
 8003900:	4b89      	ldr	r3, [pc, #548]	@ (8003b28 <CheckHeader+0x244>)
 8003902:	2200      	movs	r2, #0
 8003904:	701a      	strb	r2, [r3, #0]
 8003906:	e100      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[VALID]") && strstr((char *)LOG_buffer, "ENDSTR")) {
 8003908:	4988      	ldr	r1, [pc, #544]	@ (8003b2c <CheckHeader+0x248>)
 800390a:	4886      	ldr	r0, [pc, #536]	@ (8003b24 <CheckHeader+0x240>)
 800390c:	f008 fef2 	bl	800c6f4 <strstr>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00a      	beq.n	800392c <CheckHeader+0x48>
 8003916:	4986      	ldr	r1, [pc, #536]	@ (8003b30 <CheckHeader+0x24c>)
 8003918:	4882      	ldr	r0, [pc, #520]	@ (8003b24 <CheckHeader+0x240>)
 800391a:	f008 feeb 	bl	800c6f4 <strstr>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d003      	beq.n	800392c <CheckHeader+0x48>
		FUNCTION = VALIDATION;
 8003924:	4b80      	ldr	r3, [pc, #512]	@ (8003b28 <CheckHeader+0x244>)
 8003926:	2201      	movs	r2, #1
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	e0ee      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]OPENS")) {
 800392c:	4981      	ldr	r1, [pc, #516]	@ (8003b34 <CheckHeader+0x250>)
 800392e:	487d      	ldr	r0, [pc, #500]	@ (8003b24 <CheckHeader+0x240>)
 8003930:	f008 fee0 	bl	800c6f4 <strstr>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <CheckHeader+0x5e>
		FUNCTION = OPEN_INPUT;
 800393a:	4b7b      	ldr	r3, [pc, #492]	@ (8003b28 <CheckHeader+0x244>)
 800393c:	2204      	movs	r2, #4
 800393e:	701a      	strb	r2, [r3, #0]
 8003940:	e0e3      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]CLOSES")) {
 8003942:	497d      	ldr	r1, [pc, #500]	@ (8003b38 <CheckHeader+0x254>)
 8003944:	4877      	ldr	r0, [pc, #476]	@ (8003b24 <CheckHeader+0x240>)
 8003946:	f008 fed5 	bl	800c6f4 <strstr>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <CheckHeader+0x74>
		FUNCTION = CLOSE_INPUT;
 8003950:	4b75      	ldr	r3, [pc, #468]	@ (8003b28 <CheckHeader+0x244>)
 8003952:	2205      	movs	r2, #5
 8003954:	701a      	strb	r2, [r3, #0]
 8003956:	e0d8      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]POSTPER")) {
 8003958:	4978      	ldr	r1, [pc, #480]	@ (8003b3c <CheckHeader+0x258>)
 800395a:	4872      	ldr	r0, [pc, #456]	@ (8003b24 <CheckHeader+0x240>)
 800395c:	f008 feca 	bl	800c6f4 <strstr>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <CheckHeader+0x8a>
		FUNCTION = POST_PER;
 8003966:	4b70      	ldr	r3, [pc, #448]	@ (8003b28 <CheckHeader+0x244>)
 8003968:	2203      	movs	r2, #3
 800396a:	701a      	strb	r2, [r3, #0]
 800396c:	e0cd      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]POSTDATA")){
 800396e:	4974      	ldr	r1, [pc, #464]	@ (8003b40 <CheckHeader+0x25c>)
 8003970:	486c      	ldr	r0, [pc, #432]	@ (8003b24 <CheckHeader+0x240>)
 8003972:	f008 febf 	bl	800c6f4 <strstr>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <CheckHeader+0xa0>
		FUNCTION = POST_UCO;
 800397c:	4b6a      	ldr	r3, [pc, #424]	@ (8003b28 <CheckHeader+0x244>)
 800397e:	2202      	movs	r2, #2
 8003980:	701a      	strb	r2, [r3, #0]
 8003982:	e0c2      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]OPENB")) {
 8003984:	496f      	ldr	r1, [pc, #444]	@ (8003b44 <CheckHeader+0x260>)
 8003986:	4867      	ldr	r0, [pc, #412]	@ (8003b24 <CheckHeader+0x240>)
 8003988:	f008 feb4 	bl	800c6f4 <strstr>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d003      	beq.n	800399a <CheckHeader+0xb6>
		FUNCTION = UNLOCK_DOOR;
 8003992:	4b65      	ldr	r3, [pc, #404]	@ (8003b28 <CheckHeader+0x244>)
 8003994:	2206      	movs	r2, #6
 8003996:	701a      	strb	r2, [r3, #0]
 8003998:	e0b7      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]SLEEP")) {
 800399a:	496b      	ldr	r1, [pc, #428]	@ (8003b48 <CheckHeader+0x264>)
 800399c:	4861      	ldr	r0, [pc, #388]	@ (8003b24 <CheckHeader+0x240>)
 800399e:	f008 fea9 	bl	800c6f4 <strstr>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <CheckHeader+0xcc>
		FUNCTION = SLEEP;
 80039a8:	4b5f      	ldr	r3, [pc, #380]	@ (8003b28 <CheckHeader+0x244>)
 80039aa:	2207      	movs	r2, #7
 80039ac:	701a      	strb	r2, [r3, #0]
 80039ae:	e0ac      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]CLOSEV")) {
 80039b0:	4966      	ldr	r1, [pc, #408]	@ (8003b4c <CheckHeader+0x268>)
 80039b2:	485c      	ldr	r0, [pc, #368]	@ (8003b24 <CheckHeader+0x240>)
 80039b4:	f008 fe9e 	bl	800c6f4 <strstr>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d003      	beq.n	80039c6 <CheckHeader+0xe2>
		FUNCTION = CLOSE_VALVE;
 80039be:	4b5a      	ldr	r3, [pc, #360]	@ (8003b28 <CheckHeader+0x244>)
 80039c0:	220b      	movs	r2, #11
 80039c2:	701a      	strb	r2, [r3, #0]
 80039c4:	e0a1      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]OPENV")) {
 80039c6:	4962      	ldr	r1, [pc, #392]	@ (8003b50 <CheckHeader+0x26c>)
 80039c8:	4856      	ldr	r0, [pc, #344]	@ (8003b24 <CheckHeader+0x240>)
 80039ca:	f008 fe93 	bl	800c6f4 <strstr>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d003      	beq.n	80039dc <CheckHeader+0xf8>
		FUNCTION = OPEN_VALVE;
 80039d4:	4b54      	ldr	r3, [pc, #336]	@ (8003b28 <CheckHeader+0x244>)
 80039d6:	220a      	movs	r2, #10
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	e096      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[CMD]OFF")) {
 80039dc:	495d      	ldr	r1, [pc, #372]	@ (8003b54 <CheckHeader+0x270>)
 80039de:	4851      	ldr	r0, [pc, #324]	@ (8003b24 <CheckHeader+0x240>)
 80039e0:	f008 fe88 	bl	800c6f4 <strstr>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <CheckHeader+0x10e>
		FUNCTION = TURN_OFF;
 80039ea:	4b4f      	ldr	r3, [pc, #316]	@ (8003b28 <CheckHeader+0x244>)
 80039ec:	220c      	movs	r2, #12
 80039ee:	701a      	strb	r2, [r3, #0]
 80039f0:	e08b      	b.n	8003b0a <CheckHeader+0x226>
	}////////////////////////////////////////////////////////
	else if(strstr((char *)LOG_buffer, "[TEST]PERCENT")) {
 80039f2:	4959      	ldr	r1, [pc, #356]	@ (8003b58 <CheckHeader+0x274>)
 80039f4:	484b      	ldr	r0, [pc, #300]	@ (8003b24 <CheckHeader+0x240>)
 80039f6:	f008 fe7d 	bl	800c6f4 <strstr>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <CheckHeader+0x124>
		FUNCTION = TEST_PERCENT;
 8003a00:	4b49      	ldr	r3, [pc, #292]	@ (8003b28 <CheckHeader+0x244>)
 8003a02:	220d      	movs	r2, #13
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	e080      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[TEST]MEASURE")) {
 8003a08:	4954      	ldr	r1, [pc, #336]	@ (8003b5c <CheckHeader+0x278>)
 8003a0a:	4846      	ldr	r0, [pc, #280]	@ (8003b24 <CheckHeader+0x240>)
 8003a0c:	f008 fe72 	bl	800c6f4 <strstr>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <CheckHeader+0x13a>
		FUNCTION = TEST_MEASURE;
 8003a16:	4b44      	ldr	r3, [pc, #272]	@ (8003b28 <CheckHeader+0x244>)
 8003a18:	220e      	movs	r2, #14
 8003a1a:	701a      	strb	r2, [r3, #0]
 8003a1c:	e075      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[TEST]SDCLOSE")) {
 8003a1e:	4950      	ldr	r1, [pc, #320]	@ (8003b60 <CheckHeader+0x27c>)
 8003a20:	4840      	ldr	r0, [pc, #256]	@ (8003b24 <CheckHeader+0x240>)
 8003a22:	f008 fe67 	bl	800c6f4 <strstr>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <CheckHeader+0x150>
		FUNCTION = TEST_SDCLOSE;
 8003a2c:	4b3e      	ldr	r3, [pc, #248]	@ (8003b28 <CheckHeader+0x244>)
 8003a2e:	220f      	movs	r2, #15
 8003a30:	701a      	strb	r2, [r3, #0]
 8003a32:	e06a      	b.n	8003b0a <CheckHeader+0x226>
	}
	else if(strstr((char *)LOG_buffer, "[TEST]SDOPEN")) {
 8003a34:	494b      	ldr	r1, [pc, #300]	@ (8003b64 <CheckHeader+0x280>)
 8003a36:	483b      	ldr	r0, [pc, #236]	@ (8003b24 <CheckHeader+0x240>)
 8003a38:	f008 fe5c 	bl	800c6f4 <strstr>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <CheckHeader+0x166>
		FUNCTION = TEST_SDOPEN;
 8003a42:	4b39      	ldr	r3, [pc, #228]	@ (8003b28 <CheckHeader+0x244>)
 8003a44:	2210      	movs	r2, #16
 8003a46:	701a      	strb	r2, [r3, #0]
 8003a48:	e05f      	b.n	8003b0a <CheckHeader+0x226>
	}
    ////////////////////////////////////////////////////////
    /* ===== NEW: [CAL] commands ===== */
    else if(strstr((char *)LOG_buffer, "[CAL]TABLE")) {
 8003a4a:	4947      	ldr	r1, [pc, #284]	@ (8003b68 <CheckHeader+0x284>)
 8003a4c:	4835      	ldr	r0, [pc, #212]	@ (8003b24 <CheckHeader+0x240>)
 8003a4e:	f008 fe51 	bl	800c6f4 <strstr>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <CheckHeader+0x17c>
        FUNCTION = CAL_TABLE;
 8003a58:	4b33      	ldr	r3, [pc, #204]	@ (8003b28 <CheckHeader+0x244>)
 8003a5a:	2212      	movs	r2, #18
 8003a5c:	701a      	strb	r2, [r3, #0]
 8003a5e:	e054      	b.n	8003b0a <CheckHeader+0x226>
    }
    else if(strstr((char *)LOG_buffer, "[CAL]START")) {
 8003a60:	4942      	ldr	r1, [pc, #264]	@ (8003b6c <CheckHeader+0x288>)
 8003a62:	4830      	ldr	r0, [pc, #192]	@ (8003b24 <CheckHeader+0x240>)
 8003a64:	f008 fe46 	bl	800c6f4 <strstr>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <CheckHeader+0x192>
        FUNCTION = CAL_START;
 8003a6e:	4b2e      	ldr	r3, [pc, #184]	@ (8003b28 <CheckHeader+0x244>)
 8003a70:	2213      	movs	r2, #19
 8003a72:	701a      	strb	r2, [r3, #0]
 8003a74:	e049      	b.n	8003b0a <CheckHeader+0x226>
    }
    else if(strstr((char *)LOG_buffer, "[CAL]EXIT")) {
 8003a76:	493e      	ldr	r1, [pc, #248]	@ (8003b70 <CheckHeader+0x28c>)
 8003a78:	482a      	ldr	r0, [pc, #168]	@ (8003b24 <CheckHeader+0x240>)
 8003a7a:	f008 fe3b 	bl	800c6f4 <strstr>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <CheckHeader+0x1a8>
        FUNCTION = CAL_EXIT;
 8003a84:	4b28      	ldr	r3, [pc, #160]	@ (8003b28 <CheckHeader+0x244>)
 8003a86:	2214      	movs	r2, #20
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	e03e      	b.n	8003b0a <CheckHeader+0x226>
    }
    else if(strstr((char *)LOG_buffer, "[CAL]")) {
 8003a8c:	4939      	ldr	r1, [pc, #228]	@ (8003b74 <CheckHeader+0x290>)
 8003a8e:	4825      	ldr	r0, [pc, #148]	@ (8003b24 <CheckHeader+0x240>)
 8003a90:	f008 fe30 	bl	800c6f4 <strstr>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d037      	beq.n	8003b0a <CheckHeader+0x226>
        // Numeric form: [CAL]30#, [CAL]40.5# etc.
        char *p = strstr((char *)LOG_buffer, "[CAL]");
 8003a9a:	4936      	ldr	r1, [pc, #216]	@ (8003b74 <CheckHeader+0x290>)
 8003a9c:	4821      	ldr	r0, [pc, #132]	@ (8003b24 <CheckHeader+0x240>)
 8003a9e:	f008 fe29 	bl	800c6f4 <strstr>
 8003aa2:	61b8      	str	r0, [r7, #24]
        p += 5; // skip "[CAL]"
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	3305      	adds	r3, #5
 8003aa8:	61bb      	str	r3, [r7, #24]
        char *hash = strchr(p, '#');
 8003aaa:	2123      	movs	r1, #35	@ 0x23
 8003aac:	69b8      	ldr	r0, [r7, #24]
 8003aae:	f008 fdef 	bl	800c690 <strchr>
 8003ab2:	6178      	str	r0, [r7, #20]
        int len = 0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	61fb      	str	r3, [r7, #28]
        if (hash) {
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <CheckHeader+0x1e2>
            len = (int)(hash - p);
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	61fb      	str	r3, [r7, #28]
        }
        if (len > 0) {
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	dd1e      	ble.n	8003b0a <CheckHeader+0x226>
            char token[16];
            if (len >= (int)sizeof(token)) len = sizeof(token) - 1;
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	2b0f      	cmp	r3, #15
 8003ad0:	dd01      	ble.n	8003ad6 <CheckHeader+0x1f2>
 8003ad2:	230f      	movs	r3, #15
 8003ad4:	61fb      	str	r3, [r7, #28]
            memcpy(token, p, len);
 8003ad6:	69fa      	ldr	r2, [r7, #28]
 8003ad8:	1d3b      	adds	r3, r7, #4
 8003ada:	69b9      	ldr	r1, [r7, #24]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f008 feac 	bl	800c83a <memcpy>
            token[len] = '\0';
 8003ae2:	1d3a      	adds	r2, r7, #4
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	2200      	movs	r2, #0
 8003aea:	701a      	strb	r2, [r3, #0]

            g_cal_last_added_mass = (float)atof(token);
 8003aec:	1d3b      	adds	r3, r7, #4
 8003aee:	4618      	mov	r0, r3
 8003af0:	f007 f9ac 	bl	800ae4c <atof>
 8003af4:	4602      	mov	r2, r0
 8003af6:	460b      	mov	r3, r1
 8003af8:	4610      	mov	r0, r2
 8003afa:	4619      	mov	r1, r3
 8003afc:	f7fc ffe4 	bl	8000ac8 <__aeabi_d2f>
 8003b00:	4603      	mov	r3, r0
 8003b02:	4a1d      	ldr	r2, [pc, #116]	@ (8003b78 <CheckHeader+0x294>)
 8003b04:	6013      	str	r3, [r2, #0]
            CAL_HandleAddPoint();
 8003b06:	f7ff fe83 	bl	8003810 <CAL_HandleAddPoint>
        }
    }

    LOG_DataValid = false;
 8003b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8003b7c <CheckHeader+0x298>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	701a      	strb	r2, [r3, #0]
}
 8003b10:	bf00      	nop
 8003b12:	3720      	adds	r7, #32
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	0800f3dc 	.word	0x0800f3dc
 8003b1c:	0800f3ac 	.word	0x0800f3ac
 8003b20:	0800f3e0 	.word	0x0800f3e0
 8003b24:	20000c54 	.word	0x20000c54
 8003b28:	20001158 	.word	0x20001158
 8003b2c:	0800f3f0 	.word	0x0800f3f0
 8003b30:	0800f3f8 	.word	0x0800f3f8
 8003b34:	0800f400 	.word	0x0800f400
 8003b38:	0800f40c 	.word	0x0800f40c
 8003b3c:	0800f418 	.word	0x0800f418
 8003b40:	0800f428 	.word	0x0800f428
 8003b44:	0800f438 	.word	0x0800f438
 8003b48:	0800f444 	.word	0x0800f444
 8003b4c:	0800f450 	.word	0x0800f450
 8003b50:	0800f45c 	.word	0x0800f45c
 8003b54:	0800f468 	.word	0x0800f468
 8003b58:	0800f474 	.word	0x0800f474
 8003b5c:	0800f484 	.word	0x0800f484
 8003b60:	0800f494 	.word	0x0800f494
 8003b64:	0800f4a4 	.word	0x0800f4a4
 8003b68:	0800f4b4 	.word	0x0800f4b4
 8003b6c:	0800f4c0 	.word	0x0800f4c0
 8003b70:	0800f4cc 	.word	0x0800f4cc
 8003b74:	0800f4d8 	.word	0x0800f4d8
 8003b78:	20001300 	.word	0x20001300
 8003b7c:	2000103c 	.word	0x2000103c

08003b80 <LOG>:


HAL_StatusTypeDef LOG(const char* header,const char *cmd){
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
	memset(log_msg,'\0',UART_RX_BUFFER_SIZE);
 8003b8a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4812      	ldr	r0, [pc, #72]	@ (8003bdc <LOG+0x5c>)
 8003b92:	f008 fd66 	bl	800c662 <memset>
	strcpy(log_msg, header);
 8003b96:	6879      	ldr	r1, [r7, #4]
 8003b98:	4810      	ldr	r0, [pc, #64]	@ (8003bdc <LOG+0x5c>)
 8003b9a:	f008 fe38 	bl	800c80e <strcpy>
	strcat(log_msg, cmd);
 8003b9e:	6839      	ldr	r1, [r7, #0]
 8003ba0:	480e      	ldr	r0, [pc, #56]	@ (8003bdc <LOG+0x5c>)
 8003ba2:	f008 fd66 	bl	800c672 <strcat>
	strcat(log_msg, "#");
 8003ba6:	480d      	ldr	r0, [pc, #52]	@ (8003bdc <LOG+0x5c>)
 8003ba8:	f7fc fad2 	bl	8000150 <strlen>
 8003bac:	4603      	mov	r3, r0
 8003bae:	461a      	mov	r2, r3
 8003bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bdc <LOG+0x5c>)
 8003bb2:	4413      	add	r3, r2
 8003bb4:	490a      	ldr	r1, [pc, #40]	@ (8003be0 <LOG+0x60>)
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	460b      	mov	r3, r1
 8003bba:	881b      	ldrh	r3, [r3, #0]
 8003bbc:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*)log_msg, strlen(log_msg), 50);
 8003bbe:	4807      	ldr	r0, [pc, #28]	@ (8003bdc <LOG+0x5c>)
 8003bc0:	f7fc fac6 	bl	8000150 <strlen>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	2332      	movs	r3, #50	@ 0x32
 8003bca:	4904      	ldr	r1, [pc, #16]	@ (8003bdc <LOG+0x5c>)
 8003bcc:	4805      	ldr	r0, [pc, #20]	@ (8003be4 <LOG+0x64>)
 8003bce:	f006 faed 	bl	800a1ac <HAL_UART_Transmit>
	// CDC_Transmit_FS((uint8_t *)log_msg, strlen(log_msg));
	return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20000e48 	.word	0x20000e48
 8003be0:	0800f4e0 	.word	0x0800f4e0
 8003be4:	2000126c 	.word	0x2000126c

08003be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003bec:	b096      	sub	sp, #88	@ 0x58
 8003bee:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003bf0:	f001 fde0 	bl	80057b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003bf4:	f000 ff3a 	bl	8004a6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003bf8:	f001 f94a 	bl	8004e90 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003bfc:	f001 f812 	bl	8004c24 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003c00:	f001 f8f2 	bl	8004de8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003c04:	f001 f91a 	bl	8004e3c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003c08:	f001 f89e 	bl	8004d48 <MX_TIM1_Init>
  MX_ADC1_Init();
 8003c0c:	f000 ff8e 	bl	8004b2c <MX_ADC1_Init>
  MX_ADC2_Init();
 8003c10:	f000 ffca 	bl	8004ba8 <MX_ADC2_Init>
  MX_RTC_Init();
 8003c14:	f001 f834 	bl	8004c80 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 8003c18:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003c1c:	499b      	ldr	r1, [pc, #620]	@ (8003e8c <main+0x2a4>)
 8003c1e:	489c      	ldr	r0, [pc, #624]	@ (8003e90 <main+0x2a8>)
 8003c20:	f006 fb4f 	bl	800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 8003c24:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003c28:	499a      	ldr	r1, [pc, #616]	@ (8003e94 <main+0x2ac>)
 8003c2a:	489b      	ldr	r0, [pc, #620]	@ (8003e98 <main+0x2b0>)
 8003c2c:	f006 fb49 	bl	800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>
  WATER_InitDefault(&hi2c1);     // Water sensor driver init
 8003c30:	489a      	ldr	r0, [pc, #616]	@ (8003e9c <main+0x2b4>)
 8003c32:	f7ff fbbd 	bl	80033b0 <WATER_InitDefault>
  //TOF SENSOR
  statInfo_t_VL53L0X distanceStr;
  initVL53L0X(1, &hi2c1);
 8003c36:	4999      	ldr	r1, [pc, #612]	@ (8003e9c <main+0x2b4>)
 8003c38:	2001      	movs	r0, #1
 8003c3a:	f7fe fc5f 	bl	80024fc <initVL53L0X>
  uint16_t offset_DistanceTof = VL53L0X_OFFSET(&distanceStr);
 8003c3e:	f107 0310 	add.w	r3, r7, #16
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fe faf0 	bl	8002228 <VL53L0X_OFFSET>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fd fa60 	bl	8001110 <__aeabi_f2uiz>
 8003c50:	4603      	mov	r3, r0
 8003c52:	877b      	strh	r3, [r7, #58]	@ 0x3a

  /* HX711 init moved here so calibration can reuse it */
  float calibration_factor = 200.0f;   // adjust if needed
 8003c54:	4b92      	ldr	r3, [pc, #584]	@ (8003ea0 <main+0x2b8>)
 8003c56:	637b      	str	r3, [r7, #52]	@ 0x34
  HX711_Init(&scale1, LC_Data1_GPIO_Port, LC_Data1_Pin,
 8003c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c5a:	9301      	str	r3, [sp, #4]
 8003c5c:	2320      	movs	r3, #32
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	4b90      	ldr	r3, [pc, #576]	@ (8003ea4 <main+0x2bc>)
 8003c62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c66:	498f      	ldr	r1, [pc, #572]	@ (8003ea4 <main+0x2bc>)
 8003c68:	488f      	ldr	r0, [pc, #572]	@ (8003ea8 <main+0x2c0>)
 8003c6a:	f7fd fcbd 	bl	80015e8 <HX711_Init>
             LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
  HX711_Init(&scale2, LC_Data2_GPIO_Port, LC_Data2_Pin,
 8003c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c70:	9301      	str	r3, [sp, #4]
 8003c72:	2320      	movs	r3, #32
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	4b8b      	ldr	r3, [pc, #556]	@ (8003ea4 <main+0x2bc>)
 8003c78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c7c:	4989      	ldr	r1, [pc, #548]	@ (8003ea4 <main+0x2bc>)
 8003c7e:	488b      	ldr	r0, [pc, #556]	@ (8003eac <main+0x2c4>)
 8003c80:	f7fd fcb2 	bl	80015e8 <HX711_Init>
             LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);

  /* Calibration module init (loads default / EEPROM tables) */
  CAL_Init();
 8003c84:	f7fd fade 	bl	8001244 <CAL_Init>

  //Ultrasonic
  HAL_TIM_Base_Start(&htim1);
 8003c88:	4889      	ldr	r0, [pc, #548]	@ (8003eb0 <main+0x2c8>)
 8003c8a:	f005 ffcb 	bl	8009c24 <HAL_TIM_Base_Start>

  srand(HAL_GetTick()); // For random value in WATERSENSOR.c
 8003c8e:	f001 fde9 	bl	8005864 <HAL_GetTick>
 8003c92:	4603      	mov	r3, r0
 8003c94:	4618      	mov	r0, r3
 8003c96:	f007 f8dd 	bl	800ae54 <srand>

  //Voltage
  HAL_ADC_Start(&hadc1);
 8003c9a:	4886      	ldr	r0, [pc, #536]	@ (8003eb4 <main+0x2cc>)
 8003c9c:	f001 ffc6 	bl	8005c2c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8003ca0:	4885      	ldr	r0, [pc, #532]	@ (8003eb8 <main+0x2d0>)
 8003ca2:	f001 ffc3 	bl	8005c2c <HAL_ADC_Start>

  //Setup
  FUNCTION = SPACE;
 8003ca6:	4b85      	ldr	r3, [pc, #532]	@ (8003ebc <main+0x2d4>)
 8003ca8:	2211      	movs	r2, #17
 8003caa:	701a      	strb	r2, [r3, #0]
//  HAL_Delay(3000);
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Turn on led
 8003cac:	2201      	movs	r2, #1
 8003cae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003cb2:	487c      	ldr	r0, [pc, #496]	@ (8003ea4 <main+0x2bc>)
 8003cb4:	f002 ff25 	bl	8006b02 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 8003cb8:	2201      	movs	r2, #1
 8003cba:	2102      	movs	r1, #2
 8003cbc:	4879      	ldr	r0, [pc, #484]	@ (8003ea4 <main+0x2bc>)
 8003cbe:	f002 ff20 	bl	8006b02 <HAL_GPIO_WritePin>
  LOG("[DEBUG]","STM32 OK!");
 8003cc2:	497f      	ldr	r1, [pc, #508]	@ (8003ec0 <main+0x2d8>)
 8003cc4:	487f      	ldr	r0, [pc, #508]	@ (8003ec4 <main+0x2dc>)
 8003cc6:	f7ff ff5b 	bl	8003b80 <LOG>
  SIM_Sleep(3000);
 8003cca:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003cce:	f7fe f90b 	bl	8001ee8 <SIM_Sleep>

  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(LOG_DataValid){
 8003cd2:	4b7d      	ldr	r3, [pc, #500]	@ (8003ec8 <main+0x2e0>)
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0fa      	beq.n	8003cd2 <main+0xea>
//		LOG("[ECHO]",(char*)LOG_buffer);				//Echo message for testing only
		  /* Change the stage when command come in */
		  CheckHeader();
 8003cdc:	f7ff fe02 	bl	80038e4 <CheckHeader>
		  switch (FUNCTION) {
 8003ce0:	4b76      	ldr	r3, [pc, #472]	@ (8003ebc <main+0x2d4>)
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	2b14      	cmp	r3, #20
 8003ce6:	f200 868a 	bhi.w	80049fe <main+0xe16>
 8003cea:	a201      	add	r2, pc, #4	@ (adr r2, 8003cf0 <main+0x108>)
 8003cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf0:	08003d45 	.word	0x08003d45
 8003cf4:	08003ee9 	.word	0x08003ee9
 8003cf8:	08003fdb 	.word	0x08003fdb
 8003cfc:	08004099 	.word	0x08004099
 8003d00:	080041e5 	.word	0x080041e5
 8003d04:	08004247 	.word	0x08004247
 8003d08:	08004329 	.word	0x08004329
 8003d0c:	08004355 	.word	0x08004355
 8003d10:	080044b9 	.word	0x080044b9
 8003d14:	08004657 	.word	0x08004657
 8003d18:	08004681 	.word	0x08004681
 8003d1c:	08004667 	.word	0x08004667
 8003d20:	0800469b 	.word	0x0800469b
 8003d24:	080046cd 	.word	0x080046cd
 8003d28:	08004799 	.word	0x08004799
 8003d2c:	080048bb 	.word	0x080048bb
 8003d30:	080048e3 	.word	0x080048e3
 8003d34:	080049ff 	.word	0x080049ff
 8003d38:	0800490b 	.word	0x0800490b
 8003d3c:	0800491b 	.word	0x0800491b
 8003d40:	0800498d 	.word	0x0800498d
			  case HANDSHAKE:
        //for defbug and fail device checking
          uint16_t error_code = 0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	87fb      	strh	r3, [r7, #62]	@ 0x3e
          char error_code_char[10];
          
				  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); //Turn on sensor
 8003d48:	2200      	movs	r2, #0
 8003d4a:	2102      	movs	r1, #2
 8003d4c:	4855      	ldr	r0, [pc, #340]	@ (8003ea4 <main+0x2bc>)
 8003d4e:	f002 fed8 	bl	8006b02 <HAL_GPIO_WritePin>
				  initVL53L0X(1, &hi2c1);
 8003d52:	4952      	ldr	r1, [pc, #328]	@ (8003e9c <main+0x2b4>)
 8003d54:	2001      	movs	r0, #1
 8003d56:	f7fe fbd1 	bl	80024fc <initVL53L0X>
				  HX711_Init(&scale1, LC_Data1_GPIO_Port, LC_Data1_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 8003d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d5c:	9301      	str	r3, [sp, #4]
 8003d5e:	2320      	movs	r3, #32
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	4b50      	ldr	r3, [pc, #320]	@ (8003ea4 <main+0x2bc>)
 8003d64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d68:	494e      	ldr	r1, [pc, #312]	@ (8003ea4 <main+0x2bc>)
 8003d6a:	484f      	ldr	r0, [pc, #316]	@ (8003ea8 <main+0x2c0>)
 8003d6c:	f7fd fc3c 	bl	80015e8 <HX711_Init>
				  HX711_Init(&scale2, LC_Data2_GPIO_Port, LC_Data2_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 8003d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d72:	9301      	str	r3, [sp, #4]
 8003d74:	2320      	movs	r3, #32
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	4b4a      	ldr	r3, [pc, #296]	@ (8003ea4 <main+0x2bc>)
 8003d7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d7e:	4949      	ldr	r1, [pc, #292]	@ (8003ea4 <main+0x2bc>)
 8003d80:	484a      	ldr	r0, [pc, #296]	@ (8003eac <main+0x2c4>)
 8003d82:	f7fd fc31 	bl	80015e8 <HX711_Init>

				  if (SIM_Wakeup(3000) != 0) {
 8003d86:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003d8a:	f7fe f93d 	bl	8002008 <SIM_Wakeup>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <main+0x1b2>
					  error_code += 1;
 8003d94:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003d96:	3301      	adds	r3, #1
 8003d98:	87fb      	strh	r3, [r7, #62]	@ 0x3e
				  }
				  if (VL53L0X_OFFSET(&distanceStr) == -1.0f) {
 8003d9a:	f107 0310 	add.w	r3, r7, #16
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7fe fa42 	bl	8002228 <VL53L0X_OFFSET>
 8003da4:	4603      	mov	r3, r0
 8003da6:	4949      	ldr	r1, [pc, #292]	@ (8003ecc <main+0x2e4>)
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fd f97f 	bl	80010ac <__aeabi_fcmpeq>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <main+0x1d2>
					  error_code += 10;
 8003db4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003db6:	330a      	adds	r3, #10
 8003db8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
				  }
				  if (Ultra_ReadDistance() == -1.0f) {
 8003dba:	f7fe f9bb 	bl	8002134 <Ultra_ReadDistance>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	4942      	ldr	r1, [pc, #264]	@ (8003ecc <main+0x2e4>)
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fd f972 	bl	80010ac <__aeabi_fcmpeq>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d002      	beq.n	8003dd4 <main+0x1ec>
					  error_code += 100;
 8003dce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003dd0:	3364      	adds	r3, #100	@ 0x64
 8003dd2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
				  }
				  if((Ultra_ReadDistance() <= 20.0) && (Ultra_ReadDistance() >= 0)) {
 8003dd4:	f7fe f9ae 	bl	8002134 <Ultra_ReadDistance>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	493d      	ldr	r1, [pc, #244]	@ (8003ed0 <main+0x2e8>)
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7fd f979 	bl	80010d4 <__aeabi_fcmple>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00e      	beq.n	8003e06 <main+0x21e>
 8003de8:	f7fe f9a4 	bl	8002134 <Ultra_ReadDistance>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f04f 0100 	mov.w	r1, #0
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fd f978 	bl	80010e8 <__aeabi_fcmpge>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <main+0x21e>
					  LOG("[ANS]", "FULL");
 8003dfe:	4935      	ldr	r1, [pc, #212]	@ (8003ed4 <main+0x2ec>)
 8003e00:	4835      	ldr	r0, [pc, #212]	@ (8003ed8 <main+0x2f0>)
 8003e02:	f7ff febd 	bl	8003b80 <LOG>
				  }
				  if ((HX711_Tare(&scale1, 10, 2000) == -1.0f) || (HX711_Tare(&scale2, 10, 2000) == -1.0f)) {
 8003e06:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003e0a:	210a      	movs	r1, #10
 8003e0c:	4826      	ldr	r0, [pc, #152]	@ (8003ea8 <main+0x2c0>)
 8003e0e:	f7fd fc8d 	bl	800172c <HX711_Tare>
 8003e12:	4603      	mov	r3, r0
 8003e14:	492d      	ldr	r1, [pc, #180]	@ (8003ecc <main+0x2e4>)
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fd f948 	bl	80010ac <__aeabi_fcmpeq>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10d      	bne.n	8003e3e <main+0x256>
 8003e22:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003e26:	210a      	movs	r1, #10
 8003e28:	4820      	ldr	r0, [pc, #128]	@ (8003eac <main+0x2c4>)
 8003e2a:	f7fd fc7f 	bl	800172c <HX711_Tare>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	4926      	ldr	r1, [pc, #152]	@ (8003ecc <main+0x2e4>)
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7fd f93a 	bl	80010ac <__aeabi_fcmpeq>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <main+0x25e>
					  error_code += 1000;
 8003e3e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003e40:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003e44:	87fb      	strh	r3, [r7, #62]	@ 0x3e
				  }
				  if (error_code == 0) {
 8003e46:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d104      	bne.n	8003e56 <main+0x26e>
					  LOG("[ANS]", "OK");
 8003e4c:	4923      	ldr	r1, [pc, #140]	@ (8003edc <main+0x2f4>)
 8003e4e:	4822      	ldr	r0, [pc, #136]	@ (8003ed8 <main+0x2f0>)
 8003e50:	f7ff fe96 	bl	8003b80 <LOG>
 8003e54:	e010      	b.n	8003e78 <main+0x290>
				  }else{
					  snprintf(error_code_char, sizeof(error_code_char), "%d", error_code);
 8003e56:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003e58:	1d38      	adds	r0, r7, #4
 8003e5a:	4a21      	ldr	r2, [pc, #132]	@ (8003ee0 <main+0x2f8>)
 8003e5c:	210a      	movs	r1, #10
 8003e5e:	f008 fb87 	bl	800c570 <sniprintf>

					  LOG("[ANS]", "FAIL");
 8003e62:	4920      	ldr	r1, [pc, #128]	@ (8003ee4 <main+0x2fc>)
 8003e64:	481c      	ldr	r0, [pc, #112]	@ (8003ed8 <main+0x2f0>)
 8003e66:	f7ff fe8b 	bl	8003b80 <LOG>
					  LOG("[DEBUG]", error_code_char);
 8003e6a:	1d3b      	adds	r3, r7, #4
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	4815      	ldr	r0, [pc, #84]	@ (8003ec4 <main+0x2dc>)
 8003e70:	f7ff fe86 	bl	8003b80 <LOG>
					  error_code = 0;
 8003e74:	2300      	movs	r3, #0
 8003e76:	87fb      	strh	r3, [r7, #62]	@ 0x3e
				  }

				  SIM_Sleep(3000);
 8003e78:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003e7c:	f7fe f834 	bl	8001ee8 <SIM_Sleep>
				  FUNCTION = SPACE;
 8003e80:	4b0e      	ldr	r3, [pc, #56]	@ (8003ebc <main+0x2d4>)
 8003e82:	2211      	movs	r2, #17
 8003e84:	701a      	strb	r2, [r3, #0]
				  break;
 8003e86:	f000 bdba 	b.w	80049fe <main+0xe16>
 8003e8a:	bf00      	nop
 8003e8c:	20000c54 	.word	0x20000c54
 8003e90:	2000126c 	.word	0x2000126c
 8003e94:	200008ac 	.word	0x200008ac
 8003e98:	200012b4 	.word	0x200012b4
 8003e9c:	200011bc 	.word	0x200011bc
 8003ea0:	43480000 	.word	0x43480000
 8003ea4:	40010c00 	.word	0x40010c00
 8003ea8:	20001304 	.word	0x20001304
 8003eac:	2000131c 	.word	0x2000131c
 8003eb0:	20001224 	.word	0x20001224
 8003eb4:	2000115c 	.word	0x2000115c
 8003eb8:	2000118c 	.word	0x2000118c
 8003ebc:	20001158 	.word	0x20001158
 8003ec0:	0800f4e4 	.word	0x0800f4e4
 8003ec4:	0800f4f0 	.word	0x0800f4f0
 8003ec8:	2000103c 	.word	0x2000103c
 8003ecc:	bf800000 	.word	0xbf800000
 8003ed0:	41a00000 	.word	0x41a00000
 8003ed4:	0800f4f8 	.word	0x0800f4f8
 8003ed8:	0800f3ac 	.word	0x0800f3ac
 8003edc:	0800f500 	.word	0x0800f500
 8003ee0:	0800f504 	.word	0x0800f504
 8003ee4:	0800f508 	.word	0x0800f508

			  case VALIDATION:
				  memset(PhoneNum,'\0',20);
 8003ee8:	2214      	movs	r2, #20
 8003eea:	2100      	movs	r1, #0
 8003eec:	489d      	ldr	r0, [pc, #628]	@ (8004164 <main+0x57c>)
 8003eee:	f008 fbb8 	bl	800c662 <memset>
				  memset(data_PostSimCom,'\0',sizeof(data_PostSimCom));
 8003ef2:	2296      	movs	r2, #150	@ 0x96
 8003ef4:	2100      	movs	r1, #0
 8003ef6:	489c      	ldr	r0, [pc, #624]	@ (8004168 <main+0x580>)
 8003ef8:	f008 fbb3 	bl	800c662 <memset>
				  //Prepare data
				  char* start_PhoneNum = strstr((char *)LOG_buffer, "[VALID]") + 7;
 8003efc:	499b      	ldr	r1, [pc, #620]	@ (800416c <main+0x584>)
 8003efe:	489c      	ldr	r0, [pc, #624]	@ (8004170 <main+0x588>)
 8003f00:	f008 fbf8 	bl	800c6f4 <strstr>
 8003f04:	4603      	mov	r3, r0
 8003f06:	3307      	adds	r3, #7
 8003f08:	623b      	str	r3, [r7, #32]
				  char* end_PhoneNum = strstr((char *)LOG_buffer, "ENDSTR");
 8003f0a:	499a      	ldr	r1, [pc, #616]	@ (8004174 <main+0x58c>)
 8003f0c:	4898      	ldr	r0, [pc, #608]	@ (8004170 <main+0x588>)
 8003f0e:	f008 fbf1 	bl	800c6f4 <strstr>
 8003f12:	61f8      	str	r0, [r7, #28]
				  strncpy(PhoneNum, start_PhoneNum, end_PhoneNum - start_PhoneNum);
 8003f14:	69fa      	ldr	r2, [r7, #28]
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	6a39      	ldr	r1, [r7, #32]
 8003f1e:	4891      	ldr	r0, [pc, #580]	@ (8004164 <main+0x57c>)
 8003f20:	f008 fbd5 	bl	800c6ce <strncpy>
				  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8003f24:	4b94      	ldr	r3, [pc, #592]	@ (8004178 <main+0x590>)
 8003f26:	9301      	str	r3, [sp, #4]
 8003f28:	4b94      	ldr	r3, [pc, #592]	@ (800417c <main+0x594>)
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	4b8d      	ldr	r3, [pc, #564]	@ (8004164 <main+0x57c>)
 8003f2e:	4a94      	ldr	r2, [pc, #592]	@ (8004180 <main+0x598>)
 8003f30:	2196      	movs	r1, #150	@ 0x96
 8003f32:	488d      	ldr	r0, [pc, #564]	@ (8004168 <main+0x580>)
 8003f34:	f008 fb1c 	bl	800c570 <sniprintf>
						  "{\"phoneNumber\":\"%s\",\"countryDialCode\":\"%s\",\"machineId\":\"%s\"}\r",
						  PhoneNum, countryDialCode, ID);
				  // LOG("DEBUG", data_PostSimCom);
				  //SIM_post
				  if (SIM_Wakeup(3000)){
 8003f38:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003f3c:	f7fe f864 	bl	8002008 <SIM_Wakeup>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <main+0x366>
					  LOG("[ANS]", "FAIL");
 8003f46:	498f      	ldr	r1, [pc, #572]	@ (8004184 <main+0x59c>)
 8003f48:	488f      	ldr	r0, [pc, #572]	@ (8004188 <main+0x5a0>)
 8003f4a:	f7ff fe19 	bl	8003b80 <LOG>
				  }
				  if (!SIMCom_Post(data_PostSimCom, url_identity, 5000)) {
 8003f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f52:	498e      	ldr	r1, [pc, #568]	@ (800418c <main+0x5a4>)
 8003f54:	4884      	ldr	r0, [pc, #528]	@ (8004168 <main+0x580>)
 8003f56:	f7fd feef 	bl	8001d38 <SIMCom_Post>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d133      	bne.n	8003fc8 <main+0x3e0>
					  //LOG("[DEBUG]",(char*)SIM_data);
					  /* User case */
					  // User have  signed in
					  if (strstr((char*)SIM_data, "\"driver\":false")) LOG("[ANS]","OK");
 8003f60:	498b      	ldr	r1, [pc, #556]	@ (8004190 <main+0x5a8>)
 8003f62:	488c      	ldr	r0, [pc, #560]	@ (8004194 <main+0x5ac>)
 8003f64:	f008 fbc6 	bl	800c6f4 <strstr>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d004      	beq.n	8003f78 <main+0x390>
 8003f6e:	498a      	ldr	r1, [pc, #552]	@ (8004198 <main+0x5b0>)
 8003f70:	4885      	ldr	r0, [pc, #532]	@ (8004188 <main+0x5a0>)
 8003f72:	f7ff fe05 	bl	8003b80 <LOG>
 8003f76:	e027      	b.n	8003fc8 <main+0x3e0>
					  // User have not signed in
					  else if (strstr((char*)SIM_data, "\"message\":\"no user found\"")) LOG("[ANS]","REJECT");
 8003f78:	4988      	ldr	r1, [pc, #544]	@ (800419c <main+0x5b4>)
 8003f7a:	4886      	ldr	r0, [pc, #536]	@ (8004194 <main+0x5ac>)
 8003f7c:	f008 fbba 	bl	800c6f4 <strstr>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <main+0x3a8>
 8003f86:	4986      	ldr	r1, [pc, #536]	@ (80041a0 <main+0x5b8>)
 8003f88:	487f      	ldr	r0, [pc, #508]	@ (8004188 <main+0x5a0>)
 8003f8a:	f7ff fdf9 	bl	8003b80 <LOG>
 8003f8e:	e01b      	b.n	8003fc8 <main+0x3e0>
//					  /* Driver case */
					  // driver was allow
					  else if (strstr((char*)SIM_data, "\"driver\":true")) LOG("[ANS]", "DRIVER:TRUE");
 8003f90:	4984      	ldr	r1, [pc, #528]	@ (80041a4 <main+0x5bc>)
 8003f92:	4880      	ldr	r0, [pc, #512]	@ (8004194 <main+0x5ac>)
 8003f94:	f008 fbae 	bl	800c6f4 <strstr>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d004      	beq.n	8003fa8 <main+0x3c0>
 8003f9e:	4982      	ldr	r1, [pc, #520]	@ (80041a8 <main+0x5c0>)
 8003fa0:	4879      	ldr	r0, [pc, #484]	@ (8004188 <main+0x5a0>)
 8003fa2:	f7ff fded 	bl	8003b80 <LOG>
 8003fa6:	e00f      	b.n	8003fc8 <main+0x3e0>
					  // driver was not allow
					  else if (strstr((char*)SIM_data, "\"message\":\"not permitted\"")) LOG("[ANS]", "DRIVER:FALSE");
 8003fa8:	4980      	ldr	r1, [pc, #512]	@ (80041ac <main+0x5c4>)
 8003faa:	487a      	ldr	r0, [pc, #488]	@ (8004194 <main+0x5ac>)
 8003fac:	f008 fba2 	bl	800c6f4 <strstr>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d004      	beq.n	8003fc0 <main+0x3d8>
 8003fb6:	497e      	ldr	r1, [pc, #504]	@ (80041b0 <main+0x5c8>)
 8003fb8:	4873      	ldr	r0, [pc, #460]	@ (8004188 <main+0x5a0>)
 8003fba:	f7ff fde1 	bl	8003b80 <LOG>
 8003fbe:	e003      	b.n	8003fc8 <main+0x3e0>
					  // User case
					  else LOG("[ANS]", "FAIL");
 8003fc0:	4970      	ldr	r1, [pc, #448]	@ (8004184 <main+0x59c>)
 8003fc2:	4871      	ldr	r0, [pc, #452]	@ (8004188 <main+0x5a0>)
 8003fc4:	f7ff fddc 	bl	8003b80 <LOG>
				  }
				  SIM_Sleep(3000);
 8003fc8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003fcc:	f7fd ff8c 	bl	8001ee8 <SIM_Sleep>
				  FUNCTION = SPACE;
 8003fd0:	4b78      	ldr	r3, [pc, #480]	@ (80041b4 <main+0x5cc>)
 8003fd2:	2211      	movs	r2, #17
 8003fd4:	701a      	strb	r2, [r3, #0]
				  break;
 8003fd6:	f000 bd12 	b.w	80049fe <main+0xe16>

			  case POST_UCO:
				  memset(data_PostSimCom,'\0',sizeof(data_PostSimCom));
 8003fda:	2296      	movs	r2, #150	@ 0x96
 8003fdc:	2100      	movs	r1, #0
 8003fde:	4862      	ldr	r0, [pc, #392]	@ (8004168 <main+0x580>)
 8003fe0:	f008 fb3f 	bl	800c662 <memset>
				  //prepare data
				  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 8003fe4:	4b74      	ldr	r3, [pc, #464]	@ (80041b8 <main+0x5d0>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7fc fa1d 	bl	8000428 <__aeabi_f2d>
 8003fee:	4604      	mov	r4, r0
 8003ff0:	460d      	mov	r5, r1
 8003ff2:	4b72      	ldr	r3, [pc, #456]	@ (80041bc <main+0x5d4>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fc fa16 	bl	8000428 <__aeabi_f2d>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004004:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004008:	4b5b      	ldr	r3, [pc, #364]	@ (8004178 <main+0x590>)
 800400a:	9301      	str	r3, [sp, #4]
 800400c:	4b5b      	ldr	r3, [pc, #364]	@ (800417c <main+0x594>)
 800400e:	9300      	str	r3, [sp, #0]
 8004010:	4b54      	ldr	r3, [pc, #336]	@ (8004164 <main+0x57c>)
 8004012:	4a6b      	ldr	r2, [pc, #428]	@ (80041c0 <main+0x5d8>)
 8004014:	2196      	movs	r1, #150	@ 0x96
 8004016:	4854      	ldr	r0, [pc, #336]	@ (8004168 <main+0x580>)
 8004018:	f008 faaa 	bl	800c570 <sniprintf>
						  "{\"phoneNumber\": \"%s\", \"countryDialCode\": \"%s\", \"machineId\": \"%s\", \"oil\": %.2f, \"water\": %.2f}\r",
						  PhoneNum, countryDialCode, ID, oil_weight, water_weight);
				  // LOG("DEBUG", data_PostSimCom);
				  //SIM_post
				  if (SIM_Wakeup(3000)){
 800401c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004020:	f7fd fff2 	bl	8002008 <SIM_Wakeup>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <main+0x44a>
					  LOG("[ANS]", "FAIL");
 800402a:	4956      	ldr	r1, [pc, #344]	@ (8004184 <main+0x59c>)
 800402c:	4856      	ldr	r0, [pc, #344]	@ (8004188 <main+0x5a0>)
 800402e:	f7ff fda7 	bl	8003b80 <LOG>
				  }
				  if(!SIMCom_Post(data_PostSimCom, url_postuco, 5000)) {
 8004032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004036:	4963      	ldr	r1, [pc, #396]	@ (80041c4 <main+0x5dc>)
 8004038:	484b      	ldr	r0, [pc, #300]	@ (8004168 <main+0x580>)
 800403a:	f7fd fe7d 	bl	8001d38 <SIMCom_Post>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d11c      	bne.n	800407e <main+0x496>
					  if (strstr((char *)SIM_data, "true")) {
 8004044:	4960      	ldr	r1, [pc, #384]	@ (80041c8 <main+0x5e0>)
 8004046:	4853      	ldr	r0, [pc, #332]	@ (8004194 <main+0x5ac>)
 8004048:	f008 fb54 	bl	800c6f4 <strstr>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d004      	beq.n	800405c <main+0x474>
						  LOG("[ANS]", "OK");
 8004052:	4951      	ldr	r1, [pc, #324]	@ (8004198 <main+0x5b0>)
 8004054:	484c      	ldr	r0, [pc, #304]	@ (8004188 <main+0x5a0>)
 8004056:	f7ff fd93 	bl	8003b80 <LOG>
 800405a:	e014      	b.n	8004086 <main+0x49e>
					  }
					  else if (strstr((char *)SIM_data, "false")) {
 800405c:	495b      	ldr	r1, [pc, #364]	@ (80041cc <main+0x5e4>)
 800405e:	484d      	ldr	r0, [pc, #308]	@ (8004194 <main+0x5ac>)
 8004060:	f008 fb48 	bl	800c6f4 <strstr>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d004      	beq.n	8004074 <main+0x48c>
						  LOG("[ANS]", "REJECT");
 800406a:	494d      	ldr	r1, [pc, #308]	@ (80041a0 <main+0x5b8>)
 800406c:	4846      	ldr	r0, [pc, #280]	@ (8004188 <main+0x5a0>)
 800406e:	f7ff fd87 	bl	8003b80 <LOG>
 8004072:	e008      	b.n	8004086 <main+0x49e>
					  }
					  else {
						  LOG("[ANS]", "UNDEFINE");
 8004074:	4956      	ldr	r1, [pc, #344]	@ (80041d0 <main+0x5e8>)
 8004076:	4844      	ldr	r0, [pc, #272]	@ (8004188 <main+0x5a0>)
 8004078:	f7ff fd82 	bl	8003b80 <LOG>
 800407c:	e003      	b.n	8004086 <main+0x49e>
					  }
				  }
				  else {
					  LOG("[ANS]", "FAIL");
 800407e:	4941      	ldr	r1, [pc, #260]	@ (8004184 <main+0x59c>)
 8004080:	4841      	ldr	r0, [pc, #260]	@ (8004188 <main+0x5a0>)
 8004082:	f7ff fd7d 	bl	8003b80 <LOG>
				  }
				  SIM_Sleep(3000);
 8004086:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800408a:	f7fd ff2d 	bl	8001ee8 <SIM_Sleep>
				  FUNCTION = SPACE;
 800408e:	4b49      	ldr	r3, [pc, #292]	@ (80041b4 <main+0x5cc>)
 8004090:	2211      	movs	r2, #17
 8004092:	701a      	strb	r2, [r3, #0]
				  break;
 8004094:	f000 bcb3 	b.w	80049fe <main+0xe16>
			  case POST_PER:
				  memset(data_PostSimCom,'\0',sizeof(data_PostSimCom));
 8004098:	2296      	movs	r2, #150	@ 0x96
 800409a:	2100      	movs	r1, #0
 800409c:	4832      	ldr	r0, [pc, #200]	@ (8004168 <main+0x580>)
 800409e:	f008 fae0 	bl	800c662 <memset>
				  //Prepare data
				  value_VolContainer = Ultra_ReadDistance();
 80040a2:	f7fe f847 	bl	8002134 <Ultra_ReadDistance>
 80040a6:	4603      	mov	r3, r0
 80040a8:	4a4a      	ldr	r2, [pc, #296]	@ (80041d4 <main+0x5ec>)
 80040aa:	6013      	str	r3, [r2, #0]
				  value_Voltage = Read_Voltage();
 80040ac:	f7ff f8b4 	bl	8003218 <Read_Voltage>
 80040b0:	4603      	mov	r3, r0
 80040b2:	4a49      	ldr	r2, [pc, #292]	@ (80041d8 <main+0x5f0>)
 80040b4:	6013      	str	r3, [r2, #0]
				  //Prepare data
				  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 80040b6:	4b47      	ldr	r3, [pc, #284]	@ (80041d4 <main+0x5ec>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fc f9b4 	bl	8000428 <__aeabi_f2d>
 80040c0:	4604      	mov	r4, r0
 80040c2:	460d      	mov	r5, r1
 80040c4:	4b44      	ldr	r3, [pc, #272]	@ (80041d8 <main+0x5f0>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7fc f9ad 	bl	8000428 <__aeabi_f2d>
 80040ce:	4602      	mov	r2, r0
 80040d0:	460b      	mov	r3, r1
 80040d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040d6:	e9cd 4500 	strd	r4, r5, [sp]
 80040da:	4b27      	ldr	r3, [pc, #156]	@ (8004178 <main+0x590>)
 80040dc:	4a3f      	ldr	r2, [pc, #252]	@ (80041dc <main+0x5f4>)
 80040de:	2196      	movs	r1, #150	@ 0x96
 80040e0:	4821      	ldr	r0, [pc, #132]	@ (8004168 <main+0x580>)
 80040e2:	f008 fa45 	bl	800c570 <sniprintf>
						  "{\"machineId\": \"%s\", \"volume\": %.2f, \"battery\": %.2f}\r",
						  ID, value_VolContainer, value_Voltage);
				  // LOG("DEBUG", data_PostSimCom);
				  //SIM_post
				  if (SIM_Wakeup(3000)){
 80040e6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80040ea:	f7fd ff8d 	bl	8002008 <SIM_Wakeup>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d003      	beq.n	80040fc <main+0x514>
					  LOG("[ANS]", "FAIL");
 80040f4:	4923      	ldr	r1, [pc, #140]	@ (8004184 <main+0x59c>)
 80040f6:	4824      	ldr	r0, [pc, #144]	@ (8004188 <main+0x5a0>)
 80040f8:	f7ff fd42 	bl	8003b80 <LOG>
				  }
				  if (!SIMCom_Post(data_PostSimCom, url_postper, 5000)) {
 80040fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004100:	4937      	ldr	r1, [pc, #220]	@ (80041e0 <main+0x5f8>)
 8004102:	4819      	ldr	r0, [pc, #100]	@ (8004168 <main+0x580>)
 8004104:	f7fd fe18 	bl	8001d38 <SIMCom_Post>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d11c      	bne.n	8004148 <main+0x560>
					  if (strstr((char *)SIM_data, "true")) {
 800410e:	492e      	ldr	r1, [pc, #184]	@ (80041c8 <main+0x5e0>)
 8004110:	4820      	ldr	r0, [pc, #128]	@ (8004194 <main+0x5ac>)
 8004112:	f008 faef 	bl	800c6f4 <strstr>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d004      	beq.n	8004126 <main+0x53e>
						  LOG("[ANS]", "OK");
 800411c:	491e      	ldr	r1, [pc, #120]	@ (8004198 <main+0x5b0>)
 800411e:	481a      	ldr	r0, [pc, #104]	@ (8004188 <main+0x5a0>)
 8004120:	f7ff fd2e 	bl	8003b80 <LOG>
 8004124:	e014      	b.n	8004150 <main+0x568>
					  }
					  else if (strstr((char *)SIM_data, "false")) {
 8004126:	4929      	ldr	r1, [pc, #164]	@ (80041cc <main+0x5e4>)
 8004128:	481a      	ldr	r0, [pc, #104]	@ (8004194 <main+0x5ac>)
 800412a:	f008 fae3 	bl	800c6f4 <strstr>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d004      	beq.n	800413e <main+0x556>
						  LOG("[ANS]", "REJECT");
 8004134:	491a      	ldr	r1, [pc, #104]	@ (80041a0 <main+0x5b8>)
 8004136:	4814      	ldr	r0, [pc, #80]	@ (8004188 <main+0x5a0>)
 8004138:	f7ff fd22 	bl	8003b80 <LOG>
 800413c:	e008      	b.n	8004150 <main+0x568>
					  }
					  else {
						  LOG("[ANS]", "UNDEFINE");
 800413e:	4924      	ldr	r1, [pc, #144]	@ (80041d0 <main+0x5e8>)
 8004140:	4811      	ldr	r0, [pc, #68]	@ (8004188 <main+0x5a0>)
 8004142:	f7ff fd1d 	bl	8003b80 <LOG>
 8004146:	e003      	b.n	8004150 <main+0x568>
					  }
				  } else {
					  LOG("[ANS]", "FAIL");
 8004148:	490e      	ldr	r1, [pc, #56]	@ (8004184 <main+0x59c>)
 800414a:	480f      	ldr	r0, [pc, #60]	@ (8004188 <main+0x5a0>)
 800414c:	f7ff fd18 	bl	8003b80 <LOG>
				  }
				  SIM_Sleep(3000);
 8004150:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004154:	f7fd fec8 	bl	8001ee8 <SIM_Sleep>
				  FUNCTION = SPACE;
 8004158:	4b16      	ldr	r3, [pc, #88]	@ (80041b4 <main+0x5cc>)
 800415a:	2211      	movs	r2, #17
 800415c:	701a      	strb	r2, [r3, #0]
				  break;
 800415e:	f000 bc4e 	b.w	80049fe <main+0xe16>
 8004162:	bf00      	nop
 8004164:	20001040 	.word	0x20001040
 8004168:	20001054 	.word	0x20001054
 800416c:	0800f3f0 	.word	0x0800f3f0
 8004170:	20000c54 	.word	0x20000c54
 8004174:	0800f3f8 	.word	0x0800f3f8
 8004178:	0800f800 	.word	0x0800f800
 800417c:	0800f80c 	.word	0x0800f80c
 8004180:	0800f510 	.word	0x0800f510
 8004184:	0800f508 	.word	0x0800f508
 8004188:	0800f3ac 	.word	0x0800f3ac
 800418c:	0800f83c 	.word	0x0800f83c
 8004190:	0800f550 	.word	0x0800f550
 8004194:	200006b8 	.word	0x200006b8
 8004198:	0800f500 	.word	0x0800f500
 800419c:	0800f560 	.word	0x0800f560
 80041a0:	0800f57c 	.word	0x0800f57c
 80041a4:	0800f584 	.word	0x0800f584
 80041a8:	0800f594 	.word	0x0800f594
 80041ac:	0800f5a0 	.word	0x0800f5a0
 80041b0:	0800f5bc 	.word	0x0800f5bc
 80041b4:	20001158 	.word	0x20001158
 80041b8:	20000050 	.word	0x20000050
 80041bc:	2000004c 	.word	0x2000004c
 80041c0:	0800f5cc 	.word	0x0800f5cc
 80041c4:	0800f864 	.word	0x0800f864
 80041c8:	0800f62c 	.word	0x0800f62c
 80041cc:	0800f634 	.word	0x0800f634
 80041d0:	0800f63c 	.word	0x0800f63c
 80041d4:	20001150 	.word	0x20001150
 80041d8:	20001154 	.word	0x20001154
 80041dc:	0800f648 	.word	0x0800f648
 80041e0:	0800f810 	.word	0x0800f810

			  case OPEN_INPUT:
				  /*Control motor*/
				  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_SET);
 80041e4:	2201      	movs	r2, #1
 80041e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80041ea:	4898      	ldr	r0, [pc, #608]	@ (800444c <main+0x864>)
 80041ec:	f002 fc89 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 80041f0:	2200      	movs	r2, #0
 80041f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041f6:	4895      	ldr	r0, [pc, #596]	@ (800444c <main+0x864>)
 80041f8:	f002 fc83 	bl	8006b02 <HAL_GPIO_WritePin>
				  /*Close valve*/
				  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 80041fc:	2201      	movs	r2, #1
 80041fe:	2180      	movs	r1, #128	@ 0x80
 8004200:	4893      	ldr	r0, [pc, #588]	@ (8004450 <main+0x868>)
 8004202:	f002 fc7e 	bl	8006b02 <HAL_GPIO_WritePin>
				  /*Transmit to header*/
				  value_LoadCell_open  = HX711_Get_CombinedMass(&scale1, &scale2, 10, 2000);
 8004206:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800420a:	220a      	movs	r2, #10
 800420c:	4991      	ldr	r1, [pc, #580]	@ (8004454 <main+0x86c>)
 800420e:	4892      	ldr	r0, [pc, #584]	@ (8004458 <main+0x870>)
 8004210:	f7fd fb12 	bl	8001838 <HX711_Get_CombinedMass>
 8004214:	4603      	mov	r3, r0
 8004216:	4a91      	ldr	r2, [pc, #580]	@ (800445c <main+0x874>)
 8004218:	6013      	str	r3, [r2, #0]
				  LOG("[ANS]", "OK");
 800421a:	4991      	ldr	r1, [pc, #580]	@ (8004460 <main+0x878>)
 800421c:	4891      	ldr	r0, [pc, #580]	@ (8004464 <main+0x87c>)
 800421e:	f7ff fcaf 	bl	8003b80 <LOG>
				  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader), "value_LoadCell_open = %f", value_LoadCell_open);
 8004222:	4b8e      	ldr	r3, [pc, #568]	@ (800445c <main+0x874>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f7fc f8fe 	bl	8000428 <__aeabi_f2d>
 800422c:	4602      	mov	r2, r0
 800422e:	460b      	mov	r3, r1
 8004230:	e9cd 2300 	strd	r2, r3, [sp]
 8004234:	4a8c      	ldr	r2, [pc, #560]	@ (8004468 <main+0x880>)
 8004236:	2164      	movs	r1, #100	@ 0x64
 8004238:	488c      	ldr	r0, [pc, #560]	@ (800446c <main+0x884>)
 800423a:	f008 f999 	bl	800c570 <sniprintf>
				  FUNCTION = SPACE;
 800423e:	4b8c      	ldr	r3, [pc, #560]	@ (8004470 <main+0x888>)
 8004240:	2211      	movs	r2, #17
 8004242:	701a      	strb	r2, [r3, #0]
				  break;
 8004244:	e3db      	b.n	80049fe <main+0xe16>
			  case CLOSE_INPUT:
				  /*Control motor*/
				  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_RESET);
 8004246:	2200      	movs	r2, #0
 8004248:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800424c:	487f      	ldr	r0, [pc, #508]	@ (800444c <main+0x864>)
 800424e:	f002 fc58 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_SET);
 8004252:	2201      	movs	r2, #1
 8004254:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004258:	487c      	ldr	r0, [pc, #496]	@ (800444c <main+0x864>)
 800425a:	f002 fc52 	bl	8006b02 <HAL_GPIO_WritePin>

				  /*Take value from sensor*/
				  // load cell and tof sensor
				  distance_Tof = VL53L0X_ReadDistance(&distanceStr, offset_DistanceTof); //(mm)
 800425e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8004260:	f107 0310 	add.w	r3, r7, #16
 8004264:	4611      	mov	r1, r2
 8004266:	4618      	mov	r0, r3
 8004268:	f7fe f810 	bl	800228c <VL53L0X_ReadDistance>
 800426c:	4603      	mov	r3, r0
 800426e:	4a81      	ldr	r2, [pc, #516]	@ (8004474 <main+0x88c>)
 8004270:	6013      	str	r3, [r2, #0]
				  value_LoadCell_close = HX711_Get_CombinedMass(&scale1, &scale2, 10, 2000);
 8004272:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004276:	220a      	movs	r2, #10
 8004278:	4976      	ldr	r1, [pc, #472]	@ (8004454 <main+0x86c>)
 800427a:	4877      	ldr	r0, [pc, #476]	@ (8004458 <main+0x870>)
 800427c:	f7fd fadc 	bl	8001838 <HX711_Get_CombinedMass>
 8004280:	4603      	mov	r3, r0
 8004282:	4a7d      	ldr	r2, [pc, #500]	@ (8004478 <main+0x890>)
 8004284:	6013      	str	r3, [r2, #0]
				  // water sensor
				  value_LoadCell_real = value_LoadCell_close - value_LoadCell_open;
 8004286:	4b7c      	ldr	r3, [pc, #496]	@ (8004478 <main+0x890>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a74      	ldr	r2, [pc, #464]	@ (800445c <main+0x874>)
 800428c:	6812      	ldr	r2, [r2, #0]
 800428e:	4611      	mov	r1, r2
 8004290:	4618      	mov	r0, r3
 8004292:	f7fc fc6d 	bl	8000b70 <__aeabi_fsub>
 8004296:	4603      	mov	r3, r0
 8004298:	461a      	mov	r2, r3
 800429a:	4b78      	ldr	r3, [pc, #480]	@ (800447c <main+0x894>)
 800429c:	601a      	str	r2, [r3, #0]
				  watersensor_value = WATER_ReadHeightMM(220);   //(mm)
 800429e:	20dc      	movs	r0, #220	@ 0xdc
 80042a0:	f7ff fa2e 	bl	8003700 <WATER_ReadHeightMM_Quick>
 80042a4:	4603      	mov	r3, r0
 80042a6:	4a76      	ldr	r2, [pc, #472]	@ (8004480 <main+0x898>)
 80042a8:	6013      	str	r3, [r2, #0]
				  water_weight = WATER_ReadLastOn(220);     //last_on index
 80042aa:	20dc      	movs	r0, #220	@ 0xdc
 80042ac:	f7ff fa5e 	bl	800376c <WATER_ReadLastOn_Quick>
 80042b0:	4603      	mov	r3, r0
 80042b2:	4a74      	ldr	r2, [pc, #464]	@ (8004484 <main+0x89c>)
 80042b4:	6013      	str	r3, [r2, #0]
				  /*Turn off the sensor*/
				  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 80042b6:	2201      	movs	r2, #1
 80042b8:	2102      	movs	r1, #2
 80042ba:	4864      	ldr	r0, [pc, #400]	@ (800444c <main+0x864>)
 80042bc:	f002 fc21 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_Delay(500);
 80042c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80042c4:	f001 fad8 	bl	8005878 <HAL_Delay>
//				  volume_WS = VolumeTotal(water_weight*5) + 0.025f;
//				  volume_total = VolumeTotal(16 - (distance_Tof / 10)); //liter unit
//				  volume_oil = (volume_total - value_LoadCell) / 0.085; //l iter unit
//				  volume_water = volume_total - volume_oil;
				  //Transmit to header
				  oil_weight = value_LoadCell_real - water_weight;
 80042c8:	4b6c      	ldr	r3, [pc, #432]	@ (800447c <main+0x894>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a6d      	ldr	r2, [pc, #436]	@ (8004484 <main+0x89c>)
 80042ce:	6812      	ldr	r2, [r2, #0]
 80042d0:	4611      	mov	r1, r2
 80042d2:	4618      	mov	r0, r3
 80042d4:	f7fc fc4c 	bl	8000b70 <__aeabi_fsub>
 80042d8:	4603      	mov	r3, r0
 80042da:	461a      	mov	r2, r3
 80042dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004488 <main+0x8a0>)
 80042de:	601a      	str	r2, [r3, #0]
				  memset(data_TransmitHeader,'\0',sizeof(data_TransmitHeader));
 80042e0:	2264      	movs	r2, #100	@ 0x64
 80042e2:	2100      	movs	r1, #0
 80042e4:	4861      	ldr	r0, [pc, #388]	@ (800446c <main+0x884>)
 80042e6:	f008 f9bc 	bl	800c662 <memset>
				  snprintf(data_TransmitHeader, 40, "O%.2fW%.2fE", oil_weight, water_weight);
 80042ea:	4b67      	ldr	r3, [pc, #412]	@ (8004488 <main+0x8a0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fc f89a 	bl	8000428 <__aeabi_f2d>
 80042f4:	4604      	mov	r4, r0
 80042f6:	460d      	mov	r5, r1
 80042f8:	4b62      	ldr	r3, [pc, #392]	@ (8004484 <main+0x89c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7fc f893 	bl	8000428 <__aeabi_f2d>
 8004302:	4602      	mov	r2, r0
 8004304:	460b      	mov	r3, r1
 8004306:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800430a:	e9cd 4500 	strd	r4, r5, [sp]
 800430e:	4a5f      	ldr	r2, [pc, #380]	@ (800448c <main+0x8a4>)
 8004310:	2128      	movs	r1, #40	@ 0x28
 8004312:	4856      	ldr	r0, [pc, #344]	@ (800446c <main+0x884>)
 8004314:	f008 f92c 	bl	800c570 <sniprintf>
				  LOG("[ANS]", data_TransmitHeader);
 8004318:	4954      	ldr	r1, [pc, #336]	@ (800446c <main+0x884>)
 800431a:	4852      	ldr	r0, [pc, #328]	@ (8004464 <main+0x87c>)
 800431c:	f7ff fc30 	bl	8003b80 <LOG>
				  // debug for water sensor
//				  if (watersensor_value < 0) {
//					  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader), "WS_Value=%.2f ml", volume_WS);
//					  LOG("[DEBUG]", data_TransmitHeader);
//				  }
				  FUNCTION = SPACE;
 8004320:	4b53      	ldr	r3, [pc, #332]	@ (8004470 <main+0x888>)
 8004322:	2211      	movs	r2, #17
 8004324:	701a      	strb	r2, [r3, #0]
				  break;
 8004326:	e36a      	b.n	80049fe <main+0xe16>
			  case UNLOCK_DOOR:
          /* unlock big door for driver */
				  HAL_GPIO_WritePin(LOCK_GPIO_Port, LOCK_Pin, GPIO_PIN_SET);
 8004328:	2201      	movs	r2, #1
 800432a:	2140      	movs	r1, #64	@ 0x40
 800432c:	4848      	ldr	r0, [pc, #288]	@ (8004450 <main+0x868>)
 800432e:	f002 fbe8 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_Delay(500);
 8004332:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004336:	f001 fa9f 	bl	8005878 <HAL_Delay>
				  HAL_GPIO_WritePin(LOCK_GPIO_Port, LOCK_Pin, GPIO_PIN_RESET);
 800433a:	2200      	movs	r2, #0
 800433c:	2140      	movs	r1, #64	@ 0x40
 800433e:	4844      	ldr	r0, [pc, #272]	@ (8004450 <main+0x868>)
 8004340:	f002 fbdf 	bl	8006b02 <HAL_GPIO_WritePin>
				  /*Transmit to header*/
				  LOG("[ANS]", "OK");
 8004344:	4946      	ldr	r1, [pc, #280]	@ (8004460 <main+0x878>)
 8004346:	4847      	ldr	r0, [pc, #284]	@ (8004464 <main+0x87c>)
 8004348:	f7ff fc1a 	bl	8003b80 <LOG>
				  FUNCTION = SPACE;
 800434c:	4b48      	ldr	r3, [pc, #288]	@ (8004470 <main+0x888>)
 800434e:	2211      	movs	r2, #17
 8004350:	701a      	strb	r2, [r3, #0]
				  break;
 8004352:	e354      	b.n	80049fe <main+0xe16>
			  case SLEEP:
				  //Turn off device
				  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);      //Turn off sensor source
 8004354:	2201      	movs	r2, #1
 8004356:	2102      	movs	r1, #2
 8004358:	483c      	ldr	r0, [pc, #240]	@ (800444c <main+0x864>)
 800435a:	f002 fbd2 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);          //Turn off the led
 800435e:	2200      	movs	r2, #0
 8004360:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004364:	4839      	ldr	r0, [pc, #228]	@ (800444c <main+0x864>)
 8004366:	f002 fbcc 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_ADC_DeInit(&hadc1);
 800436a:	4849      	ldr	r0, [pc, #292]	@ (8004490 <main+0x8a8>)
 800436c:	f001 fb9c 	bl	8005aa8 <HAL_ADC_DeInit>
				  HAL_ADC_DeInit(&hadc2);
 8004370:	4848      	ldr	r0, [pc, #288]	@ (8004494 <main+0x8ac>)
 8004372:	f001 fb99 	bl	8005aa8 <HAL_ADC_DeInit>

				  HAL_GPIO_DeInit(LOCK_GPIO_Port, LOCK_Pin);
 8004376:	2140      	movs	r1, #64	@ 0x40
 8004378:	4835      	ldr	r0, [pc, #212]	@ (8004450 <main+0x868>)
 800437a:	f002 faef 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(VALVE_GPIO_Port, VALVE_Pin);
 800437e:	2180      	movs	r1, #128	@ 0x80
 8004380:	4833      	ldr	r0, [pc, #204]	@ (8004450 <main+0x868>)
 8004382:	f002 faeb 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(DAEGUN_LOAD_GPIO_Port, DAEGUN_LOAD_Pin);
 8004386:	2101      	movs	r1, #1
 8004388:	4830      	ldr	r0, [pc, #192]	@ (800444c <main+0x864>)
 800438a:	f002 fae7 	bl	800695c <HAL_GPIO_DeInit>
				  //HAL_GPIO_DeInit(DEVICE_GPIO_Port, DEVICE_Pin);
				  HAL_GPIO_DeInit(LED_GPIO_Port, LED_Pin);
 800438e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004392:	482e      	ldr	r0, [pc, #184]	@ (800444c <main+0x864>)
 8004394:	f002 fae2 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(Door_IN1_GPIO_Port, Door_IN1_Pin);
 8004398:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800439c:	482b      	ldr	r0, [pc, #172]	@ (800444c <main+0x864>)
 800439e:	f002 fadd 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(Door_IN2_GPIO_Port, Door_IN2_Pin);
 80043a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80043a6:	4829      	ldr	r0, [pc, #164]	@ (800444c <main+0x864>)
 80043a8:	f002 fad8 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(U_Trig_GPIO_Port, U_Trig_Pin);
 80043ac:	2108      	movs	r1, #8
 80043ae:	4827      	ldr	r0, [pc, #156]	@ (800444c <main+0x864>)
 80043b0:	f002 fad4 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(U_Echo_GPIO_Port, U_Echo_Pin);
 80043b4:	2110      	movs	r1, #16
 80043b6:	4825      	ldr	r0, [pc, #148]	@ (800444c <main+0x864>)
 80043b8:	f002 fad0 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(LC_SCK_GPIO_Port, LC_SCK_Pin);
 80043bc:	2120      	movs	r1, #32
 80043be:	4823      	ldr	r0, [pc, #140]	@ (800444c <main+0x864>)
 80043c0:	f002 facc 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(LC_Data1_GPIO_Port, LC_Data1_Pin);
 80043c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80043c8:	4820      	ldr	r0, [pc, #128]	@ (800444c <main+0x864>)
 80043ca:	f002 fac7 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_GPIO_DeInit(LC_Data2_GPIO_Port, LC_Data2_Pin);
 80043ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80043d2:	481e      	ldr	r0, [pc, #120]	@ (800444c <main+0x864>)
 80043d4:	f002 fac2 	bl	800695c <HAL_GPIO_DeInit>
				  HAL_I2C_DeInit(&hi2c1);
 80043d8:	482f      	ldr	r0, [pc, #188]	@ (8004498 <main+0x8b0>)
 80043da:	f002 fd07 	bl	8006dec <HAL_I2C_DeInit>
				  //Transmit to header
				  flag_EXTI = true;
 80043de:	4b2f      	ldr	r3, [pc, #188]	@ (800449c <main+0x8b4>)
 80043e0:	2201      	movs	r2, #1
 80043e2:	701a      	strb	r2, [r3, #0]
				  LOG("[ANS]", "STM_SLEEP");
 80043e4:	492e      	ldr	r1, [pc, #184]	@ (80044a0 <main+0x8b8>)
 80043e6:	481f      	ldr	r0, [pc, #124]	@ (8004464 <main+0x87c>)
 80043e8:	f7ff fbca 	bl	8003b80 <LOG>
				  //Sleep
				  HAL_SuspendTick();
 80043ec:	f001 fa68 	bl	80058c0 <HAL_SuspendTick>
				  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80043f0:	2101      	movs	r1, #1
 80043f2:	2001      	movs	r0, #1
 80043f4:	f003 ff9a 	bl	800832c <HAL_PWR_EnterSTOPMode>
				  /* NEXT WAKEUP START HERE */
				  HAL_ResumeTick();
 80043f8:	f001 fa70 	bl	80058dc <HAL_ResumeTick>
				  /* Start up peripheral device */
				  SystemClock_Config();
 80043fc:	f000 fb36 	bl	8004a6c <SystemClock_Config>
				  MX_USART1_UART_Init();
 8004400:	f000 fcf2 	bl	8004de8 <MX_USART1_UART_Init>
				  MX_USART2_UART_Init();
 8004404:	f000 fd1a 	bl	8004e3c <MX_USART2_UART_Init>
				  /* Start uart receive end */
				  HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 8004408:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800440c:	4925      	ldr	r1, [pc, #148]	@ (80044a4 <main+0x8bc>)
 800440e:	4826      	ldr	r0, [pc, #152]	@ (80044a8 <main+0x8c0>)
 8004410:	f005 ff57 	bl	800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>
				  HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 8004414:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004418:	4924      	ldr	r1, [pc, #144]	@ (80044ac <main+0x8c4>)
 800441a:	4825      	ldr	r0, [pc, #148]	@ (80044b0 <main+0x8c8>)
 800441c:	f005 ff51 	bl	800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>
				  /* Start up communication protocol */
				  MX_ADC1_Init();
 8004420:	f000 fb84 	bl	8004b2c <MX_ADC1_Init>
				  MX_ADC2_Init();
 8004424:	f000 fbc0 	bl	8004ba8 <MX_ADC2_Init>
				  MX_GPIO_Init();
 8004428:	f000 fd32 	bl	8004e90 <MX_GPIO_Init>
				  MX_I2C1_Init();
 800442c:	f000 fbfa 	bl	8004c24 <MX_I2C1_Init>
				  /* Disable wake up flag */
				  flag_EXTI = false;
 8004430:	4b1a      	ldr	r3, [pc, #104]	@ (800449c <main+0x8b4>)
 8004432:	2200      	movs	r2, #0
 8004434:	701a      	strb	r2, [r3, #0]
				  LOG("[ANS]", "STM_WAKE_UP");
 8004436:	491f      	ldr	r1, [pc, #124]	@ (80044b4 <main+0x8cc>)
 8004438:	480a      	ldr	r0, [pc, #40]	@ (8004464 <main+0x87c>)
 800443a:	f7ff fba1 	bl	8003b80 <LOG>
				  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); //Turn on the led
 800443e:	2201      	movs	r2, #1
 8004440:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004444:	4801      	ldr	r0, [pc, #4]	@ (800444c <main+0x864>)
 8004446:	f002 fb5c 	bl	8006b02 <HAL_GPIO_WritePin>
				  break;
 800444a:	e2d8      	b.n	80049fe <main+0xe16>
 800444c:	40010c00 	.word	0x40010c00
 8004450:	40010800 	.word	0x40010800
 8004454:	2000131c 	.word	0x2000131c
 8004458:	20001304 	.word	0x20001304
 800445c:	20000040 	.word	0x20000040
 8004460:	0800f500 	.word	0x0800f500
 8004464:	0800f3ac 	.word	0x0800f3ac
 8004468:	0800f680 	.word	0x0800f680
 800446c:	200010ec 	.word	0x200010ec
 8004470:	20001158 	.word	0x20001158
 8004474:	2000003c 	.word	0x2000003c
 8004478:	20000044 	.word	0x20000044
 800447c:	20000048 	.word	0x20000048
 8004480:	20000054 	.word	0x20000054
 8004484:	2000004c 	.word	0x2000004c
 8004488:	20000050 	.word	0x20000050
 800448c:	0800f69c 	.word	0x0800f69c
 8004490:	2000115c 	.word	0x2000115c
 8004494:	2000118c 	.word	0x2000118c
 8004498:	200011bc 	.word	0x200011bc
 800449c:	2000103d 	.word	0x2000103d
 80044a0:	0800f6a8 	.word	0x0800f6a8
 80044a4:	20000c54 	.word	0x20000c54
 80044a8:	2000126c 	.word	0x2000126c
 80044ac:	200008ac 	.word	0x200008ac
 80044b0:	200012b4 	.word	0x200012b4
 80044b4:	0800f6b4 	.word	0x0800f6b4
			  case ALARM_WAKEUP:
				  uint16_t error_code1 = 0;
 80044b8:	2300      	movs	r3, #0
 80044ba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				  LOG("[CMD]", "UPDATE");
 80044bc:	4998      	ldr	r1, [pc, #608]	@ (8004720 <main+0xb38>)
 80044be:	4899      	ldr	r0, [pc, #612]	@ (8004724 <main+0xb3c>)
 80044c0:	f7ff fb5e 	bl	8003b80 <LOG>
				  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET); //Turn on sensor
 80044c4:	2200      	movs	r2, #0
 80044c6:	2102      	movs	r1, #2
 80044c8:	4897      	ldr	r0, [pc, #604]	@ (8004728 <main+0xb40>)
 80044ca:	f002 fb1a 	bl	8006b02 <HAL_GPIO_WritePin>

				  initVL53L0X(1, &hi2c1);
 80044ce:	4997      	ldr	r1, [pc, #604]	@ (800472c <main+0xb44>)
 80044d0:	2001      	movs	r0, #1
 80044d2:	f7fe f813 	bl	80024fc <initVL53L0X>
				  HX711_Init(&scale1, LC_Data1_GPIO_Port, LC_Data1_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 80044d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044d8:	9301      	str	r3, [sp, #4]
 80044da:	2320      	movs	r3, #32
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	4b92      	ldr	r3, [pc, #584]	@ (8004728 <main+0xb40>)
 80044e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044e4:	4990      	ldr	r1, [pc, #576]	@ (8004728 <main+0xb40>)
 80044e6:	4892      	ldr	r0, [pc, #584]	@ (8004730 <main+0xb48>)
 80044e8:	f7fd f87e 	bl	80015e8 <HX711_Init>
				  HX711_Init(&scale2, LC_Data2_GPIO_Port, LC_Data2_Pin, LC_SCK_GPIO_Port, LC_SCK_Pin, calibration_factor);
 80044ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ee:	9301      	str	r3, [sp, #4]
 80044f0:	2320      	movs	r3, #32
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	4b8c      	ldr	r3, [pc, #560]	@ (8004728 <main+0xb40>)
 80044f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044fa:	498b      	ldr	r1, [pc, #556]	@ (8004728 <main+0xb40>)
 80044fc:	488d      	ldr	r0, [pc, #564]	@ (8004734 <main+0xb4c>)
 80044fe:	f7fd f873 	bl	80015e8 <HX711_Init>

				  if (SIM_Wakeup(3000) != 0) {
 8004502:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004506:	f7fd fd7f 	bl	8002008 <SIM_Wakeup>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d002      	beq.n	8004516 <main+0x92e>
					  error_code1 += 1;
 8004510:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004512:	3301      	adds	r3, #1
 8004514:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				  }
				  if (VL53L0X_OFFSET(&distanceStr) == -1.0f) {
 8004516:	f107 0310 	add.w	r3, r7, #16
 800451a:	4618      	mov	r0, r3
 800451c:	f7fd fe84 	bl	8002228 <VL53L0X_OFFSET>
 8004520:	4603      	mov	r3, r0
 8004522:	4985      	ldr	r1, [pc, #532]	@ (8004738 <main+0xb50>)
 8004524:	4618      	mov	r0, r3
 8004526:	f7fc fdc1 	bl	80010ac <__aeabi_fcmpeq>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d002      	beq.n	8004536 <main+0x94e>
					  error_code1 += 10;
 8004530:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004532:	330a      	adds	r3, #10
 8004534:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				  }
				  if (Ultra_ReadDistance() == -1.0f) {
 8004536:	f7fd fdfd 	bl	8002134 <Ultra_ReadDistance>
 800453a:	4603      	mov	r3, r0
 800453c:	497e      	ldr	r1, [pc, #504]	@ (8004738 <main+0xb50>)
 800453e:	4618      	mov	r0, r3
 8004540:	f7fc fdb4 	bl	80010ac <__aeabi_fcmpeq>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d002      	beq.n	8004550 <main+0x968>
					  error_code1 += 100;
 800454a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800454c:	3364      	adds	r3, #100	@ 0x64
 800454e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				  }
				  if ((HX711_Tare(&scale1, 10, 2000) == -1.0f) || (HX711_Tare(&scale2, 10, 2000) == -1.0f)) {
 8004550:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004554:	210a      	movs	r1, #10
 8004556:	4876      	ldr	r0, [pc, #472]	@ (8004730 <main+0xb48>)
 8004558:	f7fd f8e8 	bl	800172c <HX711_Tare>
 800455c:	4603      	mov	r3, r0
 800455e:	4976      	ldr	r1, [pc, #472]	@ (8004738 <main+0xb50>)
 8004560:	4618      	mov	r0, r3
 8004562:	f7fc fda3 	bl	80010ac <__aeabi_fcmpeq>
 8004566:	4603      	mov	r3, r0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10d      	bne.n	8004588 <main+0x9a0>
 800456c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004570:	210a      	movs	r1, #10
 8004572:	4870      	ldr	r0, [pc, #448]	@ (8004734 <main+0xb4c>)
 8004574:	f7fd f8da 	bl	800172c <HX711_Tare>
 8004578:	4603      	mov	r3, r0
 800457a:	496f      	ldr	r1, [pc, #444]	@ (8004738 <main+0xb50>)
 800457c:	4618      	mov	r0, r3
 800457e:	f7fc fd95 	bl	80010ac <__aeabi_fcmpeq>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <main+0x9a8>
					  error_code1 += 1000;
 8004588:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800458a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800458e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
				  }
				  //Prepare data
				  value_VolContainer = Ultra_ReadDistance();
 8004590:	f7fd fdd0 	bl	8002134 <Ultra_ReadDistance>
 8004594:	4603      	mov	r3, r0
 8004596:	4a69      	ldr	r2, [pc, #420]	@ (800473c <main+0xb54>)
 8004598:	6013      	str	r3, [r2, #0]
				  value_Voltage = Read_Voltage();
 800459a:	f7fe fe3d 	bl	8003218 <Read_Voltage>
 800459e:	4603      	mov	r3, r0
 80045a0:	4a67      	ldr	r2, [pc, #412]	@ (8004740 <main+0xb58>)
 80045a2:	6013      	str	r3, [r2, #0]
				  //Prepare data
				  snprintf(data_PostSimCom, sizeof(data_PostSimCom),
 80045a4:	4b65      	ldr	r3, [pc, #404]	@ (800473c <main+0xb54>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fb ff3d 	bl	8000428 <__aeabi_f2d>
 80045ae:	4604      	mov	r4, r0
 80045b0:	460d      	mov	r5, r1
 80045b2:	4b63      	ldr	r3, [pc, #396]	@ (8004740 <main+0xb58>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fb ff36 	bl	8000428 <__aeabi_f2d>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80045c4:	e9cd 4500 	strd	r4, r5, [sp]
 80045c8:	4b5e      	ldr	r3, [pc, #376]	@ (8004744 <main+0xb5c>)
 80045ca:	4a5f      	ldr	r2, [pc, #380]	@ (8004748 <main+0xb60>)
 80045cc:	2196      	movs	r1, #150	@ 0x96
 80045ce:	485f      	ldr	r0, [pc, #380]	@ (800474c <main+0xb64>)
 80045d0:	f007 ffce 	bl	800c570 <sniprintf>
						  "{\"machineId\": \"%s\", \"volume\": %.2f, \"battery\": %.2f}\r",
						  ID, value_VolContainer, value_Voltage);
				  // LOG("DEBUG", data_PostSimCom);
				  //SIM_post
				  if (SIM_Wakeup(3000)){
 80045d4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80045d8:	f7fd fd16 	bl	8002008 <SIM_Wakeup>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <main+0xa02>
					  LOG("[ANS]", "FAIL");
 80045e2:	495b      	ldr	r1, [pc, #364]	@ (8004750 <main+0xb68>)
 80045e4:	485b      	ldr	r0, [pc, #364]	@ (8004754 <main+0xb6c>)
 80045e6:	f7ff facb 	bl	8003b80 <LOG>
				  }
				  if (!SIMCom_Post(data_PostSimCom, url_postper, 5000)) {
 80045ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ee:	495a      	ldr	r1, [pc, #360]	@ (8004758 <main+0xb70>)
 80045f0:	4856      	ldr	r0, [pc, #344]	@ (800474c <main+0xb64>)
 80045f2:	f7fd fba1 	bl	8001d38 <SIMCom_Post>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d11c      	bne.n	8004636 <main+0xa4e>
					  if (strstr((char *)SIM_data, "true")) {
 80045fc:	4957      	ldr	r1, [pc, #348]	@ (800475c <main+0xb74>)
 80045fe:	4858      	ldr	r0, [pc, #352]	@ (8004760 <main+0xb78>)
 8004600:	f008 f878 	bl	800c6f4 <strstr>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d004      	beq.n	8004614 <main+0xa2c>
						  LOG("[ANS]", "OK");
 800460a:	4956      	ldr	r1, [pc, #344]	@ (8004764 <main+0xb7c>)
 800460c:	4851      	ldr	r0, [pc, #324]	@ (8004754 <main+0xb6c>)
 800460e:	f7ff fab7 	bl	8003b80 <LOG>
 8004612:	e014      	b.n	800463e <main+0xa56>
					  }
					  else if (strstr((char *)SIM_data, "false")) {
 8004614:	4954      	ldr	r1, [pc, #336]	@ (8004768 <main+0xb80>)
 8004616:	4852      	ldr	r0, [pc, #328]	@ (8004760 <main+0xb78>)
 8004618:	f008 f86c 	bl	800c6f4 <strstr>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d004      	beq.n	800462c <main+0xa44>
						  LOG("[ANS]", "REJECT");
 8004622:	4952      	ldr	r1, [pc, #328]	@ (800476c <main+0xb84>)
 8004624:	484b      	ldr	r0, [pc, #300]	@ (8004754 <main+0xb6c>)
 8004626:	f7ff faab 	bl	8003b80 <LOG>
 800462a:	e008      	b.n	800463e <main+0xa56>
					  }
					  else {
						  LOG("[ANS]", "UNDEFINE");
 800462c:	4950      	ldr	r1, [pc, #320]	@ (8004770 <main+0xb88>)
 800462e:	4849      	ldr	r0, [pc, #292]	@ (8004754 <main+0xb6c>)
 8004630:	f7ff faa6 	bl	8003b80 <LOG>
 8004634:	e003      	b.n	800463e <main+0xa56>
					  }
				  } else {
					  LOG("[ANS]", "FAIL");
 8004636:	4946      	ldr	r1, [pc, #280]	@ (8004750 <main+0xb68>)
 8004638:	4846      	ldr	r0, [pc, #280]	@ (8004754 <main+0xb6c>)
 800463a:	f7ff faa1 	bl	8003b80 <LOG>
				  }
				  SIM_Sleep(3000);
 800463e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004642:	f7fd fc51 	bl	8001ee8 <SIM_Sleep>
				  LOG("[ANS]", "DONE");
 8004646:	494b      	ldr	r1, [pc, #300]	@ (8004774 <main+0xb8c>)
 8004648:	4842      	ldr	r0, [pc, #264]	@ (8004754 <main+0xb6c>)
 800464a:	f7ff fa99 	bl	8003b80 <LOG>
				  FUNCTION = SLEEP;
 800464e:	4b4a      	ldr	r3, [pc, #296]	@ (8004778 <main+0xb90>)
 8004650:	2207      	movs	r2, #7
 8004652:	701a      	strb	r2, [r3, #0]
				  break;
 8004654:	e1d3      	b.n	80049fe <main+0xe16>
			  case EXTI_WAKEUP:
				  LOG("[ANS]", "EXTI_WAKEUP");
 8004656:	4949      	ldr	r1, [pc, #292]	@ (800477c <main+0xb94>)
 8004658:	483e      	ldr	r0, [pc, #248]	@ (8004754 <main+0xb6c>)
 800465a:	f7ff fa91 	bl	8003b80 <LOG>
				  FUNCTION = SPACE;
 800465e:	4b46      	ldr	r3, [pc, #280]	@ (8004778 <main+0xb90>)
 8004660:	2211      	movs	r2, #17
 8004662:	701a      	strb	r2, [r3, #0]
				  break;
 8004664:	e1cb      	b.n	80049fe <main+0xe16>
			  case CLOSE_VALVE:
				  LOG("[ANS]", "CLOSE_VALVE");
 8004666:	4946      	ldr	r1, [pc, #280]	@ (8004780 <main+0xb98>)
 8004668:	483a      	ldr	r0, [pc, #232]	@ (8004754 <main+0xb6c>)
 800466a:	f7ff fa89 	bl	8003b80 <LOG>
				  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 800466e:	2201      	movs	r2, #1
 8004670:	2180      	movs	r1, #128	@ 0x80
 8004672:	4844      	ldr	r0, [pc, #272]	@ (8004784 <main+0xb9c>)
 8004674:	f002 fa45 	bl	8006b02 <HAL_GPIO_WritePin>
				  FUNCTION = SPACE;
 8004678:	4b3f      	ldr	r3, [pc, #252]	@ (8004778 <main+0xb90>)
 800467a:	2211      	movs	r2, #17
 800467c:	701a      	strb	r2, [r3, #0]
				  break;
 800467e:	e1be      	b.n	80049fe <main+0xe16>
			  case OPEN_VALVE:
				  LOG("[ANS]", "OPEN_VALVE");
 8004680:	4941      	ldr	r1, [pc, #260]	@ (8004788 <main+0xba0>)
 8004682:	4834      	ldr	r0, [pc, #208]	@ (8004754 <main+0xb6c>)
 8004684:	f7ff fa7c 	bl	8003b80 <LOG>
				  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_RESET);
 8004688:	2200      	movs	r2, #0
 800468a:	2180      	movs	r1, #128	@ 0x80
 800468c:	483d      	ldr	r0, [pc, #244]	@ (8004784 <main+0xb9c>)
 800468e:	f002 fa38 	bl	8006b02 <HAL_GPIO_WritePin>
				  FUNCTION = SPACE;
 8004692:	4b39      	ldr	r3, [pc, #228]	@ (8004778 <main+0xb90>)
 8004694:	2211      	movs	r2, #17
 8004696:	701a      	strb	r2, [r3, #0]
				  break;
 8004698:	e1b1      	b.n	80049fe <main+0xe16>
			  case TURN_OFF:
				  LOG("[ANS]", "TURN_OFF_MOTOR_DOOR");
 800469a:	493c      	ldr	r1, [pc, #240]	@ (800478c <main+0xba4>)
 800469c:	482d      	ldr	r0, [pc, #180]	@ (8004754 <main+0xb6c>)
 800469e:	f7ff fa6f 	bl	8003b80 <LOG>
				  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_RESET);
 80046a2:	2200      	movs	r2, #0
 80046a4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80046a8:	481f      	ldr	r0, [pc, #124]	@ (8004728 <main+0xb40>)
 80046aa:	f002 fa2a 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 80046ae:	2200      	movs	r2, #0
 80046b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046b4:	481c      	ldr	r0, [pc, #112]	@ (8004728 <main+0xb40>)
 80046b6:	f002 fa24 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET); //Turn off sensor source
 80046ba:	2201      	movs	r2, #1
 80046bc:	2102      	movs	r1, #2
 80046be:	481a      	ldr	r0, [pc, #104]	@ (8004728 <main+0xb40>)
 80046c0:	f002 fa1f 	bl	8006b02 <HAL_GPIO_WritePin>
				  FUNCTION = SPACE;
 80046c4:	4b2c      	ldr	r3, [pc, #176]	@ (8004778 <main+0xb90>)
 80046c6:	2211      	movs	r2, #17
 80046c8:	701a      	strb	r2, [r3, #0]
				  break;
 80046ca:	e198      	b.n	80049fe <main+0xe16>
			  case TEST_PERCENT:
				  value_VolContainer = Ultra_ReadDistance();
 80046cc:	f7fd fd32 	bl	8002134 <Ultra_ReadDistance>
 80046d0:	4603      	mov	r3, r0
 80046d2:	4a1a      	ldr	r2, [pc, #104]	@ (800473c <main+0xb54>)
 80046d4:	6013      	str	r3, [r2, #0]
				  value_Voltage = Read_Voltage();
 80046d6:	f7fe fd9f 	bl	8003218 <Read_Voltage>
 80046da:	4603      	mov	r3, r0
 80046dc:	4a18      	ldr	r2, [pc, #96]	@ (8004740 <main+0xb58>)
 80046de:	6013      	str	r3, [r2, #0]
				  //Prepare data
				  snprintf(data_PostSimCom, sizeof(data_PostSimCom), "{\"volume\": %.2f,\"battery\": %.2f}", value_VolContainer, value_Voltage);
 80046e0:	4b16      	ldr	r3, [pc, #88]	@ (800473c <main+0xb54>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7fb fe9f 	bl	8000428 <__aeabi_f2d>
 80046ea:	4604      	mov	r4, r0
 80046ec:	460d      	mov	r5, r1
 80046ee:	4b14      	ldr	r3, [pc, #80]	@ (8004740 <main+0xb58>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7fb fe98 	bl	8000428 <__aeabi_f2d>
 80046f8:	4602      	mov	r2, r0
 80046fa:	460b      	mov	r3, r1
 80046fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004700:	e9cd 4500 	strd	r4, r5, [sp]
 8004704:	4a22      	ldr	r2, [pc, #136]	@ (8004790 <main+0xba8>)
 8004706:	2196      	movs	r1, #150	@ 0x96
 8004708:	4810      	ldr	r0, [pc, #64]	@ (800474c <main+0xb64>)
 800470a:	f007 ff31 	bl	800c570 <sniprintf>
				  //SIM_post
				  LOG("TEST", data_PostSimCom);
 800470e:	490f      	ldr	r1, [pc, #60]	@ (800474c <main+0xb64>)
 8004710:	4820      	ldr	r0, [pc, #128]	@ (8004794 <main+0xbac>)
 8004712:	f7ff fa35 	bl	8003b80 <LOG>

				  FUNCTION = SPACE;
 8004716:	4b18      	ldr	r3, [pc, #96]	@ (8004778 <main+0xb90>)
 8004718:	2211      	movs	r2, #17
 800471a:	701a      	strb	r2, [r3, #0]
				  break;
 800471c:	e16f      	b.n	80049fe <main+0xe16>
 800471e:	bf00      	nop
 8004720:	0800f6c0 	.word	0x0800f6c0
 8004724:	0800f6c8 	.word	0x0800f6c8
 8004728:	40010c00 	.word	0x40010c00
 800472c:	200011bc 	.word	0x200011bc
 8004730:	20001304 	.word	0x20001304
 8004734:	2000131c 	.word	0x2000131c
 8004738:	bf800000 	.word	0xbf800000
 800473c:	20001150 	.word	0x20001150
 8004740:	20001154 	.word	0x20001154
 8004744:	0800f800 	.word	0x0800f800
 8004748:	0800f648 	.word	0x0800f648
 800474c:	20001054 	.word	0x20001054
 8004750:	0800f508 	.word	0x0800f508
 8004754:	0800f3ac 	.word	0x0800f3ac
 8004758:	0800f810 	.word	0x0800f810
 800475c:	0800f62c 	.word	0x0800f62c
 8004760:	200006b8 	.word	0x200006b8
 8004764:	0800f500 	.word	0x0800f500
 8004768:	0800f634 	.word	0x0800f634
 800476c:	0800f57c 	.word	0x0800f57c
 8004770:	0800f63c 	.word	0x0800f63c
 8004774:	0800f6d0 	.word	0x0800f6d0
 8004778:	20001158 	.word	0x20001158
 800477c:	0800f6d8 	.word	0x0800f6d8
 8004780:	0800f6e4 	.word	0x0800f6e4
 8004784:	40010800 	.word	0x40010800
 8004788:	0800f6f0 	.word	0x0800f6f0
 800478c:	0800f6fc 	.word	0x0800f6fc
 8004790:	0800f710 	.word	0x0800f710
 8004794:	0800f734 	.word	0x0800f734
			  case TEST_MEASURE:
				  //Turn on the sensor
				  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET);
 8004798:	2200      	movs	r2, #0
 800479a:	2102      	movs	r1, #2
 800479c:	489c      	ldr	r0, [pc, #624]	@ (8004a10 <main+0xe28>)
 800479e:	f002 f9b0 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_Delay(500);
 80047a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80047a6:	f001 f867 	bl	8005878 <HAL_Delay>
				  //Take value from sensor
				  distance_Tof = VL53L0X_ReadDistance(&distanceStr, offset_DistanceTof); //(mm)
 80047aa:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80047ac:	f107 0310 	add.w	r3, r7, #16
 80047b0:	4611      	mov	r1, r2
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fd fd6a 	bl	800228c <VL53L0X_ReadDistance>
 80047b8:	4603      	mov	r3, r0
 80047ba:	4a96      	ldr	r2, [pc, #600]	@ (8004a14 <main+0xe2c>)
 80047bc:	6013      	str	r3, [r2, #0]
				  value_LoadCell_open  = HX711_Get_CombinedMass(&scale1, &scale2, 10, 2000);
 80047be:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80047c2:	220a      	movs	r2, #10
 80047c4:	4994      	ldr	r1, [pc, #592]	@ (8004a18 <main+0xe30>)
 80047c6:	4895      	ldr	r0, [pc, #596]	@ (8004a1c <main+0xe34>)
 80047c8:	f7fd f836 	bl	8001838 <HX711_Get_CombinedMass>
 80047cc:	4603      	mov	r3, r0
 80047ce:	4a94      	ldr	r2, [pc, #592]	@ (8004a20 <main+0xe38>)
 80047d0:	6013      	str	r3, [r2, #0]
				  value_LoadCell_close = HX711_Get_CombinedMass(&scale1, &scale2, 10, 2000);
 80047d2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80047d6:	220a      	movs	r2, #10
 80047d8:	498f      	ldr	r1, [pc, #572]	@ (8004a18 <main+0xe30>)
 80047da:	4890      	ldr	r0, [pc, #576]	@ (8004a1c <main+0xe34>)
 80047dc:	f7fd f82c 	bl	8001838 <HX711_Get_CombinedMass>
 80047e0:	4603      	mov	r3, r0
 80047e2:	4a90      	ldr	r2, [pc, #576]	@ (8004a24 <main+0xe3c>)
 80047e4:	6013      	str	r3, [r2, #0]
				  float loadcell_1 = HX711_Get_Value(&scale1, 10, 2000);
 80047e6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80047ea:	210a      	movs	r1, #10
 80047ec:	488b      	ldr	r0, [pc, #556]	@ (8004a1c <main+0xe34>)
 80047ee:	f7fc ffd3 	bl	8001798 <HX711_Get_Value>
 80047f2:	62b8      	str	r0, [r7, #40]	@ 0x28
				  float loadcell_2 = HX711_Get_Value(&scale2, 10, 2000);
 80047f4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80047f8:	210a      	movs	r1, #10
 80047fa:	4887      	ldr	r0, [pc, #540]	@ (8004a18 <main+0xe30>)
 80047fc:	f7fc ffcc 	bl	8001798 <HX711_Get_Value>
 8004800:	6278      	str	r0, [r7, #36]	@ 0x24
				  // water sensor
//				  watersensor_value = WATER_ReadHeightMM(220);   //(mm)//
				  water_weight = WATER_ReadLastOn(220);     //last_on index
 8004802:	20dc      	movs	r0, #220	@ 0xdc
 8004804:	f7fe ffb2 	bl	800376c <WATER_ReadLastOn_Quick>
 8004808:	4603      	mov	r3, r0
 800480a:	4a87      	ldr	r2, [pc, #540]	@ (8004a28 <main+0xe40>)
 800480c:	6013      	str	r3, [r2, #0]
				  //Turn off the sensor
				  HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_SET);
 800480e:	2201      	movs	r2, #1
 8004810:	2102      	movs	r1, #2
 8004812:	487f      	ldr	r0, [pc, #508]	@ (8004a10 <main+0xe28>)
 8004814:	f002 f975 	bl	8006b02 <HAL_GPIO_WritePin>
//				  volume_total = VolumeTotal(16 - (distance_Tof / 10)); //liter unit
//				  volume_oil = (volume_total - value_LoadCell) / 0.085; //liter unit
//				  volume_water = volume_total - volume_oil;
				  //Transmit to header
//				  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader), "O%.2fW%.2fE", volume_oil, volume_water);
				  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader), "Distance = %.2f mm, LoadCell_1 = %.2f g, LoadCell_2 = %.2f g;", distance_Tof, loadcell_1, loadcell_2);
 8004818:	4b7e      	ldr	r3, [pc, #504]	@ (8004a14 <main+0xe2c>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4618      	mov	r0, r3
 800481e:	f7fb fe03 	bl	8000428 <__aeabi_f2d>
 8004822:	4604      	mov	r4, r0
 8004824:	460d      	mov	r5, r1
 8004826:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004828:	f7fb fdfe 	bl	8000428 <__aeabi_f2d>
 800482c:	4680      	mov	r8, r0
 800482e:	4689      	mov	r9, r1
 8004830:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004832:	f7fb fdf9 	bl	8000428 <__aeabi_f2d>
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800483e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004842:	e9cd 4500 	strd	r4, r5, [sp]
 8004846:	4a79      	ldr	r2, [pc, #484]	@ (8004a2c <main+0xe44>)
 8004848:	2164      	movs	r1, #100	@ 0x64
 800484a:	4879      	ldr	r0, [pc, #484]	@ (8004a30 <main+0xe48>)
 800484c:	f007 fe90 	bl	800c570 <sniprintf>
				  LOG("[ANS]", data_TransmitHeader);
 8004850:	4977      	ldr	r1, [pc, #476]	@ (8004a30 <main+0xe48>)
 8004852:	4878      	ldr	r0, [pc, #480]	@ (8004a34 <main+0xe4c>)
 8004854:	f7ff f994 	bl	8003b80 <LOG>
				  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader), "LoadCell_open = %.2f g, LoadCell_close = %.2f g;", value_LoadCell_open, value_LoadCell_close);
 8004858:	4b71      	ldr	r3, [pc, #452]	@ (8004a20 <main+0xe38>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4618      	mov	r0, r3
 800485e:	f7fb fde3 	bl	8000428 <__aeabi_f2d>
 8004862:	4604      	mov	r4, r0
 8004864:	460d      	mov	r5, r1
 8004866:	4b6f      	ldr	r3, [pc, #444]	@ (8004a24 <main+0xe3c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4618      	mov	r0, r3
 800486c:	f7fb fddc 	bl	8000428 <__aeabi_f2d>
 8004870:	4602      	mov	r2, r0
 8004872:	460b      	mov	r3, r1
 8004874:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004878:	e9cd 4500 	strd	r4, r5, [sp]
 800487c:	4a6e      	ldr	r2, [pc, #440]	@ (8004a38 <main+0xe50>)
 800487e:	2164      	movs	r1, #100	@ 0x64
 8004880:	486b      	ldr	r0, [pc, #428]	@ (8004a30 <main+0xe48>)
 8004882:	f007 fe75 	bl	800c570 <sniprintf>
				  LOG("[ANS]", data_TransmitHeader);
 8004886:	496a      	ldr	r1, [pc, #424]	@ (8004a30 <main+0xe48>)
 8004888:	486a      	ldr	r0, [pc, #424]	@ (8004a34 <main+0xe4c>)
 800488a:	f7ff f979 	bl	8003b80 <LOG>
				  // debug for water sensor
				  snprintf(data_TransmitHeader, sizeof(data_TransmitHeader), "WS_Weight = %f", water_weight);
 800488e:	4b66      	ldr	r3, [pc, #408]	@ (8004a28 <main+0xe40>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4618      	mov	r0, r3
 8004894:	f7fb fdc8 	bl	8000428 <__aeabi_f2d>
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	e9cd 2300 	strd	r2, r3, [sp]
 80048a0:	4a66      	ldr	r2, [pc, #408]	@ (8004a3c <main+0xe54>)
 80048a2:	2164      	movs	r1, #100	@ 0x64
 80048a4:	4862      	ldr	r0, [pc, #392]	@ (8004a30 <main+0xe48>)
 80048a6:	f007 fe63 	bl	800c570 <sniprintf>
				  LOG("[DEBUG]", data_TransmitHeader);
 80048aa:	4961      	ldr	r1, [pc, #388]	@ (8004a30 <main+0xe48>)
 80048ac:	4864      	ldr	r0, [pc, #400]	@ (8004a40 <main+0xe58>)
 80048ae:	f7ff f967 	bl	8003b80 <LOG>
				  FUNCTION = SPACE;
 80048b2:	4b64      	ldr	r3, [pc, #400]	@ (8004a44 <main+0xe5c>)
 80048b4:	2211      	movs	r2, #17
 80048b6:	701a      	strb	r2, [r3, #0]
				  break;
 80048b8:	e0a1      	b.n	80049fe <main+0xe16>
			  case TEST_SDCLOSE:
				  //Control motor
				  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_RESET);
 80048ba:	2200      	movs	r2, #0
 80048bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80048c0:	4853      	ldr	r0, [pc, #332]	@ (8004a10 <main+0xe28>)
 80048c2:	f002 f91e 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_SET);
 80048c6:	2201      	movs	r2, #1
 80048c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80048cc:	4850      	ldr	r0, [pc, #320]	@ (8004a10 <main+0xe28>)
 80048ce:	f002 f918 	bl	8006b02 <HAL_GPIO_WritePin>
				  //Transmit to header
				  LOG("[ANS]", "OK");
 80048d2:	495d      	ldr	r1, [pc, #372]	@ (8004a48 <main+0xe60>)
 80048d4:	4857      	ldr	r0, [pc, #348]	@ (8004a34 <main+0xe4c>)
 80048d6:	f7ff f953 	bl	8003b80 <LOG>
				  FUNCTION = SPACE;
 80048da:	4b5a      	ldr	r3, [pc, #360]	@ (8004a44 <main+0xe5c>)
 80048dc:	2211      	movs	r2, #17
 80048de:	701a      	strb	r2, [r3, #0]
				  break;
 80048e0:	e08d      	b.n	80049fe <main+0xe16>
			  case TEST_SDOPEN:
				  //Control motor
				  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_SET);
 80048e2:	2201      	movs	r2, #1
 80048e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80048e8:	4849      	ldr	r0, [pc, #292]	@ (8004a10 <main+0xe28>)
 80048ea:	f002 f90a 	bl	8006b02 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 80048ee:	2200      	movs	r2, #0
 80048f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80048f4:	4846      	ldr	r0, [pc, #280]	@ (8004a10 <main+0xe28>)
 80048f6:	f002 f904 	bl	8006b02 <HAL_GPIO_WritePin>
				  //Transmit to header
				  LOG("[ANS]", "OK");
 80048fa:	4953      	ldr	r1, [pc, #332]	@ (8004a48 <main+0xe60>)
 80048fc:	484d      	ldr	r0, [pc, #308]	@ (8004a34 <main+0xe4c>)
 80048fe:	f7ff f93f 	bl	8003b80 <LOG>
				  FUNCTION = SPACE;
 8004902:	4b50      	ldr	r3, [pc, #320]	@ (8004a44 <main+0xe5c>)
 8004904:	2211      	movs	r2, #17
 8004906:	701a      	strb	r2, [r3, #0]
				  break;
 8004908:	e079      	b.n	80049fe <main+0xe16>

			  /* ===== NEW: Calibration table print ===== */
			  case CAL_TABLE:
			      LOG("[ANS]", "CALTAB");
 800490a:	4950      	ldr	r1, [pc, #320]	@ (8004a4c <main+0xe64>)
 800490c:	4849      	ldr	r0, [pc, #292]	@ (8004a34 <main+0xe4c>)
 800490e:	f7ff f937 	bl	8003b80 <LOG>
			      FUNCTION = SPACE;
 8004912:	4b4c      	ldr	r3, [pc, #304]	@ (8004a44 <main+0xe5c>)
 8004914:	2211      	movs	r2, #17
 8004916:	701a      	strb	r2, [r3, #0]
			      break;
 8004918:	e071      	b.n	80049fe <main+0xe16>

			  /* ===== NEW: CAL_START  ask confirm ===== */
			  case CAL_START:
			      // 1) Drain water
			      HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_RESET); // open
 800491a:	2200      	movs	r2, #0
 800491c:	2180      	movs	r1, #128	@ 0x80
 800491e:	484c      	ldr	r0, [pc, #304]	@ (8004a50 <main+0xe68>)
 8004920:	f002 f8ef 	bl	8006b02 <HAL_GPIO_WritePin>
			      HAL_Delay(10000);
 8004924:	f242 7010 	movw	r0, #10000	@ 0x2710
 8004928:	f000 ffa6 	bl	8005878 <HAL_Delay>
			      HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);   // close
 800492c:	2201      	movs	r2, #1
 800492e:	2180      	movs	r1, #128	@ 0x80
 8004930:	4847      	ldr	r0, [pc, #284]	@ (8004a50 <main+0xe68>)
 8004932:	f002 f8e6 	bl	8006b02 <HAL_GPIO_WritePin>

			      // 2) Open input door
			      HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_SET);
 8004936:	2201      	movs	r2, #1
 8004938:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800493c:	4834      	ldr	r0, [pc, #208]	@ (8004a10 <main+0xe28>)
 800493e:	f002 f8e0 	bl	8006b02 <HAL_GPIO_WritePin>
			      HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 8004942:	2200      	movs	r2, #0
 8004944:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004948:	4831      	ldr	r0, [pc, #196]	@ (8004a10 <main+0xe28>)
 800494a:	f002 f8da 	bl	8006b02 <HAL_GPIO_WritePin>

			      // 2-1) Sensor power on
			      HAL_GPIO_WritePin(DEVICE_GPIO_Port, DEVICE_Pin, GPIO_PIN_RESET);
 800494e:	2200      	movs	r2, #0
 8004950:	2102      	movs	r1, #2
 8004952:	482f      	ldr	r0, [pc, #188]	@ (8004a10 <main+0xe28>)
 8004954:	f002 f8d5 	bl	8006b02 <HAL_GPIO_WritePin>
			      HAL_Delay(500);
 8004958:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800495c:	f000 ff8c 	bl	8005878 <HAL_Delay>

			      // 3) Measure empty sum
			      float empty_sum = Read_LC_Sum(&scale1, &scale2, 10, 2000);
 8004960:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004964:	220a      	movs	r2, #10
 8004966:	492c      	ldr	r1, [pc, #176]	@ (8004a18 <main+0xe30>)
 8004968:	482c      	ldr	r0, [pc, #176]	@ (8004a1c <main+0xe34>)
 800496a:	f7fe ff1b 	bl	80037a4 <Read_LC_Sum>
 800496e:	62f8      	str	r0, [r7, #44]	@ 0x2c
			      CAL_Begin(empty_sum);
 8004970:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004972:	f7fc fc7d 	bl	8001270 <CAL_Begin>

			      // 4) Change status
			      g_cal_state = CAL_STATE_RUNNING;
 8004976:	4b37      	ldr	r3, [pc, #220]	@ (8004a54 <main+0xe6c>)
 8004978:	2201      	movs	r2, #1
 800497a:	701a      	strb	r2, [r3, #0]

			      // 5) Ready for [CAL]XX#
			      LOG("[ANS]", "CAL_READY");
 800497c:	4936      	ldr	r1, [pc, #216]	@ (8004a58 <main+0xe70>)
 800497e:	482d      	ldr	r0, [pc, #180]	@ (8004a34 <main+0xe4c>)
 8004980:	f7ff f8fe 	bl	8003b80 <LOG>
			      FUNCTION = SPACE;
 8004984:	4b2f      	ldr	r3, [pc, #188]	@ (8004a44 <main+0xe5c>)
 8004986:	2211      	movs	r2, #17
 8004988:	701a      	strb	r2, [r3, #0]
			      break;
 800498a:	e038      	b.n	80049fe <main+0xe16>

			  /* ===== NEW: CAL_EXIT ===== */
	          case CAL_EXIT:
	          {
	              if (g_cal_state == CAL_STATE_RUNNING) {
 800498c:	4b31      	ldr	r3, [pc, #196]	@ (8004a54 <main+0xe6c>)
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d12c      	bne.n	80049ee <main+0xe06>
	                  int applied = CAL_Finalize();
 8004994:	f7fc fcf6 	bl	8001384 <CAL_Finalize>
 8004998:	6338      	str	r0, [r7, #48]	@ 0x30
	                  if (applied > 0) {
 800499a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499c:	2b00      	cmp	r3, #0
 800499e:	dd04      	ble.n	80049aa <main+0xdc2>
	                      LOG("[ANS]", "CAL DONE#");
 80049a0:	492e      	ldr	r1, [pc, #184]	@ (8004a5c <main+0xe74>)
 80049a2:	4824      	ldr	r0, [pc, #144]	@ (8004a34 <main+0xe4c>)
 80049a4:	f7ff f8ec 	bl	8003b80 <LOG>
 80049a8:	e003      	b.n	80049b2 <main+0xdca>
	                  } else {
	                      LOG("[ANS]", "CAL FAIL#");
 80049aa:	492d      	ldr	r1, [pc, #180]	@ (8004a60 <main+0xe78>)
 80049ac:	4821      	ldr	r0, [pc, #132]	@ (8004a34 <main+0xe4c>)
 80049ae:	f7ff f8e7 	bl	8003b80 <LOG>
	                  }

	                  //  
	                  HAL_GPIO_WritePin(Door_IN1_GPIO_Port, Door_IN1_Pin, GPIO_PIN_RESET);
 80049b2:	2200      	movs	r2, #0
 80049b4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049b8:	4815      	ldr	r0, [pc, #84]	@ (8004a10 <main+0xe28>)
 80049ba:	f002 f8a2 	bl	8006b02 <HAL_GPIO_WritePin>
	                  HAL_GPIO_WritePin(Door_IN2_GPIO_Port, Door_IN2_Pin, GPIO_PIN_RESET);
 80049be:	2200      	movs	r2, #0
 80049c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80049c4:	4812      	ldr	r0, [pc, #72]	@ (8004a10 <main+0xe28>)
 80049c6:	f002 f89c 	bl	8006b02 <HAL_GPIO_WritePin>

	                  // ()     
	                  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_RESET);
 80049ca:	2200      	movs	r2, #0
 80049cc:	2180      	movs	r1, #128	@ 0x80
 80049ce:	4820      	ldr	r0, [pc, #128]	@ (8004a50 <main+0xe68>)
 80049d0:	f002 f897 	bl	8006b02 <HAL_GPIO_WritePin>
	                  HAL_Delay(10000);
 80049d4:	f242 7010 	movw	r0, #10000	@ 0x2710
 80049d8:	f000 ff4e 	bl	8005878 <HAL_Delay>
	                  HAL_GPIO_WritePin(VALVE_GPIO_Port, VALVE_Pin, GPIO_PIN_SET);
 80049dc:	2201      	movs	r2, #1
 80049de:	2180      	movs	r1, #128	@ 0x80
 80049e0:	481b      	ldr	r0, [pc, #108]	@ (8004a50 <main+0xe68>)
 80049e2:	f002 f88e 	bl	8006b02 <HAL_GPIO_WritePin>

	                  g_cal_state = CAL_STATE_IDLE;
 80049e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004a54 <main+0xe6c>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	701a      	strb	r2, [r3, #0]
 80049ec:	e003      	b.n	80049f6 <main+0xe0e>
	              } else {
	                  LOG("[ANS]", "NO CAL#");
 80049ee:	491d      	ldr	r1, [pc, #116]	@ (8004a64 <main+0xe7c>)
 80049f0:	4810      	ldr	r0, [pc, #64]	@ (8004a34 <main+0xe4c>)
 80049f2:	f7ff f8c5 	bl	8003b80 <LOG>
	              }
	              FUNCTION = SPACE;
 80049f6:	4b13      	ldr	r3, [pc, #76]	@ (8004a44 <main+0xe5c>)
 80049f8:	2211      	movs	r2, #17
 80049fa:	701a      	strb	r2, [r3, #0]
	              break;
 80049fc:	bf00      	nop


			  case SPACE:
				  break;
		  }
		  memset(LOG_buffer,'\0',UART_RX_BUFFER_SIZE);		//reset receive buffer
 80049fe:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004a02:	2100      	movs	r1, #0
 8004a04:	4818      	ldr	r0, [pc, #96]	@ (8004a68 <main+0xe80>)
 8004a06:	f007 fe2c 	bl	800c662 <memset>
	  if(LOG_DataValid){
 8004a0a:	f7ff b962 	b.w	8003cd2 <main+0xea>
 8004a0e:	bf00      	nop
 8004a10:	40010c00 	.word	0x40010c00
 8004a14:	2000003c 	.word	0x2000003c
 8004a18:	2000131c 	.word	0x2000131c
 8004a1c:	20001304 	.word	0x20001304
 8004a20:	20000040 	.word	0x20000040
 8004a24:	20000044 	.word	0x20000044
 8004a28:	2000004c 	.word	0x2000004c
 8004a2c:	0800f73c 	.word	0x0800f73c
 8004a30:	200010ec 	.word	0x200010ec
 8004a34:	0800f3ac 	.word	0x0800f3ac
 8004a38:	0800f77c 	.word	0x0800f77c
 8004a3c:	0800f7b0 	.word	0x0800f7b0
 8004a40:	0800f4f0 	.word	0x0800f4f0
 8004a44:	20001158 	.word	0x20001158
 8004a48:	0800f500 	.word	0x0800f500
 8004a4c:	0800f7c0 	.word	0x0800f7c0
 8004a50:	40010800 	.word	0x40010800
 8004a54:	200012fc 	.word	0x200012fc
 8004a58:	0800f7c8 	.word	0x0800f7c8
 8004a5c:	0800f7d4 	.word	0x0800f7d4
 8004a60:	0800f7e0 	.word	0x0800f7e0
 8004a64:	0800f7ec 	.word	0x0800f7ec
 8004a68:	20000c54 	.word	0x20000c54

08004a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b094      	sub	sp, #80	@ 0x50
 8004a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004a76:	2228      	movs	r2, #40	@ 0x28
 8004a78:	2100      	movs	r1, #0
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f007 fdf1 	bl	800c662 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a80:	f107 0314 	add.w	r3, r7, #20
 8004a84:	2200      	movs	r2, #0
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
 8004a8c:	60da      	str	r2, [r3, #12]
 8004a8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a90:	1d3b      	adds	r3, r7, #4
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	605a      	str	r2, [r3, #4]
 8004a98:	609a      	str	r2, [r3, #8]
 8004a9a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8004a9c:	2305      	movs	r3, #5
 8004a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004aa0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ab6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004aba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004abc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8004ac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ac2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f003 fc62 	bl	8008390 <HAL_RCC_OscConfig>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8004ad2:	f000 fb11 	bl	80050f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ad6:	230f      	movs	r3, #15
 8004ad8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ada:	2302      	movs	r3, #2
 8004adc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004ae2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ae6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004aec:	f107 0314 	add.w	r3, r7, #20
 8004af0:	2102      	movs	r1, #2
 8004af2:	4618      	mov	r0, r3
 8004af4:	f003 fece 	bl	8008894 <HAL_RCC_ClockConfig>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8004afe:	f000 fafb 	bl	80050f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8004b02:	2303      	movs	r3, #3
 8004b04:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004b06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b0a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8004b0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b10:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b12:	1d3b      	adds	r3, r7, #4
 8004b14:	4618      	mov	r0, r3
 8004b16:	f004 f84b 	bl	8008bb0 <HAL_RCCEx_PeriphCLKConfig>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8004b20:	f000 faea 	bl	80050f8 <Error_Handler>
  }
}
 8004b24:	bf00      	nop
 8004b26:	3750      	adds	r7, #80	@ 0x50
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004b32:	1d3b      	adds	r3, r7, #4
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	605a      	str	r2, [r3, #4]
 8004b3a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004b3c:	4b18      	ldr	r3, [pc, #96]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b3e:	4a19      	ldr	r2, [pc, #100]	@ (8004ba4 <MX_ADC1_Init+0x78>)
 8004b40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004b42:	4b17      	ldr	r3, [pc, #92]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004b48:	4b15      	ldr	r3, [pc, #84]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004b4e:	4b14      	ldr	r3, [pc, #80]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004b54:	4b12      	ldr	r3, [pc, #72]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b56:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8004b5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b5c:	4b10      	ldr	r3, [pc, #64]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8004b62:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b64:	2201      	movs	r2, #1
 8004b66:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004b68:	480d      	ldr	r0, [pc, #52]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b6a:	f000 fec5 	bl	80058f8 <HAL_ADC_Init>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d001      	beq.n	8004b78 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8004b74:	f000 fac0 	bl	80050f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004b84:	1d3b      	adds	r3, r7, #4
 8004b86:	4619      	mov	r1, r3
 8004b88:	4805      	ldr	r0, [pc, #20]	@ (8004ba0 <MX_ADC1_Init+0x74>)
 8004b8a:	f001 fa0f 	bl	8005fac <HAL_ADC_ConfigChannel>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8004b94:	f000 fab0 	bl	80050f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004b98:	bf00      	nop
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}
 8004ba0:	2000115c 	.word	0x2000115c
 8004ba4:	40012400 	.word	0x40012400

08004ba8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004bae:	1d3b      	adds	r3, r7, #4
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	605a      	str	r2, [r3, #4]
 8004bb6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8004bb8:	4b18      	ldr	r3, [pc, #96]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004bba:	4a19      	ldr	r2, [pc, #100]	@ (8004c20 <MX_ADC2_Init+0x78>)
 8004bbc:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004bbe:	4b17      	ldr	r3, [pc, #92]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004bc4:	4b15      	ldr	r3, [pc, #84]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004bca:	4b14      	ldr	r3, [pc, #80]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004bd0:	4b12      	ldr	r3, [pc, #72]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004bd2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8004bd6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004bd8:	4b10      	ldr	r3, [pc, #64]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8004bde:	4b0f      	ldr	r3, [pc, #60]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004be0:	2201      	movs	r2, #1
 8004be2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004be4:	480d      	ldr	r0, [pc, #52]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004be6:	f000 fe87 	bl	80058f8 <HAL_ADC_Init>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8004bf0:	f000 fa82 	bl	80050f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004c00:	1d3b      	adds	r3, r7, #4
 8004c02:	4619      	mov	r1, r3
 8004c04:	4805      	ldr	r0, [pc, #20]	@ (8004c1c <MX_ADC2_Init+0x74>)
 8004c06:	f001 f9d1 	bl	8005fac <HAL_ADC_ConfigChannel>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d001      	beq.n	8004c14 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8004c10:	f000 fa72 	bl	80050f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004c14:	bf00      	nop
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	2000118c 	.word	0x2000118c
 8004c20:	40012800 	.word	0x40012800

08004c24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004c28:	4b12      	ldr	r3, [pc, #72]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c2a:	4a13      	ldr	r2, [pc, #76]	@ (8004c78 <MX_I2C1_Init+0x54>)
 8004c2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004c2e:	4b11      	ldr	r3, [pc, #68]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c30:	4a12      	ldr	r2, [pc, #72]	@ (8004c7c <MX_I2C1_Init+0x58>)
 8004c32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004c34:	4b0f      	ldr	r3, [pc, #60]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004c40:	4b0c      	ldr	r3, [pc, #48]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004c46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004c48:	4b0a      	ldr	r3, [pc, #40]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004c4e:	4b09      	ldr	r3, [pc, #36]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004c54:	4b07      	ldr	r3, [pc, #28]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004c5a:	4b06      	ldr	r3, [pc, #24]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004c60:	4804      	ldr	r0, [pc, #16]	@ (8004c74 <MX_I2C1_Init+0x50>)
 8004c62:	f001 ff7f 	bl	8006b64 <HAL_I2C_Init>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004c6c:	f000 fa44 	bl	80050f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004c70:	bf00      	nop
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	200011bc 	.word	0x200011bc
 8004c78:	40005400 	.word	0x40005400
 8004c7c:	00061a80 	.word	0x00061a80

08004c80 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004c86:	f107 030c 	add.w	r3, r7, #12
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	460a      	mov	r2, r1
 8004c8e:	801a      	strh	r2, [r3, #0]
 8004c90:	460a      	mov	r2, r1
 8004c92:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8004c94:	2300      	movs	r3, #0
 8004c96:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8004c98:	463b      	mov	r3, r7
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004ca0:	4b27      	ldr	r3, [pc, #156]	@ (8004d40 <MX_RTC_Init+0xc0>)
 8004ca2:	4a28      	ldr	r2, [pc, #160]	@ (8004d44 <MX_RTC_Init+0xc4>)
 8004ca4:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8004ca6:	4b26      	ldr	r3, [pc, #152]	@ (8004d40 <MX_RTC_Init+0xc0>)
 8004ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cac:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8004cae:	4b24      	ldr	r3, [pc, #144]	@ (8004d40 <MX_RTC_Init+0xc0>)
 8004cb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004cb4:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004cb6:	4822      	ldr	r0, [pc, #136]	@ (8004d40 <MX_RTC_Init+0xc0>)
 8004cb8:	f004 f8e6 	bl	8008e88 <HAL_RTC_Init>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8004cc2:	f000 fa19 	bl	80050f8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004cd2:	f107 030c 	add.w	r3, r7, #12
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4819      	ldr	r0, [pc, #100]	@ (8004d40 <MX_RTC_Init+0xc0>)
 8004cdc:	f004 f960 	bl	8008fa0 <HAL_RTC_SetTime>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 8004ce6:	f000 fa07 	bl	80050f8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004cea:	2301      	movs	r3, #1
 8004cec:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 1;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 8004cfa:	f107 0308 	add.w	r3, r7, #8
 8004cfe:	2200      	movs	r2, #0
 8004d00:	4619      	mov	r1, r3
 8004d02:	480f      	ldr	r0, [pc, #60]	@ (8004d40 <MX_RTC_Init+0xc0>)
 8004d04:	f004 fabc 	bl	8009280 <HAL_RTC_SetDate>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8004d0e:	f000 f9f3 	bl	80050f8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 12;
 8004d12:	230c      	movs	r3, #12
 8004d14:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8004d16:	2300      	movs	r3, #0
 8004d18:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8004d22:	463b      	mov	r3, r7
 8004d24:	2200      	movs	r2, #0
 8004d26:	4619      	mov	r1, r3
 8004d28:	4805      	ldr	r0, [pc, #20]	@ (8004d40 <MX_RTC_Init+0xc0>)
 8004d2a:	f004 fb5f 	bl	80093ec <HAL_RTC_SetAlarm_IT>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8004d34:	f000 f9e0 	bl	80050f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004d38:	bf00      	nop
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	20001210 	.word	0x20001210
 8004d44:	40002800 	.word	0x40002800

08004d48 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d4e:	f107 0308 	add.w	r3, r7, #8
 8004d52:	2200      	movs	r2, #0
 8004d54:	601a      	str	r2, [r3, #0]
 8004d56:	605a      	str	r2, [r3, #4]
 8004d58:	609a      	str	r2, [r3, #8]
 8004d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d5c:	463b      	mov	r3, r7
 8004d5e:	2200      	movs	r2, #0
 8004d60:	601a      	str	r2, [r3, #0]
 8004d62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004d64:	4b1e      	ldr	r3, [pc, #120]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d66:	4a1f      	ldr	r2, [pc, #124]	@ (8004de4 <MX_TIM1_Init+0x9c>)
 8004d68:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8004d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d6c:	2247      	movs	r2, #71	@ 0x47
 8004d6e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d70:	4b1b      	ldr	r3, [pc, #108]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 8004d76:	4b1a      	ldr	r3, [pc, #104]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d78:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004d7c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d7e:	4b18      	ldr	r3, [pc, #96]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004d84:	4b16      	ldr	r3, [pc, #88]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d8a:	4b15      	ldr	r3, [pc, #84]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004d90:	4813      	ldr	r0, [pc, #76]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004d92:	f004 fef8 	bl	8009b86 <HAL_TIM_Base_Init>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8004d9c:	f000 f9ac 	bl	80050f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004da0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004da4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004da6:	f107 0308 	add.w	r3, r7, #8
 8004daa:	4619      	mov	r1, r3
 8004dac:	480c      	ldr	r0, [pc, #48]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004dae:	f004 ff83 	bl	8009cb8 <HAL_TIM_ConfigClockSource>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8004db8:	f000 f99e 	bl	80050f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004dc4:	463b      	mov	r3, r7
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	4805      	ldr	r0, [pc, #20]	@ (8004de0 <MX_TIM1_Init+0x98>)
 8004dca:	f005 f941 	bl	800a050 <HAL_TIMEx_MasterConfigSynchronization>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d001      	beq.n	8004dd8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004dd4:	f000 f990 	bl	80050f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004dd8:	bf00      	nop
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	20001224 	.word	0x20001224
 8004de4:	40012c00 	.word	0x40012c00

08004de8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004dec:	4b11      	ldr	r3, [pc, #68]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004dee:	4a12      	ldr	r2, [pc, #72]	@ (8004e38 <MX_USART1_UART_Init+0x50>)
 8004df0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004df2:	4b10      	ldr	r3, [pc, #64]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004df4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004df8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004e00:	4b0c      	ldr	r3, [pc, #48]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004e06:	4b0b      	ldr	r3, [pc, #44]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004e0c:	4b09      	ldr	r3, [pc, #36]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e0e:	220c      	movs	r2, #12
 8004e10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e12:	4b08      	ldr	r3, [pc, #32]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e18:	4b06      	ldr	r3, [pc, #24]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004e1e:	4805      	ldr	r0, [pc, #20]	@ (8004e34 <MX_USART1_UART_Init+0x4c>)
 8004e20:	f005 f974 	bl	800a10c <HAL_UART_Init>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004e2a:	f000 f965 	bl	80050f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	2000126c 	.word	0x2000126c
 8004e38:	40013800 	.word	0x40013800

08004e3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004e40:	4b11      	ldr	r3, [pc, #68]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e42:	4a12      	ldr	r2, [pc, #72]	@ (8004e8c <MX_USART2_UART_Init+0x50>)
 8004e44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004e46:	4b10      	ldr	r3, [pc, #64]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004e4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004e54:	4b0c      	ldr	r3, [pc, #48]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004e60:	4b09      	ldr	r3, [pc, #36]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e62:	220c      	movs	r2, #12
 8004e64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e66:	4b08      	ldr	r3, [pc, #32]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e68:	2200      	movs	r2, #0
 8004e6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e6c:	4b06      	ldr	r3, [pc, #24]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004e72:	4805      	ldr	r0, [pc, #20]	@ (8004e88 <MX_USART2_UART_Init+0x4c>)
 8004e74:	f005 f94a 	bl	800a10c <HAL_UART_Init>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004e7e:	f000 f93b 	bl	80050f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004e82:	bf00      	nop
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	200012b4 	.word	0x200012b4
 8004e8c:	40004400 	.word	0x40004400

08004e90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b088      	sub	sp, #32
 8004e94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e96:	f107 0310 	add.w	r3, r7, #16
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	605a      	str	r2, [r3, #4]
 8004ea0:	609a      	str	r2, [r3, #8]
 8004ea2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ea4:	4b55      	ldr	r3, [pc, #340]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	4a54      	ldr	r2, [pc, #336]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004eaa:	f043 0310 	orr.w	r3, r3, #16
 8004eae:	6193      	str	r3, [r2, #24]
 8004eb0:	4b52      	ldr	r3, [pc, #328]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	f003 0310 	and.w	r3, r3, #16
 8004eb8:	60fb      	str	r3, [r7, #12]
 8004eba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ebc:	4b4f      	ldr	r3, [pc, #316]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004ebe:	699b      	ldr	r3, [r3, #24]
 8004ec0:	4a4e      	ldr	r2, [pc, #312]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004ec2:	f043 0320 	orr.w	r3, r3, #32
 8004ec6:	6193      	str	r3, [r2, #24]
 8004ec8:	4b4c      	ldr	r3, [pc, #304]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	f003 0320 	and.w	r3, r3, #32
 8004ed0:	60bb      	str	r3, [r7, #8]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ed4:	4b49      	ldr	r3, [pc, #292]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	4a48      	ldr	r2, [pc, #288]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004eda:	f043 0304 	orr.w	r3, r3, #4
 8004ede:	6193      	str	r3, [r2, #24]
 8004ee0:	4b46      	ldr	r3, [pc, #280]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	f003 0304 	and.w	r3, r3, #4
 8004ee8:	607b      	str	r3, [r7, #4]
 8004eea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004eec:	4b43      	ldr	r3, [pc, #268]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004eee:	699b      	ldr	r3, [r3, #24]
 8004ef0:	4a42      	ldr	r2, [pc, #264]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004ef2:	f043 0308 	orr.w	r3, r3, #8
 8004ef6:	6193      	str	r3, [r2, #24]
 8004ef8:	4b40      	ldr	r3, [pc, #256]	@ (8004ffc <MX_GPIO_Init+0x16c>)
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	f003 0308 	and.w	r3, r3, #8
 8004f00:	603b      	str	r3, [r7, #0]
 8004f02:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LOCK_Pin|VALVE_Pin, GPIO_PIN_RESET);
 8004f04:	2200      	movs	r2, #0
 8004f06:	21c0      	movs	r1, #192	@ 0xc0
 8004f08:	483d      	ldr	r0, [pc, #244]	@ (8005000 <MX_GPIO_Init+0x170>)
 8004f0a:	f001 fdfa 	bl	8006b02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAEGUN_LOAD_GPIO_Port, DAEGUN_LOAD_Pin, GPIO_PIN_SET);
 8004f0e:	2201      	movs	r2, #1
 8004f10:	2101      	movs	r1, #1
 8004f12:	483c      	ldr	r0, [pc, #240]	@ (8005004 <MX_GPIO_Init+0x174>)
 8004f14:	f001 fdf5 	bl	8006b02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DEVICE_Pin|LED_Pin|Door_IN1_Pin|Door_IN2_Pin
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f24d 012a 	movw	r1, #53290	@ 0xd02a
 8004f1e:	4839      	ldr	r0, [pc, #228]	@ (8005004 <MX_GPIO_Init+0x174>)
 8004f20:	f001 fdef 	bl	8006b02 <HAL_GPIO_WritePin>
                          |U_Trig_Pin|LC_SCK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LOCK_Pin VALVE_Pin */
  GPIO_InitStruct.Pin = LOCK_Pin|VALVE_Pin;
 8004f24:	23c0      	movs	r3, #192	@ 0xc0
 8004f26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f30:	2302      	movs	r3, #2
 8004f32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f34:	f107 0310 	add.w	r3, r7, #16
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4831      	ldr	r0, [pc, #196]	@ (8005000 <MX_GPIO_Init+0x170>)
 8004f3c:	f001 fb8a 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAEGUN_LOAD_Pin */
  GPIO_InitStruct.Pin = DAEGUN_LOAD_Pin;
 8004f40:	2301      	movs	r3, #1
 8004f42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004f44:	2311      	movs	r3, #17
 8004f46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAEGUN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8004f50:	f107 0310 	add.w	r3, r7, #16
 8004f54:	4619      	mov	r1, r3
 8004f56:	482b      	ldr	r0, [pc, #172]	@ (8005004 <MX_GPIO_Init+0x174>)
 8004f58:	f001 fb7c 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEVICE_Pin */
  GPIO_InitStruct.Pin = DEVICE_Pin;
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004f60:	2311      	movs	r3, #17
 8004f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f64:	2301      	movs	r3, #1
 8004f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f68:	2302      	movs	r3, #2
 8004f6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DEVICE_GPIO_Port, &GPIO_InitStruct);
 8004f6c:	f107 0310 	add.w	r3, r7, #16
 8004f70:	4619      	mov	r1, r3
 8004f72:	4824      	ldr	r0, [pc, #144]	@ (8005004 <MX_GPIO_Init+0x174>)
 8004f74:	f001 fb6e 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin Door_IN1_Pin Door_IN2_Pin U_Trig_Pin
                           LC_SCK_Pin */
  GPIO_InitStruct.Pin = LED_Pin|Door_IN1_Pin|Door_IN2_Pin|U_Trig_Pin
 8004f78:	f24d 0328 	movw	r3, #53288	@ 0xd028
 8004f7c:	613b      	str	r3, [r7, #16]
                          |LC_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f86:	2302      	movs	r3, #2
 8004f88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f8a:	f107 0310 	add.w	r3, r7, #16
 8004f8e:	4619      	mov	r1, r3
 8004f90:	481c      	ldr	r0, [pc, #112]	@ (8005004 <MX_GPIO_Init+0x174>)
 8004f92:	f001 fb5f 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXTI_Wakeup_Pin */
  GPIO_InitStruct.Pin = EXTI_Wakeup_Pin;
 8004f96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005008 <MX_GPIO_Init+0x178>)
 8004f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EXTI_Wakeup_GPIO_Port, &GPIO_InitStruct);
 8004fa4:	f107 0310 	add.w	r3, r7, #16
 8004fa8:	4619      	mov	r1, r3
 8004faa:	4815      	ldr	r0, [pc, #84]	@ (8005000 <MX_GPIO_Init+0x170>)
 8004fac:	f001 fb52 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : U_Echo_Pin */
  GPIO_InitStruct.Pin = U_Echo_Pin;
 8004fb0:	2310      	movs	r3, #16
 8004fb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004fb8:	2302      	movs	r3, #2
 8004fba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(U_Echo_GPIO_Port, &GPIO_InitStruct);
 8004fbc:	f107 0310 	add.w	r3, r7, #16
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4810      	ldr	r0, [pc, #64]	@ (8005004 <MX_GPIO_Init+0x174>)
 8004fc4:	f001 fb46 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pins : LC_Data1_Pin LC_Data2_Pin */
  GPIO_InitStruct.Pin = LC_Data1_Pin|LC_Data2_Pin;
 8004fc8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004fcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004fd6:	f107 0310 	add.w	r3, r7, #16
 8004fda:	4619      	mov	r1, r3
 8004fdc:	4809      	ldr	r0, [pc, #36]	@ (8005004 <MX_GPIO_Init+0x174>)
 8004fde:	f001 fb39 	bl	8006654 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	2017      	movs	r0, #23
 8004fe8:	f001 fa4b 	bl	8006482 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004fec:	2017      	movs	r0, #23
 8004fee:	f001 fa64 	bl	80064ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004ff2:	bf00      	nop
 8004ff4:	3720      	adds	r7, #32
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	40021000 	.word	0x40021000
 8005000:	40010800 	.word	0x40010800
 8005004:	40010c00 	.word	0x40010c00
 8005008:	10110000 	.word	0x10110000

0800500c <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	460b      	mov	r3, r1
 8005016:	807b      	strh	r3, [r7, #2]
	// LOG UART Handle
	if (huart->Instance == USART1) {
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a0e      	ldr	r2, [pc, #56]	@ (8005058 <HAL_UARTEx_RxEventCallback+0x4c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d108      	bne.n	8005034 <HAL_UARTEx_RxEventCallback+0x28>
		LOG_DataValid = true;
 8005022:	4b0e      	ldr	r3, [pc, #56]	@ (800505c <HAL_UARTEx_RxEventCallback+0x50>)
 8005024:	2201      	movs	r2, #1
 8005026:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 8005028:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800502c:	490c      	ldr	r1, [pc, #48]	@ (8005060 <HAL_UARTEx_RxEventCallback+0x54>)
 800502e:	480d      	ldr	r0, [pc, #52]	@ (8005064 <HAL_UARTEx_RxEventCallback+0x58>)
 8005030:	f005 f947 	bl	800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>
	}
	// SIMCom UART Handle
	if (huart->Instance == USART2) {
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a0b      	ldr	r2, [pc, #44]	@ (8005068 <HAL_UARTEx_RxEventCallback+0x5c>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d108      	bne.n	8005050 <HAL_UARTEx_RxEventCallback+0x44>
		SIM_DataValid = true; // Set the flag to indicate valid SIM data
 800503e:	4b0b      	ldr	r3, [pc, #44]	@ (800506c <HAL_UARTEx_RxEventCallback+0x60>)
 8005040:	2201      	movs	r2, #1
 8005042:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, SIM_buffer, UART_RX_BUFFER_SIZE);
 8005044:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8005048:	4909      	ldr	r1, [pc, #36]	@ (8005070 <HAL_UARTEx_RxEventCallback+0x64>)
 800504a:	480a      	ldr	r0, [pc, #40]	@ (8005074 <HAL_UARTEx_RxEventCallback+0x68>)
 800504c:	f005 f939 	bl	800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8005050:	bf00      	nop
 8005052:	3708      	adds	r7, #8
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40013800 	.word	0x40013800
 800505c:	2000103c 	.word	0x2000103c
 8005060:	20000c54 	.word	0x20000c54
 8005064:	2000126c 	.word	0x2000126c
 8005068:	40004400 	.word	0x40004400
 800506c:	200006b4 	.word	0x200006b4
 8005070:	200008ac 	.word	0x200008ac
 8005074:	200012b4 	.word	0x200012b4

08005078 <HAL_GPIO_EXTI_Callback>:
// 	LOG_DataValid = true;
// 	memcpy(LOG_buffer, Buf, Len);
// }

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	80fb      	strh	r3, [r7, #6]
	if((GPIO_Pin == GPIO_PIN_8) && flag_EXTI)
 8005082:	88fb      	ldrh	r3, [r7, #6]
 8005084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005088:	d110      	bne.n	80050ac <HAL_GPIO_EXTI_Callback+0x34>
 800508a:	4b0a      	ldr	r3, [pc, #40]	@ (80050b4 <HAL_GPIO_EXTI_Callback+0x3c>)
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00b      	beq.n	80050ac <HAL_GPIO_EXTI_Callback+0x34>
	{
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, LOG_buffer, UART_RX_BUFFER_SIZE);
 8005094:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8005098:	4907      	ldr	r1, [pc, #28]	@ (80050b8 <HAL_GPIO_EXTI_Callback+0x40>)
 800509a:	4808      	ldr	r0, [pc, #32]	@ (80050bc <HAL_GPIO_EXTI_Callback+0x44>)
 800509c:	f005 f911 	bl	800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>
		LOG_DataValid = true;
 80050a0:	4b07      	ldr	r3, [pc, #28]	@ (80050c0 <HAL_GPIO_EXTI_Callback+0x48>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	701a      	strb	r2, [r3, #0]
		FUNCTION = EXTI_WAKEUP;
 80050a6:	4b07      	ldr	r3, [pc, #28]	@ (80050c4 <HAL_GPIO_EXTI_Callback+0x4c>)
 80050a8:	2209      	movs	r2, #9
 80050aa:	701a      	strb	r2, [r3, #0]
	}
}
 80050ac:	bf00      	nop
 80050ae:	3708      	adds	r7, #8
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	2000103d 	.word	0x2000103d
 80050b8:	20000c54 	.word	0x20000c54
 80050bc:	2000126c 	.word	0x2000126c
 80050c0:	2000103c 	.word	0x2000103c
 80050c4:	20001158 	.word	0x20001158

080050c8 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
	LOG_DataValid = true;
 80050d0:	4b07      	ldr	r3, [pc, #28]	@ (80050f0 <HAL_RTC_AlarmAEventCallback+0x28>)
 80050d2:	2201      	movs	r2, #1
 80050d4:	701a      	strb	r2, [r3, #0]
	FUNCTION = ALARM_WAKEUP;
 80050d6:	4b07      	ldr	r3, [pc, #28]	@ (80050f4 <HAL_RTC_AlarmAEventCallback+0x2c>)
 80050d8:	2208      	movs	r2, #8
 80050da:	701a      	strb	r2, [r3, #0]
	Set_RTC(0, 0, 0); //(Hour, Minute, Second)
 80050dc:	2200      	movs	r2, #0
 80050de:	2100      	movs	r1, #0
 80050e0:	2000      	movs	r0, #0
 80050e2:	f7fc fbe3 	bl	80018ac <Set_RTC>
}
 80050e6:	bf00      	nop
 80050e8:	3708      	adds	r7, #8
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	2000103c 	.word	0x2000103c
 80050f4:	20001158 	.word	0x20001158

080050f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80050fc:	b672      	cpsid	i
}
 80050fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005100:	bf00      	nop
 8005102:	e7fd      	b.n	8005100 <Error_Handler+0x8>

08005104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800510a:	4b15      	ldr	r3, [pc, #84]	@ (8005160 <HAL_MspInit+0x5c>)
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	4a14      	ldr	r2, [pc, #80]	@ (8005160 <HAL_MspInit+0x5c>)
 8005110:	f043 0301 	orr.w	r3, r3, #1
 8005114:	6193      	str	r3, [r2, #24]
 8005116:	4b12      	ldr	r3, [pc, #72]	@ (8005160 <HAL_MspInit+0x5c>)
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	60bb      	str	r3, [r7, #8]
 8005120:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005122:	4b0f      	ldr	r3, [pc, #60]	@ (8005160 <HAL_MspInit+0x5c>)
 8005124:	69db      	ldr	r3, [r3, #28]
 8005126:	4a0e      	ldr	r2, [pc, #56]	@ (8005160 <HAL_MspInit+0x5c>)
 8005128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800512c:	61d3      	str	r3, [r2, #28]
 800512e:	4b0c      	ldr	r3, [pc, #48]	@ (8005160 <HAL_MspInit+0x5c>)
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005136:	607b      	str	r3, [r7, #4]
 8005138:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800513a:	4b0a      	ldr	r3, [pc, #40]	@ (8005164 <HAL_MspInit+0x60>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	60fb      	str	r3, [r7, #12]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800514e:	60fb      	str	r3, [r7, #12]
 8005150:	4a04      	ldr	r2, [pc, #16]	@ (8005164 <HAL_MspInit+0x60>)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	bc80      	pop	{r7}
 800515e:	4770      	bx	lr
 8005160:	40021000 	.word	0x40021000
 8005164:	40010000 	.word	0x40010000

08005168 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08a      	sub	sp, #40	@ 0x28
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005170:	f107 0318 	add.w	r3, r7, #24
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]
 8005178:	605a      	str	r2, [r3, #4]
 800517a:	609a      	str	r2, [r3, #8]
 800517c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a28      	ldr	r2, [pc, #160]	@ (8005224 <HAL_ADC_MspInit+0xbc>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d122      	bne.n	80051ce <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005188:	4b27      	ldr	r3, [pc, #156]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	4a26      	ldr	r2, [pc, #152]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 800518e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005192:	6193      	str	r3, [r2, #24]
 8005194:	4b24      	ldr	r3, [pc, #144]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 8005196:	699b      	ldr	r3, [r3, #24]
 8005198:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800519c:	617b      	str	r3, [r7, #20]
 800519e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051a0:	4b21      	ldr	r3, [pc, #132]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	4a20      	ldr	r2, [pc, #128]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051a6:	f043 0304 	orr.w	r3, r3, #4
 80051aa:	6193      	str	r3, [r2, #24]
 80051ac:	4b1e      	ldr	r3, [pc, #120]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	613b      	str	r3, [r7, #16]
 80051b6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80051b8:	2301      	movs	r3, #1
 80051ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051bc:	2303      	movs	r3, #3
 80051be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051c0:	f107 0318 	add.w	r3, r7, #24
 80051c4:	4619      	mov	r1, r3
 80051c6:	4819      	ldr	r0, [pc, #100]	@ (800522c <HAL_ADC_MspInit+0xc4>)
 80051c8:	f001 fa44 	bl	8006654 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80051cc:	e026      	b.n	800521c <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a17      	ldr	r2, [pc, #92]	@ (8005230 <HAL_ADC_MspInit+0xc8>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d121      	bne.n	800521c <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80051d8:	4b13      	ldr	r3, [pc, #76]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	4a12      	ldr	r2, [pc, #72]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051e2:	6193      	str	r3, [r2, #24]
 80051e4:	4b10      	ldr	r3, [pc, #64]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ec:	60fb      	str	r3, [r7, #12]
 80051ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051f6:	f043 0304 	orr.w	r3, r3, #4
 80051fa:	6193      	str	r3, [r2, #24]
 80051fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005228 <HAL_ADC_MspInit+0xc0>)
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	f003 0304 	and.w	r3, r3, #4
 8005204:	60bb      	str	r3, [r7, #8]
 8005206:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005208:	2302      	movs	r3, #2
 800520a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800520c:	2303      	movs	r3, #3
 800520e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005210:	f107 0318 	add.w	r3, r7, #24
 8005214:	4619      	mov	r1, r3
 8005216:	4805      	ldr	r0, [pc, #20]	@ (800522c <HAL_ADC_MspInit+0xc4>)
 8005218:	f001 fa1c 	bl	8006654 <HAL_GPIO_Init>
}
 800521c:	bf00      	nop
 800521e:	3728      	adds	r7, #40	@ 0x28
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40012400 	.word	0x40012400
 8005228:	40021000 	.word	0x40021000
 800522c:	40010800 	.word	0x40010800
 8005230:	40012800 	.word	0x40012800

08005234 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a10      	ldr	r2, [pc, #64]	@ (8005284 <HAL_ADC_MspDeInit+0x50>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d10a      	bne.n	800525c <HAL_ADC_MspDeInit+0x28>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 8005246:	4b10      	ldr	r3, [pc, #64]	@ (8005288 <HAL_ADC_MspDeInit+0x54>)
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	4a0f      	ldr	r2, [pc, #60]	@ (8005288 <HAL_ADC_MspDeInit+0x54>)
 800524c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005250:	6193      	str	r3, [r2, #24]

    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8005252:	2101      	movs	r1, #1
 8005254:	480d      	ldr	r0, [pc, #52]	@ (800528c <HAL_ADC_MspDeInit+0x58>)
 8005256:	f001 fb81 	bl	800695c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC2_MspDeInit 1 */

    /* USER CODE END ADC2_MspDeInit 1 */
  }

}
 800525a:	e00e      	b.n	800527a <HAL_ADC_MspDeInit+0x46>
  else if(hadc->Instance==ADC2)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a0b      	ldr	r2, [pc, #44]	@ (8005290 <HAL_ADC_MspDeInit+0x5c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d109      	bne.n	800527a <HAL_ADC_MspDeInit+0x46>
    __HAL_RCC_ADC2_CLK_DISABLE();
 8005266:	4b08      	ldr	r3, [pc, #32]	@ (8005288 <HAL_ADC_MspDeInit+0x54>)
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	4a07      	ldr	r2, [pc, #28]	@ (8005288 <HAL_ADC_MspDeInit+0x54>)
 800526c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005270:	6193      	str	r3, [r2, #24]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 8005272:	2102      	movs	r1, #2
 8005274:	4805      	ldr	r0, [pc, #20]	@ (800528c <HAL_ADC_MspDeInit+0x58>)
 8005276:	f001 fb71 	bl	800695c <HAL_GPIO_DeInit>
}
 800527a:	bf00      	nop
 800527c:	3708      	adds	r7, #8
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40012400 	.word	0x40012400
 8005288:	40021000 	.word	0x40021000
 800528c:	40010800 	.word	0x40010800
 8005290:	40012800 	.word	0x40012800

08005294 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b088      	sub	sp, #32
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800529c:	f107 0310 	add.w	r3, r7, #16
 80052a0:	2200      	movs	r2, #0
 80052a2:	601a      	str	r2, [r3, #0]
 80052a4:	605a      	str	r2, [r3, #4]
 80052a6:	609a      	str	r2, [r3, #8]
 80052a8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a15      	ldr	r2, [pc, #84]	@ (8005304 <HAL_I2C_MspInit+0x70>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d123      	bne.n	80052fc <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052b4:	4b14      	ldr	r3, [pc, #80]	@ (8005308 <HAL_I2C_MspInit+0x74>)
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	4a13      	ldr	r2, [pc, #76]	@ (8005308 <HAL_I2C_MspInit+0x74>)
 80052ba:	f043 0308 	orr.w	r3, r3, #8
 80052be:	6193      	str	r3, [r2, #24]
 80052c0:	4b11      	ldr	r3, [pc, #68]	@ (8005308 <HAL_I2C_MspInit+0x74>)
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	f003 0308 	and.w	r3, r3, #8
 80052c8:	60fb      	str	r3, [r7, #12]
 80052ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80052cc:	23c0      	movs	r3, #192	@ 0xc0
 80052ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80052d0:	2312      	movs	r3, #18
 80052d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80052d4:	2303      	movs	r3, #3
 80052d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052d8:	f107 0310 	add.w	r3, r7, #16
 80052dc:	4619      	mov	r1, r3
 80052de:	480b      	ldr	r0, [pc, #44]	@ (800530c <HAL_I2C_MspInit+0x78>)
 80052e0:	f001 f9b8 	bl	8006654 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80052e4:	4b08      	ldr	r3, [pc, #32]	@ (8005308 <HAL_I2C_MspInit+0x74>)
 80052e6:	69db      	ldr	r3, [r3, #28]
 80052e8:	4a07      	ldr	r2, [pc, #28]	@ (8005308 <HAL_I2C_MspInit+0x74>)
 80052ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80052ee:	61d3      	str	r3, [r2, #28]
 80052f0:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <HAL_I2C_MspInit+0x74>)
 80052f2:	69db      	ldr	r3, [r3, #28]
 80052f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052f8:	60bb      	str	r3, [r7, #8]
 80052fa:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80052fc:	bf00      	nop
 80052fe:	3720      	adds	r7, #32
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40005400 	.word	0x40005400
 8005308:	40021000 	.word	0x40021000
 800530c:	40010c00 	.word	0x40010c00

08005310 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a0a      	ldr	r2, [pc, #40]	@ (8005348 <HAL_I2C_MspDeInit+0x38>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d10d      	bne.n	800533e <HAL_I2C_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005322:	4b0a      	ldr	r3, [pc, #40]	@ (800534c <HAL_I2C_MspDeInit+0x3c>)
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	4a09      	ldr	r2, [pc, #36]	@ (800534c <HAL_I2C_MspDeInit+0x3c>)
 8005328:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800532c:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800532e:	2140      	movs	r1, #64	@ 0x40
 8005330:	4807      	ldr	r0, [pc, #28]	@ (8005350 <HAL_I2C_MspDeInit+0x40>)
 8005332:	f001 fb13 	bl	800695c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8005336:	2180      	movs	r1, #128	@ 0x80
 8005338:	4805      	ldr	r0, [pc, #20]	@ (8005350 <HAL_I2C_MspDeInit+0x40>)
 800533a:	f001 fb0f 	bl	800695c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800533e:	bf00      	nop
 8005340:	3708      	adds	r7, #8
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	40005400 	.word	0x40005400
 800534c:	40021000 	.word	0x40021000
 8005350:	40010c00 	.word	0x40010c00

08005354 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a13      	ldr	r2, [pc, #76]	@ (80053b0 <HAL_RTC_MspInit+0x5c>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d120      	bne.n	80053a8 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8005366:	f002 ffd5 	bl	8008314 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800536a:	4b12      	ldr	r3, [pc, #72]	@ (80053b4 <HAL_RTC_MspInit+0x60>)
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	4a11      	ldr	r2, [pc, #68]	@ (80053b4 <HAL_RTC_MspInit+0x60>)
 8005370:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005374:	61d3      	str	r3, [r2, #28]
 8005376:	4b0f      	ldr	r3, [pc, #60]	@ (80053b4 <HAL_RTC_MspInit+0x60>)
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800537e:	60fb      	str	r3, [r7, #12]
 8005380:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005382:	4b0d      	ldr	r3, [pc, #52]	@ (80053b8 <HAL_RTC_MspInit+0x64>)
 8005384:	2201      	movs	r2, #1
 8005386:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8005388:	2200      	movs	r2, #0
 800538a:	2100      	movs	r1, #0
 800538c:	2003      	movs	r0, #3
 800538e:	f001 f878 	bl	8006482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8005392:	2003      	movs	r0, #3
 8005394:	f001 f891 	bl	80064ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8005398:	2200      	movs	r2, #0
 800539a:	2100      	movs	r1, #0
 800539c:	2029      	movs	r0, #41	@ 0x29
 800539e:	f001 f870 	bl	8006482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80053a2:	2029      	movs	r0, #41	@ 0x29
 80053a4:	f001 f889 	bl	80064ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80053a8:	bf00      	nop
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40002800 	.word	0x40002800
 80053b4:	40021000 	.word	0x40021000
 80053b8:	4242043c 	.word	0x4242043c

080053bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a09      	ldr	r2, [pc, #36]	@ (80053f0 <HAL_TIM_Base_MspInit+0x34>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d10b      	bne.n	80053e6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80053ce:	4b09      	ldr	r3, [pc, #36]	@ (80053f4 <HAL_TIM_Base_MspInit+0x38>)
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	4a08      	ldr	r2, [pc, #32]	@ (80053f4 <HAL_TIM_Base_MspInit+0x38>)
 80053d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80053d8:	6193      	str	r3, [r2, #24]
 80053da:	4b06      	ldr	r3, [pc, #24]	@ (80053f4 <HAL_TIM_Base_MspInit+0x38>)
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80053e6:	bf00      	nop
 80053e8:	3714      	adds	r7, #20
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bc80      	pop	{r7}
 80053ee:	4770      	bx	lr
 80053f0:	40012c00 	.word	0x40012c00
 80053f4:	40021000 	.word	0x40021000

080053f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b08a      	sub	sp, #40	@ 0x28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005400:	f107 0318 	add.w	r3, r7, #24
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]
 8005408:	605a      	str	r2, [r3, #4]
 800540a:	609a      	str	r2, [r3, #8]
 800540c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a3f      	ldr	r2, [pc, #252]	@ (8005510 <HAL_UART_MspInit+0x118>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d13a      	bne.n	800548e <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005418:	4b3e      	ldr	r3, [pc, #248]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	4a3d      	ldr	r2, [pc, #244]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 800541e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005422:	6193      	str	r3, [r2, #24]
 8005424:	4b3b      	ldr	r3, [pc, #236]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 8005426:	699b      	ldr	r3, [r3, #24]
 8005428:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005430:	4b38      	ldr	r3, [pc, #224]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	4a37      	ldr	r2, [pc, #220]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 8005436:	f043 0304 	orr.w	r3, r3, #4
 800543a:	6193      	str	r3, [r2, #24]
 800543c:	4b35      	ldr	r3, [pc, #212]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	f003 0304 	and.w	r3, r3, #4
 8005444:	613b      	str	r3, [r7, #16]
 8005446:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005448:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800544c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800544e:	2302      	movs	r3, #2
 8005450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005452:	2303      	movs	r3, #3
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005456:	f107 0318 	add.w	r3, r7, #24
 800545a:	4619      	mov	r1, r3
 800545c:	482e      	ldr	r0, [pc, #184]	@ (8005518 <HAL_UART_MspInit+0x120>)
 800545e:	f001 f8f9 	bl	8006654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005462:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005468:	2300      	movs	r3, #0
 800546a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546c:	2300      	movs	r3, #0
 800546e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005470:	f107 0318 	add.w	r3, r7, #24
 8005474:	4619      	mov	r1, r3
 8005476:	4828      	ldr	r0, [pc, #160]	@ (8005518 <HAL_UART_MspInit+0x120>)
 8005478:	f001 f8ec 	bl	8006654 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800547c:	2200      	movs	r2, #0
 800547e:	2100      	movs	r1, #0
 8005480:	2025      	movs	r0, #37	@ 0x25
 8005482:	f000 fffe 	bl	8006482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005486:	2025      	movs	r0, #37	@ 0x25
 8005488:	f001 f817 	bl	80064ba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800548c:	e03c      	b.n	8005508 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a22      	ldr	r2, [pc, #136]	@ (800551c <HAL_UART_MspInit+0x124>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d137      	bne.n	8005508 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005498:	4b1e      	ldr	r3, [pc, #120]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 800549a:	69db      	ldr	r3, [r3, #28]
 800549c:	4a1d      	ldr	r2, [pc, #116]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 800549e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054a2:	61d3      	str	r3, [r2, #28]
 80054a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 80054a6:	69db      	ldr	r3, [r3, #28]
 80054a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ac:	60fb      	str	r3, [r7, #12]
 80054ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054b0:	4b18      	ldr	r3, [pc, #96]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	4a17      	ldr	r2, [pc, #92]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 80054b6:	f043 0304 	orr.w	r3, r3, #4
 80054ba:	6193      	str	r3, [r2, #24]
 80054bc:	4b15      	ldr	r3, [pc, #84]	@ (8005514 <HAL_UART_MspInit+0x11c>)
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	60bb      	str	r3, [r7, #8]
 80054c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80054c8:	2304      	movs	r3, #4
 80054ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054cc:	2302      	movs	r3, #2
 80054ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80054d0:	2303      	movs	r3, #3
 80054d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054d4:	f107 0318 	add.w	r3, r7, #24
 80054d8:	4619      	mov	r1, r3
 80054da:	480f      	ldr	r0, [pc, #60]	@ (8005518 <HAL_UART_MspInit+0x120>)
 80054dc:	f001 f8ba 	bl	8006654 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80054e0:	2308      	movs	r3, #8
 80054e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80054e4:	2300      	movs	r3, #0
 80054e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054e8:	2300      	movs	r3, #0
 80054ea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054ec:	f107 0318 	add.w	r3, r7, #24
 80054f0:	4619      	mov	r1, r3
 80054f2:	4809      	ldr	r0, [pc, #36]	@ (8005518 <HAL_UART_MspInit+0x120>)
 80054f4:	f001 f8ae 	bl	8006654 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80054f8:	2200      	movs	r2, #0
 80054fa:	2100      	movs	r1, #0
 80054fc:	2026      	movs	r0, #38	@ 0x26
 80054fe:	f000 ffc0 	bl	8006482 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005502:	2026      	movs	r0, #38	@ 0x26
 8005504:	f000 ffd9 	bl	80064ba <HAL_NVIC_EnableIRQ>
}
 8005508:	bf00      	nop
 800550a:	3728      	adds	r7, #40	@ 0x28
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	40013800 	.word	0x40013800
 8005514:	40021000 	.word	0x40021000
 8005518:	40010800 	.word	0x40010800
 800551c:	40004400 	.word	0x40004400

08005520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005520:	b480      	push	{r7}
 8005522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005524:	bf00      	nop
 8005526:	e7fd      	b.n	8005524 <NMI_Handler+0x4>

08005528 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005528:	b480      	push	{r7}
 800552a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800552c:	bf00      	nop
 800552e:	e7fd      	b.n	800552c <HardFault_Handler+0x4>

08005530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005534:	bf00      	nop
 8005536:	e7fd      	b.n	8005534 <MemManage_Handler+0x4>

08005538 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005538:	b480      	push	{r7}
 800553a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800553c:	bf00      	nop
 800553e:	e7fd      	b.n	800553c <BusFault_Handler+0x4>

08005540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005544:	bf00      	nop
 8005546:	e7fd      	b.n	8005544 <UsageFault_Handler+0x4>

08005548 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005548:	b480      	push	{r7}
 800554a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800554c:	bf00      	nop
 800554e:	46bd      	mov	sp, r7
 8005550:	bc80      	pop	{r7}
 8005552:	4770      	bx	lr

08005554 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005558:	bf00      	nop
 800555a:	46bd      	mov	sp, r7
 800555c:	bc80      	pop	{r7}
 800555e:	4770      	bx	lr

08005560 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005560:	b480      	push	{r7}
 8005562:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005564:	bf00      	nop
 8005566:	46bd      	mov	sp, r7
 8005568:	bc80      	pop	{r7}
 800556a:	4770      	bx	lr

0800556c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005570:	f000 f966 	bl	8005840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005574:	bf00      	nop
 8005576:	bd80      	pop	{r7, pc}

08005578 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 800557c:	4802      	ldr	r0, [pc, #8]	@ (8005588 <RTC_IRQHandler+0x10>)
 800557e:	f004 fab9 	bl	8009af4 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8005582:	bf00      	nop
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	20001210 	.word	0x20001210

0800558c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI_Wakeup_Pin);
 8005590:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8005594:	f001 face 	bl	8006b34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005598:	bf00      	nop
 800559a:	bd80      	pop	{r7, pc}

0800559c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80055a0:	4802      	ldr	r0, [pc, #8]	@ (80055ac <USART1_IRQHandler+0x10>)
 80055a2:	f004 feeb 	bl	800a37c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80055a6:	bf00      	nop
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	2000126c 	.word	0x2000126c

080055b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80055b4:	4802      	ldr	r0, [pc, #8]	@ (80055c0 <USART2_IRQHandler+0x10>)
 80055b6:	f004 fee1 	bl	800a37c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80055ba:	bf00      	nop
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	200012b4 	.word	0x200012b4

080055c4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80055c8:	4802      	ldr	r0, [pc, #8]	@ (80055d4 <RTC_Alarm_IRQHandler+0x10>)
 80055ca:	f003 ffc7 	bl	800955c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80055ce:	bf00      	nop
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	20001210 	.word	0x20001210

080055d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	af00      	add	r7, sp, #0
  return 1;
 80055dc:	2301      	movs	r3, #1
}
 80055de:	4618      	mov	r0, r3
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bc80      	pop	{r7}
 80055e4:	4770      	bx	lr

080055e6 <_kill>:

int _kill(int pid, int sig)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b082      	sub	sp, #8
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
 80055ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80055f0:	f007 f8e0 	bl	800c7b4 <__errno>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2216      	movs	r2, #22
 80055f8:	601a      	str	r2, [r3, #0]
  return -1;
 80055fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3708      	adds	r7, #8
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}

08005606 <_exit>:

void _exit (int status)
{
 8005606:	b580      	push	{r7, lr}
 8005608:	b082      	sub	sp, #8
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800560e:	f04f 31ff 	mov.w	r1, #4294967295
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f7ff ffe7 	bl	80055e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005618:	bf00      	nop
 800561a:	e7fd      	b.n	8005618 <_exit+0x12>

0800561c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b086      	sub	sp, #24
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005628:	2300      	movs	r3, #0
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	e00a      	b.n	8005644 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800562e:	f3af 8000 	nop.w
 8005632:	4601      	mov	r1, r0
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	1c5a      	adds	r2, r3, #1
 8005638:	60ba      	str	r2, [r7, #8]
 800563a:	b2ca      	uxtb	r2, r1
 800563c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	3301      	adds	r3, #1
 8005642:	617b      	str	r3, [r7, #20]
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	429a      	cmp	r2, r3
 800564a:	dbf0      	blt.n	800562e <_read+0x12>
  }

  return len;
 800564c:	687b      	ldr	r3, [r7, #4]
}
 800564e:	4618      	mov	r0, r3
 8005650:	3718      	adds	r7, #24
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005656:	b580      	push	{r7, lr}
 8005658:	b086      	sub	sp, #24
 800565a:	af00      	add	r7, sp, #0
 800565c:	60f8      	str	r0, [r7, #12]
 800565e:	60b9      	str	r1, [r7, #8]
 8005660:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005662:	2300      	movs	r3, #0
 8005664:	617b      	str	r3, [r7, #20]
 8005666:	e009      	b.n	800567c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	60ba      	str	r2, [r7, #8]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	3301      	adds	r3, #1
 800567a:	617b      	str	r3, [r7, #20]
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	429a      	cmp	r2, r3
 8005682:	dbf1      	blt.n	8005668 <_write+0x12>
  }
  return len;
 8005684:	687b      	ldr	r3, [r7, #4]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3718      	adds	r7, #24
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <_close>:

int _close(int file)
{
 800568e:	b480      	push	{r7}
 8005690:	b083      	sub	sp, #12
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005696:	f04f 33ff 	mov.w	r3, #4294967295
}
 800569a:	4618      	mov	r0, r3
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr

080056a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80056b4:	605a      	str	r2, [r3, #4]
  return 0;
 80056b6:	2300      	movs	r3, #0
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	bc80      	pop	{r7}
 80056c0:	4770      	bx	lr

080056c2 <_isatty>:

int _isatty(int file)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b083      	sub	sp, #12
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80056ca:	2301      	movs	r3, #1
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bc80      	pop	{r7}
 80056d4:	4770      	bx	lr

080056d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80056d6:	b480      	push	{r7}
 80056d8:	b085      	sub	sp, #20
 80056da:	af00      	add	r7, sp, #0
 80056dc:	60f8      	str	r0, [r7, #12]
 80056de:	60b9      	str	r1, [r7, #8]
 80056e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3714      	adds	r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bc80      	pop	{r7}
 80056ec:	4770      	bx	lr
	...

080056f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b086      	sub	sp, #24
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80056f8:	4a14      	ldr	r2, [pc, #80]	@ (800574c <_sbrk+0x5c>)
 80056fa:	4b15      	ldr	r3, [pc, #84]	@ (8005750 <_sbrk+0x60>)
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005704:	4b13      	ldr	r3, [pc, #76]	@ (8005754 <_sbrk+0x64>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d102      	bne.n	8005712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800570c:	4b11      	ldr	r3, [pc, #68]	@ (8005754 <_sbrk+0x64>)
 800570e:	4a12      	ldr	r2, [pc, #72]	@ (8005758 <_sbrk+0x68>)
 8005710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005712:	4b10      	ldr	r3, [pc, #64]	@ (8005754 <_sbrk+0x64>)
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4413      	add	r3, r2
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	429a      	cmp	r2, r3
 800571e:	d207      	bcs.n	8005730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005720:	f007 f848 	bl	800c7b4 <__errno>
 8005724:	4603      	mov	r3, r0
 8005726:	220c      	movs	r2, #12
 8005728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800572a:	f04f 33ff 	mov.w	r3, #4294967295
 800572e:	e009      	b.n	8005744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005730:	4b08      	ldr	r3, [pc, #32]	@ (8005754 <_sbrk+0x64>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005736:	4b07      	ldr	r3, [pc, #28]	@ (8005754 <_sbrk+0x64>)
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	4a05      	ldr	r2, [pc, #20]	@ (8005754 <_sbrk+0x64>)
 8005740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005742:	68fb      	ldr	r3, [r7, #12]
}
 8005744:	4618      	mov	r0, r3
 8005746:	3718      	adds	r7, #24
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	20005000 	.word	0x20005000
 8005750:	00000400 	.word	0x00000400
 8005754:	20001334 	.word	0x20001334
 8005758:	20001488 	.word	0x20001488

0800575c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005760:	bf00      	nop
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr

08005768 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005768:	f7ff fff8 	bl	800575c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800576c:	480b      	ldr	r0, [pc, #44]	@ (800579c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800576e:	490c      	ldr	r1, [pc, #48]	@ (80057a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005770:	4a0c      	ldr	r2, [pc, #48]	@ (80057a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8005772:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005774:	e002      	b.n	800577c <LoopCopyDataInit>

08005776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800577a:	3304      	adds	r3, #4

0800577c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800577c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800577e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005780:	d3f9      	bcc.n	8005776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005782:	4a09      	ldr	r2, [pc, #36]	@ (80057a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005784:	4c09      	ldr	r4, [pc, #36]	@ (80057ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005788:	e001      	b.n	800578e <LoopFillZerobss>

0800578a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800578a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800578c:	3204      	adds	r2, #4

0800578e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800578e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005790:	d3fb      	bcc.n	800578a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005792:	f007 f815 	bl	800c7c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005796:	f7fe fa27 	bl	8003be8 <main>
  bx lr
 800579a:	4770      	bx	lr
  ldr r0, =_sdata
 800579c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80057a0:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 80057a4:	0800fd5c 	.word	0x0800fd5c
  ldr r2, =_sbss
 80057a8:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 80057ac:	20001488 	.word	0x20001488

080057b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80057b0:	e7fe      	b.n	80057b0 <ADC1_2_IRQHandler>
	...

080057b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80057b8:	4b08      	ldr	r3, [pc, #32]	@ (80057dc <HAL_Init+0x28>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a07      	ldr	r2, [pc, #28]	@ (80057dc <HAL_Init+0x28>)
 80057be:	f043 0310 	orr.w	r3, r3, #16
 80057c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80057c4:	2003      	movs	r0, #3
 80057c6:	f000 fe51 	bl	800646c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80057ca:	200f      	movs	r0, #15
 80057cc:	f000 f808 	bl	80057e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80057d0:	f7ff fc98 	bl	8005104 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	40022000 	.word	0x40022000

080057e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80057e8:	4b12      	ldr	r3, [pc, #72]	@ (8005834 <HAL_InitTick+0x54>)
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	4b12      	ldr	r3, [pc, #72]	@ (8005838 <HAL_InitTick+0x58>)
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	4619      	mov	r1, r3
 80057f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80057f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80057fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 fe69 	bl	80064d6 <HAL_SYSTICK_Config>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e00e      	b.n	800582c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b0f      	cmp	r3, #15
 8005812:	d80a      	bhi.n	800582a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005814:	2200      	movs	r2, #0
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	f04f 30ff 	mov.w	r0, #4294967295
 800581c:	f000 fe31 	bl	8006482 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005820:	4a06      	ldr	r2, [pc, #24]	@ (800583c <HAL_InitTick+0x5c>)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	e000      	b.n	800582c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
}
 800582c:	4618      	mov	r0, r3
 800582e:	3708      	adds	r7, #8
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	20000058 	.word	0x20000058
 8005838:	20000060 	.word	0x20000060
 800583c:	2000005c 	.word	0x2000005c

08005840 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005844:	4b05      	ldr	r3, [pc, #20]	@ (800585c <HAL_IncTick+0x1c>)
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	461a      	mov	r2, r3
 800584a:	4b05      	ldr	r3, [pc, #20]	@ (8005860 <HAL_IncTick+0x20>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4413      	add	r3, r2
 8005850:	4a03      	ldr	r2, [pc, #12]	@ (8005860 <HAL_IncTick+0x20>)
 8005852:	6013      	str	r3, [r2, #0]
}
 8005854:	bf00      	nop
 8005856:	46bd      	mov	sp, r7
 8005858:	bc80      	pop	{r7}
 800585a:	4770      	bx	lr
 800585c:	20000060 	.word	0x20000060
 8005860:	20001338 	.word	0x20001338

08005864 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005864:	b480      	push	{r7}
 8005866:	af00      	add	r7, sp, #0
  return uwTick;
 8005868:	4b02      	ldr	r3, [pc, #8]	@ (8005874 <HAL_GetTick+0x10>)
 800586a:	681b      	ldr	r3, [r3, #0]
}
 800586c:	4618      	mov	r0, r3
 800586e:	46bd      	mov	sp, r7
 8005870:	bc80      	pop	{r7}
 8005872:	4770      	bx	lr
 8005874:	20001338 	.word	0x20001338

08005878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005880:	f7ff fff0 	bl	8005864 <HAL_GetTick>
 8005884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005890:	d005      	beq.n	800589e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005892:	4b0a      	ldr	r3, [pc, #40]	@ (80058bc <HAL_Delay+0x44>)
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	461a      	mov	r2, r3
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	4413      	add	r3, r2
 800589c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800589e:	bf00      	nop
 80058a0:	f7ff ffe0 	bl	8005864 <HAL_GetTick>
 80058a4:	4602      	mov	r2, r0
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d8f7      	bhi.n	80058a0 <HAL_Delay+0x28>
  {
  }
}
 80058b0:	bf00      	nop
 80058b2:	bf00      	nop
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	20000060 	.word	0x20000060

080058c0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80058c0:	b480      	push	{r7}
 80058c2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80058c4:	4b04      	ldr	r3, [pc, #16]	@ (80058d8 <HAL_SuspendTick+0x18>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a03      	ldr	r2, [pc, #12]	@ (80058d8 <HAL_SuspendTick+0x18>)
 80058ca:	f023 0302 	bic.w	r3, r3, #2
 80058ce:	6013      	str	r3, [r2, #0]
}
 80058d0:	bf00      	nop
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bc80      	pop	{r7}
 80058d6:	4770      	bx	lr
 80058d8:	e000e010 	.word	0xe000e010

080058dc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80058dc:	b480      	push	{r7}
 80058de:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80058e0:	4b04      	ldr	r3, [pc, #16]	@ (80058f4 <HAL_ResumeTick+0x18>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a03      	ldr	r2, [pc, #12]	@ (80058f4 <HAL_ResumeTick+0x18>)
 80058e6:	f043 0302 	orr.w	r3, r3, #2
 80058ea:	6013      	str	r3, [r2, #0]
}
 80058ec:	bf00      	nop
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bc80      	pop	{r7}
 80058f2:	4770      	bx	lr
 80058f4:	e000e010 	.word	0xe000e010

080058f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b086      	sub	sp, #24
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005900:	2300      	movs	r3, #0
 8005902:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005904:	2300      	movs	r3, #0
 8005906:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e0be      	b.n	8005a98 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005924:	2b00      	cmp	r3, #0
 8005926:	d109      	bne.n	800593c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7ff fc16 	bl	8005168 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 fc87 	bl	8006250 <ADC_ConversionStop_Disable>
 8005942:	4603      	mov	r3, r0
 8005944:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594a:	f003 0310 	and.w	r3, r3, #16
 800594e:	2b00      	cmp	r3, #0
 8005950:	f040 8099 	bne.w	8005a86 <HAL_ADC_Init+0x18e>
 8005954:	7dfb      	ldrb	r3, [r7, #23]
 8005956:	2b00      	cmp	r3, #0
 8005958:	f040 8095 	bne.w	8005a86 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005960:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005964:	f023 0302 	bic.w	r3, r3, #2
 8005968:	f043 0202 	orr.w	r2, r3, #2
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005978:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	7b1b      	ldrb	r3, [r3, #12]
 800597e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005980:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	4313      	orrs	r3, r2
 8005986:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005990:	d003      	beq.n	800599a <HAL_ADC_Init+0xa2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d102      	bne.n	80059a0 <HAL_ADC_Init+0xa8>
 800599a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800599e:	e000      	b.n	80059a2 <HAL_ADC_Init+0xaa>
 80059a0:	2300      	movs	r3, #0
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	7d1b      	ldrb	r3, [r3, #20]
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d119      	bne.n	80059e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	7b1b      	ldrb	r3, [r3, #12]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d109      	bne.n	80059cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	699b      	ldr	r3, [r3, #24]
 80059bc:	3b01      	subs	r3, #1
 80059be:	035a      	lsls	r2, r3, #13
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80059c8:	613b      	str	r3, [r7, #16]
 80059ca:	e00b      	b.n	80059e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d0:	f043 0220 	orr.w	r2, r3, #32
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059dc:	f043 0201 	orr.w	r2, r3, #1
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	430a      	orrs	r2, r1
 80059f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	689a      	ldr	r2, [r3, #8]
 80059fe:	4b28      	ldr	r3, [pc, #160]	@ (8005aa0 <HAL_ADC_Init+0x1a8>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	68b9      	ldr	r1, [r7, #8]
 8005a08:	430b      	orrs	r3, r1
 8005a0a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a14:	d003      	beq.n	8005a1e <HAL_ADC_Init+0x126>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d104      	bne.n	8005a28 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	3b01      	subs	r3, #1
 8005a24:	051b      	lsls	r3, r3, #20
 8005a26:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a2e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689a      	ldr	r2, [r3, #8]
 8005a42:	4b18      	ldr	r3, [pc, #96]	@ (8005aa4 <HAL_ADC_Init+0x1ac>)
 8005a44:	4013      	ands	r3, r2
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d10b      	bne.n	8005a64 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a56:	f023 0303 	bic.w	r3, r3, #3
 8005a5a:	f043 0201 	orr.w	r2, r3, #1
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005a62:	e018      	b.n	8005a96 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a68:	f023 0312 	bic.w	r3, r3, #18
 8005a6c:	f043 0210 	orr.w	r2, r3, #16
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a78:	f043 0201 	orr.w	r2, r3, #1
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005a84:	e007      	b.n	8005a96 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8a:	f043 0210 	orr.w	r2, r3, #16
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005a96:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3718      	adds	r7, #24
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	ffe1f7fd 	.word	0xffe1f7fd
 8005aa4:	ff1f0efe 	.word	0xff1f0efe

08005aa8 <HAL_ADC_DeInit>:
  *         function HAL_ADC_MspDeInit().
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_ADC_DeInit+0x16>
  {
     return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e0ad      	b.n	8005c1a <HAL_ADC_DeInit+0x172>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac2:	f043 0202 	orr.w	r2, r3, #2
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 fbc0 	bl	8006250 <ADC_ConversionStop_Disable>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	73fb      	strb	r3, [r7, #15]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status == HAL_OK)
 8005ad4:	7bfb      	ldrb	r3, [r7, #15]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	f040 809a 	bne.w	8005c10 <HAL_ADC_DeInit+0x168>




    /* Reset register SR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f06f 021f 	mvn.w	r2, #31
 8005ae4:	601a      	str	r2, [r3, #0]
                                ADC_FLAG_JSTRT | ADC_FLAG_STRT));
                         
    /* Reset register CR1 */
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_AWDEN   | ADC_CR1_JAWDEN | ADC_CR1_DISCNUM | 
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	6859      	ldr	r1, [r3, #4]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	4b4c      	ldr	r3, [pc, #304]	@ (8005c24 <HAL_ADC_DeInit+0x17c>)
 8005af2:	400b      	ands	r3, r1
 8005af4:	6053      	str	r3, [r2, #4]
                                    ADC_CR1_JDISCEN | ADC_CR1_DISCEN | ADC_CR1_JAUTO   | 
                                    ADC_CR1_AWDSGL  | ADC_CR1_SCAN   | ADC_CR1_JEOCIE  |   
                                    ADC_CR1_AWDIE   | ADC_CR1_EOCIE  | ADC_CR1_AWDCH    ));
    
    /* Reset register CR2 */
    CLEAR_BIT(hadc->Instance->CR2, (ADC_CR2_TSVREFE | ADC_CR2_SWSTART | ADC_CR2_JSWSTART | 
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6899      	ldr	r1, [r3, #8]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	4b49      	ldr	r3, [pc, #292]	@ (8005c28 <HAL_ADC_DeInit+0x180>)
 8005b02:	400b      	ands	r3, r1
 8005b04:	6093      	str	r3, [r2, #8]
                                    ADC_CR2_JEXTSEL | ADC_CR2_ALIGN   | ADC_CR2_DMA      |        
                                    ADC_CR2_RSTCAL  | ADC_CR2_CAL     | ADC_CR2_CONT     |          
                                    ADC_CR2_ADON                                          ));
    
    /* Reset register SMPR1 */
    CLEAR_BIT(hadc->Instance->SMPR1, (ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16 | ADC_SMPR1_SMP15 | 
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005b14:	60da      	str	r2, [r3, #12]
                                      ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13 | ADC_SMPR1_SMP12 | 
                                      ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10                    ));
    
    /* Reset register SMPR2 */
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP9 | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | 
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8005b24:	611a      	str	r2, [r3, #16]
                                      ADC_SMPR2_SMP6 | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | 
                                      ADC_SMPR2_SMP3 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | 
                                      ADC_SMPR2_SMP0                                    ));

    /* Reset register JOFR1 */
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	695b      	ldr	r3, [r3, #20]
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	6812      	ldr	r2, [r2, #0]
 8005b30:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005b34:	f023 030f 	bic.w	r3, r3, #15
 8005b38:	6153      	str	r3, [r2, #20]
    /* Reset register JOFR2 */
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6812      	ldr	r2, [r2, #0]
 8005b44:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005b48:	f023 030f 	bic.w	r3, r3, #15
 8005b4c:	6193      	str	r3, [r2, #24]
    /* Reset register JOFR3 */
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69db      	ldr	r3, [r3, #28]
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6812      	ldr	r2, [r2, #0]
 8005b58:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005b5c:	f023 030f 	bic.w	r3, r3, #15
 8005b60:	61d3      	str	r3, [r2, #28]
    /* Reset register JOFR4 */
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6812      	ldr	r2, [r2, #0]
 8005b6c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005b70:	f023 030f 	bic.w	r3, r3, #15
 8005b74:	6213      	str	r3, [r2, #32]
    
    /* Reset register HTR */
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6812      	ldr	r2, [r2, #0]
 8005b80:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005b84:	f023 030f 	bic.w	r3, r3, #15
 8005b88:	6253      	str	r3, [r2, #36]	@ 0x24
    /* Reset register LTR */
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6812      	ldr	r2, [r2, #0]
 8005b94:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8005b98:	f023 030f 	bic.w	r3, r3, #15
 8005b9c:	6293      	str	r3, [r2, #40]	@ 0x28
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005bac:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR2 */
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10 | 
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8005bcc:	631a      	str	r2, [r3, #48]	@ 0x30
                                    ADC_SQR2_SQ9  | ADC_SQR2_SQ8  | ADC_SQR2_SQ7   );
    
    /* Reset register SQR3 */
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ6 | ADC_SQR3_SQ5 | ADC_SQR3_SQ4 | 
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8005bdc:	635a      	str	r2, [r3, #52]	@ 0x34
                                    ADC_SQR3_SQ3 | ADC_SQR3_SQ2 | ADC_SQR3_SQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	6812      	ldr	r2, [r2, #0]
 8005be8:	0d9b      	lsrs	r3, r3, #22
 8005bea:	059b      	lsls	r3, r3, #22
 8005bec:	6393      	str	r3, [r2, #56]	@ 0x38
                                    ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 | 
                                    ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6812      	ldr	r2, [r2, #0]
 8005bf8:	0d9b      	lsrs	r3, r3, #22
 8005bfa:	059b      	lsls	r3, r3, #22
 8005bfc:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7ff fb18 	bl	8005234 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET; 
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	ff3f0000 	.word	0xff3f0000
 8005c28:	ff0106f0 	.word	0xff0106f0

08005c2c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d101      	bne.n	8005c46 <HAL_ADC_Start+0x1a>
 8005c42:	2302      	movs	r3, #2
 8005c44:	e098      	b.n	8005d78 <HAL_ADC_Start+0x14c>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 faa4 	bl	800619c <ADC_Enable>
 8005c54:	4603      	mov	r3, r0
 8005c56:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005c58:	7bfb      	ldrb	r3, [r7, #15]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f040 8087 	bne.w	8005d6e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c68:	f023 0301 	bic.w	r3, r3, #1
 8005c6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a41      	ldr	r2, [pc, #260]	@ (8005d80 <HAL_ADC_Start+0x154>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d105      	bne.n	8005c8a <HAL_ADC_Start+0x5e>
 8005c7e:	4b41      	ldr	r3, [pc, #260]	@ (8005d84 <HAL_ADC_Start+0x158>)
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d115      	bne.n	8005cb6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d026      	beq.n	8005cf2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005cac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005cb4:	e01d      	b.n	8005cf2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a2f      	ldr	r2, [pc, #188]	@ (8005d84 <HAL_ADC_Start+0x158>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d004      	beq.n	8005cd6 <HAL_ADC_Start+0xaa>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a2b      	ldr	r2, [pc, #172]	@ (8005d80 <HAL_ADC_Start+0x154>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d10d      	bne.n	8005cf2 <HAL_ADC_Start+0xc6>
 8005cd6:	4b2b      	ldr	r3, [pc, #172]	@ (8005d84 <HAL_ADC_Start+0x158>)
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d007      	beq.n	8005cf2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005cea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d006      	beq.n	8005d0c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d02:	f023 0206 	bic.w	r2, r3, #6
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005d0a:	e002      	b.n	8005d12 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f06f 0202 	mvn.w	r2, #2
 8005d22:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005d2e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8005d32:	d113      	bne.n	8005d5c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005d38:	4a11      	ldr	r2, [pc, #68]	@ (8005d80 <HAL_ADC_Start+0x154>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d105      	bne.n	8005d4a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005d3e:	4b11      	ldr	r3, [pc, #68]	@ (8005d84 <HAL_ADC_Start+0x158>)
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d108      	bne.n	8005d5c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8005d58:	609a      	str	r2, [r3, #8]
 8005d5a:	e00c      	b.n	8005d76 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	689a      	ldr	r2, [r3, #8]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005d6a:	609a      	str	r2, [r3, #8]
 8005d6c:	e003      	b.n	8005d76 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	40012800 	.word	0x40012800
 8005d84:	40012400 	.word	0x40012400

08005d88 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005d88:	b590      	push	{r4, r7, lr}
 8005d8a:	b087      	sub	sp, #28
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8005d96:	2300      	movs	r3, #0
 8005d98:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005d9e:	f7ff fd61 	bl	8005864 <HAL_GetTick>
 8005da2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db6:	f043 0220 	orr.w	r2, r3, #32
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e0d3      	b.n	8005f72 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d131      	bne.n	8005e3c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dde:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d12a      	bne.n	8005e3c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005de6:	e021      	b.n	8005e2c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dee:	d01d      	beq.n	8005e2c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d007      	beq.n	8005e06 <HAL_ADC_PollForConversion+0x7e>
 8005df6:	f7ff fd35 	bl	8005864 <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	683a      	ldr	r2, [r7, #0]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d212      	bcs.n	8005e2c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d10b      	bne.n	8005e2c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e18:	f043 0204 	orr.w	r2, r3, #4
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e0a2      	b.n	8005f72 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d0d6      	beq.n	8005de8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005e3a:	e070      	b.n	8005f1e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8005e3c:	4b4f      	ldr	r3, [pc, #316]	@ (8005f7c <HAL_ADC_PollForConversion+0x1f4>)
 8005e3e:	681c      	ldr	r4, [r3, #0]
 8005e40:	2002      	movs	r0, #2
 8005e42:	f002 ff6b 	bl	8008d1c <HAL_RCCEx_GetPeriphCLKFreq>
 8005e46:	4603      	mov	r3, r0
 8005e48:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6919      	ldr	r1, [r3, #16]
 8005e52:	4b4b      	ldr	r3, [pc, #300]	@ (8005f80 <HAL_ADC_PollForConversion+0x1f8>)
 8005e54:	400b      	ands	r3, r1
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d118      	bne.n	8005e8c <HAL_ADC_PollForConversion+0x104>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	68d9      	ldr	r1, [r3, #12]
 8005e60:	4b48      	ldr	r3, [pc, #288]	@ (8005f84 <HAL_ADC_PollForConversion+0x1fc>)
 8005e62:	400b      	ands	r3, r1
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d111      	bne.n	8005e8c <HAL_ADC_PollForConversion+0x104>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	6919      	ldr	r1, [r3, #16]
 8005e6e:	4b46      	ldr	r3, [pc, #280]	@ (8005f88 <HAL_ADC_PollForConversion+0x200>)
 8005e70:	400b      	ands	r3, r1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d108      	bne.n	8005e88 <HAL_ADC_PollForConversion+0x100>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68d9      	ldr	r1, [r3, #12]
 8005e7c:	4b43      	ldr	r3, [pc, #268]	@ (8005f8c <HAL_ADC_PollForConversion+0x204>)
 8005e7e:	400b      	ands	r3, r1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <HAL_ADC_PollForConversion+0x100>
 8005e84:	2314      	movs	r3, #20
 8005e86:	e020      	b.n	8005eca <HAL_ADC_PollForConversion+0x142>
 8005e88:	2329      	movs	r3, #41	@ 0x29
 8005e8a:	e01e      	b.n	8005eca <HAL_ADC_PollForConversion+0x142>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6919      	ldr	r1, [r3, #16]
 8005e92:	4b3d      	ldr	r3, [pc, #244]	@ (8005f88 <HAL_ADC_PollForConversion+0x200>)
 8005e94:	400b      	ands	r3, r1
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <HAL_ADC_PollForConversion+0x120>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68d9      	ldr	r1, [r3, #12]
 8005ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8005f8c <HAL_ADC_PollForConversion+0x204>)
 8005ea2:	400b      	ands	r3, r1
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00d      	beq.n	8005ec4 <HAL_ADC_PollForConversion+0x13c>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6919      	ldr	r1, [r3, #16]
 8005eae:	4b38      	ldr	r3, [pc, #224]	@ (8005f90 <HAL_ADC_PollForConversion+0x208>)
 8005eb0:	400b      	ands	r3, r1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d108      	bne.n	8005ec8 <HAL_ADC_PollForConversion+0x140>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68d9      	ldr	r1, [r3, #12]
 8005ebc:	4b34      	ldr	r3, [pc, #208]	@ (8005f90 <HAL_ADC_PollForConversion+0x208>)
 8005ebe:	400b      	ands	r3, r1
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_ADC_PollForConversion+0x140>
 8005ec4:	2354      	movs	r3, #84	@ 0x54
 8005ec6:	e000      	b.n	8005eca <HAL_ADC_PollForConversion+0x142>
 8005ec8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8005eca:	fb02 f303 	mul.w	r3, r2, r3
 8005ece:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005ed0:	e021      	b.n	8005f16 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed8:	d01a      	beq.n	8005f10 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d007      	beq.n	8005ef0 <HAL_ADC_PollForConversion+0x168>
 8005ee0:	f7ff fcc0 	bl	8005864 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d20f      	bcs.n	8005f10 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d90b      	bls.n	8005f10 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005efc:	f043 0204 	orr.w	r2, r3, #4
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	e030      	b.n	8005f72 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	3301      	adds	r3, #1
 8005f14:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d8d9      	bhi.n	8005ed2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f06f 0212 	mvn.w	r2, #18
 8005f26:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005f3e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8005f42:	d115      	bne.n	8005f70 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d111      	bne.n	8005f70 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d105      	bne.n	8005f70 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f68:	f043 0201 	orr.w	r2, r3, #1
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	371c      	adds	r7, #28
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd90      	pop	{r4, r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	20000058 	.word	0x20000058
 8005f80:	24924924 	.word	0x24924924
 8005f84:	00924924 	.word	0x00924924
 8005f88:	12492492 	.word	0x12492492
 8005f8c:	00492492 	.word	0x00492492
 8005f90:	00249249 	.word	0x00249249

08005f94 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	370c      	adds	r7, #12
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bc80      	pop	{r7}
 8005faa:	4770      	bx	lr

08005fac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d101      	bne.n	8005fcc <HAL_ADC_ConfigChannel+0x20>
 8005fc8:	2302      	movs	r3, #2
 8005fca:	e0dc      	b.n	8006186 <HAL_ADC_ConfigChannel+0x1da>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	2b06      	cmp	r3, #6
 8005fda:	d81c      	bhi.n	8006016 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4413      	add	r3, r2
 8005fec:	3b05      	subs	r3, #5
 8005fee:	221f      	movs	r2, #31
 8005ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff4:	43db      	mvns	r3, r3
 8005ff6:	4019      	ands	r1, r3
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	6818      	ldr	r0, [r3, #0]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	4613      	mov	r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	4413      	add	r3, r2
 8006006:	3b05      	subs	r3, #5
 8006008:	fa00 f203 	lsl.w	r2, r0, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	430a      	orrs	r2, r1
 8006012:	635a      	str	r2, [r3, #52]	@ 0x34
 8006014:	e03c      	b.n	8006090 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	2b0c      	cmp	r3, #12
 800601c:	d81c      	bhi.n	8006058 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	685a      	ldr	r2, [r3, #4]
 8006028:	4613      	mov	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	3b23      	subs	r3, #35	@ 0x23
 8006030:	221f      	movs	r2, #31
 8006032:	fa02 f303 	lsl.w	r3, r2, r3
 8006036:	43db      	mvns	r3, r3
 8006038:	4019      	ands	r1, r3
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	4613      	mov	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4413      	add	r3, r2
 8006048:	3b23      	subs	r3, #35	@ 0x23
 800604a:	fa00 f203 	lsl.w	r2, r0, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	631a      	str	r2, [r3, #48]	@ 0x30
 8006056:	e01b      	b.n	8006090 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685a      	ldr	r2, [r3, #4]
 8006062:	4613      	mov	r3, r2
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	4413      	add	r3, r2
 8006068:	3b41      	subs	r3, #65	@ 0x41
 800606a:	221f      	movs	r2, #31
 800606c:	fa02 f303 	lsl.w	r3, r2, r3
 8006070:	43db      	mvns	r3, r3
 8006072:	4019      	ands	r1, r3
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	6818      	ldr	r0, [r3, #0]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	4613      	mov	r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4413      	add	r3, r2
 8006082:	3b41      	subs	r3, #65	@ 0x41
 8006084:	fa00 f203 	lsl.w	r2, r0, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	430a      	orrs	r2, r1
 800608e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2b09      	cmp	r3, #9
 8006096:	d91c      	bls.n	80060d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68d9      	ldr	r1, [r3, #12]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	4613      	mov	r3, r2
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	4413      	add	r3, r2
 80060a8:	3b1e      	subs	r3, #30
 80060aa:	2207      	movs	r2, #7
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	43db      	mvns	r3, r3
 80060b2:	4019      	ands	r1, r3
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	6898      	ldr	r0, [r3, #8]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	4613      	mov	r3, r2
 80060be:	005b      	lsls	r3, r3, #1
 80060c0:	4413      	add	r3, r2
 80060c2:	3b1e      	subs	r3, #30
 80060c4:	fa00 f203 	lsl.w	r2, r0, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	430a      	orrs	r2, r1
 80060ce:	60da      	str	r2, [r3, #12]
 80060d0:	e019      	b.n	8006106 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	6919      	ldr	r1, [r3, #16]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	4613      	mov	r3, r2
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	4413      	add	r3, r2
 80060e2:	2207      	movs	r2, #7
 80060e4:	fa02 f303 	lsl.w	r3, r2, r3
 80060e8:	43db      	mvns	r3, r3
 80060ea:	4019      	ands	r1, r3
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	6898      	ldr	r0, [r3, #8]
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	4613      	mov	r3, r2
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	4413      	add	r3, r2
 80060fa:	fa00 f203 	lsl.w	r2, r0, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	430a      	orrs	r2, r1
 8006104:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2b10      	cmp	r3, #16
 800610c:	d003      	beq.n	8006116 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006112:	2b11      	cmp	r3, #17
 8006114:	d132      	bne.n	800617c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a1d      	ldr	r2, [pc, #116]	@ (8006190 <HAL_ADC_ConfigChannel+0x1e4>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d125      	bne.n	800616c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d126      	bne.n	800617c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	689a      	ldr	r2, [r3, #8]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800613c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2b10      	cmp	r3, #16
 8006144:	d11a      	bne.n	800617c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006146:	4b13      	ldr	r3, [pc, #76]	@ (8006194 <HAL_ADC_ConfigChannel+0x1e8>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a13      	ldr	r2, [pc, #76]	@ (8006198 <HAL_ADC_ConfigChannel+0x1ec>)
 800614c:	fba2 2303 	umull	r2, r3, r2, r3
 8006150:	0c9a      	lsrs	r2, r3, #18
 8006152:	4613      	mov	r3, r2
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	4413      	add	r3, r2
 8006158:	005b      	lsls	r3, r3, #1
 800615a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800615c:	e002      	b.n	8006164 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	3b01      	subs	r3, #1
 8006162:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1f9      	bne.n	800615e <HAL_ADC_ConfigChannel+0x1b2>
 800616a:	e007      	b.n	800617c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006170:	f043 0220 	orr.w	r2, r3, #32
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006184:	7bfb      	ldrb	r3, [r7, #15]
}
 8006186:	4618      	mov	r0, r3
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	bc80      	pop	{r7}
 800618e:	4770      	bx	lr
 8006190:	40012400 	.word	0x40012400
 8006194:	20000058 	.word	0x20000058
 8006198:	431bde83 	.word	0x431bde83

0800619c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80061a8:	2300      	movs	r3, #0
 80061aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d040      	beq.n	800623c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	689a      	ldr	r2, [r3, #8]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f042 0201 	orr.w	r2, r2, #1
 80061c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80061ca:	4b1f      	ldr	r3, [pc, #124]	@ (8006248 <ADC_Enable+0xac>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a1f      	ldr	r2, [pc, #124]	@ (800624c <ADC_Enable+0xb0>)
 80061d0:	fba2 2303 	umull	r2, r3, r2, r3
 80061d4:	0c9b      	lsrs	r3, r3, #18
 80061d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80061d8:	e002      	b.n	80061e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	3b01      	subs	r3, #1
 80061de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1f9      	bne.n	80061da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80061e6:	f7ff fb3d 	bl	8005864 <HAL_GetTick>
 80061ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80061ec:	e01f      	b.n	800622e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80061ee:	f7ff fb39 	bl	8005864 <HAL_GetTick>
 80061f2:	4602      	mov	r2, r0
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	1ad3      	subs	r3, r2, r3
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d918      	bls.n	800622e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f003 0301 	and.w	r3, r3, #1
 8006206:	2b01      	cmp	r3, #1
 8006208:	d011      	beq.n	800622e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800620e:	f043 0210 	orr.w	r2, r3, #16
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800621a:	f043 0201 	orr.w	r2, r3, #1
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e007      	b.n	800623e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b01      	cmp	r3, #1
 800623a:	d1d8      	bne.n	80061ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	20000058 	.word	0x20000058
 800624c:	431bde83 	.word	0x431bde83

08006250 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006258:	2300      	movs	r3, #0
 800625a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b01      	cmp	r3, #1
 8006268:	d12e      	bne.n	80062c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	689a      	ldr	r2, [r3, #8]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f022 0201 	bic.w	r2, r2, #1
 8006278:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800627a:	f7ff faf3 	bl	8005864 <HAL_GetTick>
 800627e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006280:	e01b      	b.n	80062ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006282:	f7ff faef 	bl	8005864 <HAL_GetTick>
 8006286:	4602      	mov	r2, r0
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	2b02      	cmp	r3, #2
 800628e:	d914      	bls.n	80062ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	2b01      	cmp	r3, #1
 800629c:	d10d      	bne.n	80062ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a2:	f043 0210 	orr.w	r2, r3, #16
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ae:	f043 0201 	orr.w	r2, r3, #1
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e007      	b.n	80062ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d0dc      	beq.n	8006282 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
	...

080062d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f003 0307 	and.w	r3, r3, #7
 80062e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006318 <__NVIC_SetPriorityGrouping+0x44>)
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80062f0:	4013      	ands	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006306:	4a04      	ldr	r2, [pc, #16]	@ (8006318 <__NVIC_SetPriorityGrouping+0x44>)
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	60d3      	str	r3, [r2, #12]
}
 800630c:	bf00      	nop
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	bc80      	pop	{r7}
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	e000ed00 	.word	0xe000ed00

0800631c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006320:	4b04      	ldr	r3, [pc, #16]	@ (8006334 <__NVIC_GetPriorityGrouping+0x18>)
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	0a1b      	lsrs	r3, r3, #8
 8006326:	f003 0307 	and.w	r3, r3, #7
}
 800632a:	4618      	mov	r0, r3
 800632c:	46bd      	mov	sp, r7
 800632e:	bc80      	pop	{r7}
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	e000ed00 	.word	0xe000ed00

08006338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	4603      	mov	r3, r0
 8006340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006346:	2b00      	cmp	r3, #0
 8006348:	db0b      	blt.n	8006362 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	f003 021f 	and.w	r2, r3, #31
 8006350:	4906      	ldr	r1, [pc, #24]	@ (800636c <__NVIC_EnableIRQ+0x34>)
 8006352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006356:	095b      	lsrs	r3, r3, #5
 8006358:	2001      	movs	r0, #1
 800635a:	fa00 f202 	lsl.w	r2, r0, r2
 800635e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	bc80      	pop	{r7}
 800636a:	4770      	bx	lr
 800636c:	e000e100 	.word	0xe000e100

08006370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	4603      	mov	r3, r0
 8006378:	6039      	str	r1, [r7, #0]
 800637a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800637c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006380:	2b00      	cmp	r3, #0
 8006382:	db0a      	blt.n	800639a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	b2da      	uxtb	r2, r3
 8006388:	490c      	ldr	r1, [pc, #48]	@ (80063bc <__NVIC_SetPriority+0x4c>)
 800638a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800638e:	0112      	lsls	r2, r2, #4
 8006390:	b2d2      	uxtb	r2, r2
 8006392:	440b      	add	r3, r1
 8006394:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006398:	e00a      	b.n	80063b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	b2da      	uxtb	r2, r3
 800639e:	4908      	ldr	r1, [pc, #32]	@ (80063c0 <__NVIC_SetPriority+0x50>)
 80063a0:	79fb      	ldrb	r3, [r7, #7]
 80063a2:	f003 030f 	and.w	r3, r3, #15
 80063a6:	3b04      	subs	r3, #4
 80063a8:	0112      	lsls	r2, r2, #4
 80063aa:	b2d2      	uxtb	r2, r2
 80063ac:	440b      	add	r3, r1
 80063ae:	761a      	strb	r2, [r3, #24]
}
 80063b0:	bf00      	nop
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bc80      	pop	{r7}
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	e000e100 	.word	0xe000e100
 80063c0:	e000ed00 	.word	0xe000ed00

080063c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b089      	sub	sp, #36	@ 0x24
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f003 0307 	and.w	r3, r3, #7
 80063d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	f1c3 0307 	rsb	r3, r3, #7
 80063de:	2b04      	cmp	r3, #4
 80063e0:	bf28      	it	cs
 80063e2:	2304      	movcs	r3, #4
 80063e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	3304      	adds	r3, #4
 80063ea:	2b06      	cmp	r3, #6
 80063ec:	d902      	bls.n	80063f4 <NVIC_EncodePriority+0x30>
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	3b03      	subs	r3, #3
 80063f2:	e000      	b.n	80063f6 <NVIC_EncodePriority+0x32>
 80063f4:	2300      	movs	r3, #0
 80063f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063f8:	f04f 32ff 	mov.w	r2, #4294967295
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006402:	43da      	mvns	r2, r3
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	401a      	ands	r2, r3
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800640c:	f04f 31ff 	mov.w	r1, #4294967295
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	fa01 f303 	lsl.w	r3, r1, r3
 8006416:	43d9      	mvns	r1, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800641c:	4313      	orrs	r3, r2
         );
}
 800641e:	4618      	mov	r0, r3
 8006420:	3724      	adds	r7, #36	@ 0x24
 8006422:	46bd      	mov	sp, r7
 8006424:	bc80      	pop	{r7}
 8006426:	4770      	bx	lr

08006428 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	3b01      	subs	r3, #1
 8006434:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006438:	d301      	bcc.n	800643e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800643a:	2301      	movs	r3, #1
 800643c:	e00f      	b.n	800645e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800643e:	4a0a      	ldr	r2, [pc, #40]	@ (8006468 <SysTick_Config+0x40>)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	3b01      	subs	r3, #1
 8006444:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006446:	210f      	movs	r1, #15
 8006448:	f04f 30ff 	mov.w	r0, #4294967295
 800644c:	f7ff ff90 	bl	8006370 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006450:	4b05      	ldr	r3, [pc, #20]	@ (8006468 <SysTick_Config+0x40>)
 8006452:	2200      	movs	r2, #0
 8006454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006456:	4b04      	ldr	r3, [pc, #16]	@ (8006468 <SysTick_Config+0x40>)
 8006458:	2207      	movs	r2, #7
 800645a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	e000e010 	.word	0xe000e010

0800646c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7ff ff2d 	bl	80062d4 <__NVIC_SetPriorityGrouping>
}
 800647a:	bf00      	nop
 800647c:	3708      	adds	r7, #8
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}

08006482 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006482:	b580      	push	{r7, lr}
 8006484:	b086      	sub	sp, #24
 8006486:	af00      	add	r7, sp, #0
 8006488:	4603      	mov	r3, r0
 800648a:	60b9      	str	r1, [r7, #8]
 800648c:	607a      	str	r2, [r7, #4]
 800648e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006490:	2300      	movs	r3, #0
 8006492:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006494:	f7ff ff42 	bl	800631c <__NVIC_GetPriorityGrouping>
 8006498:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	6978      	ldr	r0, [r7, #20]
 80064a0:	f7ff ff90 	bl	80063c4 <NVIC_EncodePriority>
 80064a4:	4602      	mov	r2, r0
 80064a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064aa:	4611      	mov	r1, r2
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7ff ff5f 	bl	8006370 <__NVIC_SetPriority>
}
 80064b2:	bf00      	nop
 80064b4:	3718      	adds	r7, #24
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b082      	sub	sp, #8
 80064be:	af00      	add	r7, sp, #0
 80064c0:	4603      	mov	r3, r0
 80064c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064c8:	4618      	mov	r0, r3
 80064ca:	f7ff ff35 	bl	8006338 <__NVIC_EnableIRQ>
}
 80064ce:	bf00      	nop
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b082      	sub	sp, #8
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7ff ffa2 	bl	8006428 <SysTick_Config>
 80064e4:	4603      	mov	r3, r0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3708      	adds	r7, #8
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80064ee:	b480      	push	{r7}
 80064f0:	b085      	sub	sp, #20
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064f6:	2300      	movs	r3, #0
 80064f8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b02      	cmp	r3, #2
 8006504:	d008      	beq.n	8006518 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2204      	movs	r2, #4
 800650a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e020      	b.n	800655a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f022 020e 	bic.w	r2, r2, #14
 8006526:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f022 0201 	bic.w	r2, r2, #1
 8006536:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006540:	2101      	movs	r1, #1
 8006542:	fa01 f202 	lsl.w	r2, r1, r2
 8006546:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006558:	7bfb      	ldrb	r3, [r7, #15]
}
 800655a:	4618      	mov	r0, r3
 800655c:	3714      	adds	r7, #20
 800655e:	46bd      	mov	sp, r7
 8006560:	bc80      	pop	{r7}
 8006562:	4770      	bx	lr

08006564 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800656c:	2300      	movs	r3, #0
 800656e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b02      	cmp	r3, #2
 800657a:	d005      	beq.n	8006588 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2204      	movs	r2, #4
 8006580:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	73fb      	strb	r3, [r7, #15]
 8006586:	e051      	b.n	800662c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f022 020e 	bic.w	r2, r2, #14
 8006596:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0201 	bic.w	r2, r2, #1
 80065a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a22      	ldr	r2, [pc, #136]	@ (8006638 <HAL_DMA_Abort_IT+0xd4>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d029      	beq.n	8006606 <HAL_DMA_Abort_IT+0xa2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a21      	ldr	r2, [pc, #132]	@ (800663c <HAL_DMA_Abort_IT+0xd8>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d022      	beq.n	8006602 <HAL_DMA_Abort_IT+0x9e>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a1f      	ldr	r2, [pc, #124]	@ (8006640 <HAL_DMA_Abort_IT+0xdc>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d01a      	beq.n	80065fc <HAL_DMA_Abort_IT+0x98>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a1e      	ldr	r2, [pc, #120]	@ (8006644 <HAL_DMA_Abort_IT+0xe0>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d012      	beq.n	80065f6 <HAL_DMA_Abort_IT+0x92>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006648 <HAL_DMA_Abort_IT+0xe4>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d00a      	beq.n	80065f0 <HAL_DMA_Abort_IT+0x8c>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a1b      	ldr	r2, [pc, #108]	@ (800664c <HAL_DMA_Abort_IT+0xe8>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d102      	bne.n	80065ea <HAL_DMA_Abort_IT+0x86>
 80065e4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80065e8:	e00e      	b.n	8006608 <HAL_DMA_Abort_IT+0xa4>
 80065ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80065ee:	e00b      	b.n	8006608 <HAL_DMA_Abort_IT+0xa4>
 80065f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80065f4:	e008      	b.n	8006608 <HAL_DMA_Abort_IT+0xa4>
 80065f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065fa:	e005      	b.n	8006608 <HAL_DMA_Abort_IT+0xa4>
 80065fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006600:	e002      	b.n	8006608 <HAL_DMA_Abort_IT+0xa4>
 8006602:	2310      	movs	r3, #16
 8006604:	e000      	b.n	8006608 <HAL_DMA_Abort_IT+0xa4>
 8006606:	2301      	movs	r3, #1
 8006608:	4a11      	ldr	r2, [pc, #68]	@ (8006650 <HAL_DMA_Abort_IT+0xec>)
 800660a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006620:	2b00      	cmp	r3, #0
 8006622:	d003      	beq.n	800662c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	4798      	blx	r3
    } 
  }
  return status;
 800662c:	7bfb      	ldrb	r3, [r7, #15]
}
 800662e:	4618      	mov	r0, r3
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	40020008 	.word	0x40020008
 800663c:	4002001c 	.word	0x4002001c
 8006640:	40020030 	.word	0x40020030
 8006644:	40020044 	.word	0x40020044
 8006648:	40020058 	.word	0x40020058
 800664c:	4002006c 	.word	0x4002006c
 8006650:	40020000 	.word	0x40020000

08006654 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006654:	b480      	push	{r7}
 8006656:	b08b      	sub	sp, #44	@ 0x2c
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800665e:	2300      	movs	r3, #0
 8006660:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006662:	2300      	movs	r3, #0
 8006664:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006666:	e169      	b.n	800693c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006668:	2201      	movs	r2, #1
 800666a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666c:	fa02 f303 	lsl.w	r3, r2, r3
 8006670:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69fa      	ldr	r2, [r7, #28]
 8006678:	4013      	ands	r3, r2
 800667a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800667c:	69ba      	ldr	r2, [r7, #24]
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	429a      	cmp	r2, r3
 8006682:	f040 8158 	bne.w	8006936 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	4a9a      	ldr	r2, [pc, #616]	@ (80068f4 <HAL_GPIO_Init+0x2a0>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d05e      	beq.n	800674e <HAL_GPIO_Init+0xfa>
 8006690:	4a98      	ldr	r2, [pc, #608]	@ (80068f4 <HAL_GPIO_Init+0x2a0>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d875      	bhi.n	8006782 <HAL_GPIO_Init+0x12e>
 8006696:	4a98      	ldr	r2, [pc, #608]	@ (80068f8 <HAL_GPIO_Init+0x2a4>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d058      	beq.n	800674e <HAL_GPIO_Init+0xfa>
 800669c:	4a96      	ldr	r2, [pc, #600]	@ (80068f8 <HAL_GPIO_Init+0x2a4>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d86f      	bhi.n	8006782 <HAL_GPIO_Init+0x12e>
 80066a2:	4a96      	ldr	r2, [pc, #600]	@ (80068fc <HAL_GPIO_Init+0x2a8>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d052      	beq.n	800674e <HAL_GPIO_Init+0xfa>
 80066a8:	4a94      	ldr	r2, [pc, #592]	@ (80068fc <HAL_GPIO_Init+0x2a8>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d869      	bhi.n	8006782 <HAL_GPIO_Init+0x12e>
 80066ae:	4a94      	ldr	r2, [pc, #592]	@ (8006900 <HAL_GPIO_Init+0x2ac>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d04c      	beq.n	800674e <HAL_GPIO_Init+0xfa>
 80066b4:	4a92      	ldr	r2, [pc, #584]	@ (8006900 <HAL_GPIO_Init+0x2ac>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d863      	bhi.n	8006782 <HAL_GPIO_Init+0x12e>
 80066ba:	4a92      	ldr	r2, [pc, #584]	@ (8006904 <HAL_GPIO_Init+0x2b0>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d046      	beq.n	800674e <HAL_GPIO_Init+0xfa>
 80066c0:	4a90      	ldr	r2, [pc, #576]	@ (8006904 <HAL_GPIO_Init+0x2b0>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d85d      	bhi.n	8006782 <HAL_GPIO_Init+0x12e>
 80066c6:	2b12      	cmp	r3, #18
 80066c8:	d82a      	bhi.n	8006720 <HAL_GPIO_Init+0xcc>
 80066ca:	2b12      	cmp	r3, #18
 80066cc:	d859      	bhi.n	8006782 <HAL_GPIO_Init+0x12e>
 80066ce:	a201      	add	r2, pc, #4	@ (adr r2, 80066d4 <HAL_GPIO_Init+0x80>)
 80066d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d4:	0800674f 	.word	0x0800674f
 80066d8:	08006729 	.word	0x08006729
 80066dc:	0800673b 	.word	0x0800673b
 80066e0:	0800677d 	.word	0x0800677d
 80066e4:	08006783 	.word	0x08006783
 80066e8:	08006783 	.word	0x08006783
 80066ec:	08006783 	.word	0x08006783
 80066f0:	08006783 	.word	0x08006783
 80066f4:	08006783 	.word	0x08006783
 80066f8:	08006783 	.word	0x08006783
 80066fc:	08006783 	.word	0x08006783
 8006700:	08006783 	.word	0x08006783
 8006704:	08006783 	.word	0x08006783
 8006708:	08006783 	.word	0x08006783
 800670c:	08006783 	.word	0x08006783
 8006710:	08006783 	.word	0x08006783
 8006714:	08006783 	.word	0x08006783
 8006718:	08006731 	.word	0x08006731
 800671c:	08006745 	.word	0x08006745
 8006720:	4a79      	ldr	r2, [pc, #484]	@ (8006908 <HAL_GPIO_Init+0x2b4>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d013      	beq.n	800674e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006726:	e02c      	b.n	8006782 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	623b      	str	r3, [r7, #32]
          break;
 800672e:	e029      	b.n	8006784 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	3304      	adds	r3, #4
 8006736:	623b      	str	r3, [r7, #32]
          break;
 8006738:	e024      	b.n	8006784 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	3308      	adds	r3, #8
 8006740:	623b      	str	r3, [r7, #32]
          break;
 8006742:	e01f      	b.n	8006784 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	330c      	adds	r3, #12
 800674a:	623b      	str	r3, [r7, #32]
          break;
 800674c:	e01a      	b.n	8006784 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d102      	bne.n	800675c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006756:	2304      	movs	r3, #4
 8006758:	623b      	str	r3, [r7, #32]
          break;
 800675a:	e013      	b.n	8006784 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d105      	bne.n	8006770 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006764:	2308      	movs	r3, #8
 8006766:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	69fa      	ldr	r2, [r7, #28]
 800676c:	611a      	str	r2, [r3, #16]
          break;
 800676e:	e009      	b.n	8006784 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006770:	2308      	movs	r3, #8
 8006772:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	69fa      	ldr	r2, [r7, #28]
 8006778:	615a      	str	r2, [r3, #20]
          break;
 800677a:	e003      	b.n	8006784 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800677c:	2300      	movs	r3, #0
 800677e:	623b      	str	r3, [r7, #32]
          break;
 8006780:	e000      	b.n	8006784 <HAL_GPIO_Init+0x130>
          break;
 8006782:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	2bff      	cmp	r3, #255	@ 0xff
 8006788:	d801      	bhi.n	800678e <HAL_GPIO_Init+0x13a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	e001      	b.n	8006792 <HAL_GPIO_Init+0x13e>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	3304      	adds	r3, #4
 8006792:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	2bff      	cmp	r3, #255	@ 0xff
 8006798:	d802      	bhi.n	80067a0 <HAL_GPIO_Init+0x14c>
 800679a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	e002      	b.n	80067a6 <HAL_GPIO_Init+0x152>
 80067a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a2:	3b08      	subs	r3, #8
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	210f      	movs	r1, #15
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	fa01 f303 	lsl.w	r3, r1, r3
 80067b4:	43db      	mvns	r3, r3
 80067b6:	401a      	ands	r2, r3
 80067b8:	6a39      	ldr	r1, [r7, #32]
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	fa01 f303 	lsl.w	r3, r1, r3
 80067c0:	431a      	orrs	r2, r3
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f000 80b1 	beq.w	8006936 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80067d4:	4b4d      	ldr	r3, [pc, #308]	@ (800690c <HAL_GPIO_Init+0x2b8>)
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	4a4c      	ldr	r2, [pc, #304]	@ (800690c <HAL_GPIO_Init+0x2b8>)
 80067da:	f043 0301 	orr.w	r3, r3, #1
 80067de:	6193      	str	r3, [r2, #24]
 80067e0:	4b4a      	ldr	r3, [pc, #296]	@ (800690c <HAL_GPIO_Init+0x2b8>)
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	60bb      	str	r3, [r7, #8]
 80067ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80067ec:	4a48      	ldr	r2, [pc, #288]	@ (8006910 <HAL_GPIO_Init+0x2bc>)
 80067ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f0:	089b      	lsrs	r3, r3, #2
 80067f2:	3302      	adds	r3, #2
 80067f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80067fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fc:	f003 0303 	and.w	r3, r3, #3
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	220f      	movs	r2, #15
 8006804:	fa02 f303 	lsl.w	r3, r2, r3
 8006808:	43db      	mvns	r3, r3
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	4013      	ands	r3, r2
 800680e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a40      	ldr	r2, [pc, #256]	@ (8006914 <HAL_GPIO_Init+0x2c0>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d013      	beq.n	8006840 <HAL_GPIO_Init+0x1ec>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a3f      	ldr	r2, [pc, #252]	@ (8006918 <HAL_GPIO_Init+0x2c4>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d00d      	beq.n	800683c <HAL_GPIO_Init+0x1e8>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a3e      	ldr	r2, [pc, #248]	@ (800691c <HAL_GPIO_Init+0x2c8>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d007      	beq.n	8006838 <HAL_GPIO_Init+0x1e4>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a3d      	ldr	r2, [pc, #244]	@ (8006920 <HAL_GPIO_Init+0x2cc>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d101      	bne.n	8006834 <HAL_GPIO_Init+0x1e0>
 8006830:	2303      	movs	r3, #3
 8006832:	e006      	b.n	8006842 <HAL_GPIO_Init+0x1ee>
 8006834:	2304      	movs	r3, #4
 8006836:	e004      	b.n	8006842 <HAL_GPIO_Init+0x1ee>
 8006838:	2302      	movs	r3, #2
 800683a:	e002      	b.n	8006842 <HAL_GPIO_Init+0x1ee>
 800683c:	2301      	movs	r3, #1
 800683e:	e000      	b.n	8006842 <HAL_GPIO_Init+0x1ee>
 8006840:	2300      	movs	r3, #0
 8006842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006844:	f002 0203 	and.w	r2, r2, #3
 8006848:	0092      	lsls	r2, r2, #2
 800684a:	4093      	lsls	r3, r2
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	4313      	orrs	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006852:	492f      	ldr	r1, [pc, #188]	@ (8006910 <HAL_GPIO_Init+0x2bc>)
 8006854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006856:	089b      	lsrs	r3, r3, #2
 8006858:	3302      	adds	r3, #2
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006868:	2b00      	cmp	r3, #0
 800686a:	d006      	beq.n	800687a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800686c:	4b2d      	ldr	r3, [pc, #180]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 800686e:	689a      	ldr	r2, [r3, #8]
 8006870:	492c      	ldr	r1, [pc, #176]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	4313      	orrs	r3, r2
 8006876:	608b      	str	r3, [r1, #8]
 8006878:	e006      	b.n	8006888 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800687a:	4b2a      	ldr	r3, [pc, #168]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	43db      	mvns	r3, r3
 8006882:	4928      	ldr	r1, [pc, #160]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 8006884:	4013      	ands	r3, r2
 8006886:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006890:	2b00      	cmp	r3, #0
 8006892:	d006      	beq.n	80068a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006894:	4b23      	ldr	r3, [pc, #140]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 8006896:	68da      	ldr	r2, [r3, #12]
 8006898:	4922      	ldr	r1, [pc, #136]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	4313      	orrs	r3, r2
 800689e:	60cb      	str	r3, [r1, #12]
 80068a0:	e006      	b.n	80068b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80068a2:	4b20      	ldr	r3, [pc, #128]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	43db      	mvns	r3, r3
 80068aa:	491e      	ldr	r1, [pc, #120]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068ac:	4013      	ands	r3, r2
 80068ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d006      	beq.n	80068ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80068bc:	4b19      	ldr	r3, [pc, #100]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	4918      	ldr	r1, [pc, #96]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	604b      	str	r3, [r1, #4]
 80068c8:	e006      	b.n	80068d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80068ca:	4b16      	ldr	r3, [pc, #88]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	43db      	mvns	r3, r3
 80068d2:	4914      	ldr	r1, [pc, #80]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068d4:	4013      	ands	r3, r2
 80068d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d021      	beq.n	8006928 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80068e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	490e      	ldr	r1, [pc, #56]	@ (8006924 <HAL_GPIO_Init+0x2d0>)
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	600b      	str	r3, [r1, #0]
 80068f0:	e021      	b.n	8006936 <HAL_GPIO_Init+0x2e2>
 80068f2:	bf00      	nop
 80068f4:	10320000 	.word	0x10320000
 80068f8:	10310000 	.word	0x10310000
 80068fc:	10220000 	.word	0x10220000
 8006900:	10210000 	.word	0x10210000
 8006904:	10120000 	.word	0x10120000
 8006908:	10110000 	.word	0x10110000
 800690c:	40021000 	.word	0x40021000
 8006910:	40010000 	.word	0x40010000
 8006914:	40010800 	.word	0x40010800
 8006918:	40010c00 	.word	0x40010c00
 800691c:	40011000 	.word	0x40011000
 8006920:	40011400 	.word	0x40011400
 8006924:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006928:	4b0b      	ldr	r3, [pc, #44]	@ (8006958 <HAL_GPIO_Init+0x304>)
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	43db      	mvns	r3, r3
 8006930:	4909      	ldr	r1, [pc, #36]	@ (8006958 <HAL_GPIO_Init+0x304>)
 8006932:	4013      	ands	r3, r2
 8006934:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	3301      	adds	r3, #1
 800693a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	fa22 f303 	lsr.w	r3, r2, r3
 8006946:	2b00      	cmp	r3, #0
 8006948:	f47f ae8e 	bne.w	8006668 <HAL_GPIO_Init+0x14>
  }
}
 800694c:	bf00      	nop
 800694e:	bf00      	nop
 8006950:	372c      	adds	r7, #44	@ 0x2c
 8006952:	46bd      	mov	sp, r7
 8006954:	bc80      	pop	{r7}
 8006956:	4770      	bx	lr
 8006958:	40010400 	.word	0x40010400

0800695c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800695c:	b480      	push	{r7}
 800695e:	b089      	sub	sp, #36	@ 0x24
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006966:	2300      	movs	r3, #0
 8006968:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800696a:	e09a      	b.n	8006aa2 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800696c:	2201      	movs	r2, #1
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	fa02 f303 	lsl.w	r3, r2, r3
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	4013      	ands	r3, r2
 8006978:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	2b00      	cmp	r3, #0
 800697e:	f000 808d 	beq.w	8006a9c <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8006982:	4a4e      	ldr	r2, [pc, #312]	@ (8006abc <HAL_GPIO_DeInit+0x160>)
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	089b      	lsrs	r3, r3, #2
 8006988:	3302      	adds	r3, #2
 800698a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800698e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	f003 0303 	and.w	r3, r3, #3
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	220f      	movs	r2, #15
 800699a:	fa02 f303 	lsl.w	r3, r2, r3
 800699e:	697a      	ldr	r2, [r7, #20]
 80069a0:	4013      	ands	r3, r2
 80069a2:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a46      	ldr	r2, [pc, #280]	@ (8006ac0 <HAL_GPIO_DeInit+0x164>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d013      	beq.n	80069d4 <HAL_GPIO_DeInit+0x78>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a45      	ldr	r2, [pc, #276]	@ (8006ac4 <HAL_GPIO_DeInit+0x168>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d00d      	beq.n	80069d0 <HAL_GPIO_DeInit+0x74>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a44      	ldr	r2, [pc, #272]	@ (8006ac8 <HAL_GPIO_DeInit+0x16c>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d007      	beq.n	80069cc <HAL_GPIO_DeInit+0x70>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a43      	ldr	r2, [pc, #268]	@ (8006acc <HAL_GPIO_DeInit+0x170>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d101      	bne.n	80069c8 <HAL_GPIO_DeInit+0x6c>
 80069c4:	2303      	movs	r3, #3
 80069c6:	e006      	b.n	80069d6 <HAL_GPIO_DeInit+0x7a>
 80069c8:	2304      	movs	r3, #4
 80069ca:	e004      	b.n	80069d6 <HAL_GPIO_DeInit+0x7a>
 80069cc:	2302      	movs	r3, #2
 80069ce:	e002      	b.n	80069d6 <HAL_GPIO_DeInit+0x7a>
 80069d0:	2301      	movs	r3, #1
 80069d2:	e000      	b.n	80069d6 <HAL_GPIO_DeInit+0x7a>
 80069d4:	2300      	movs	r3, #0
 80069d6:	69fa      	ldr	r2, [r7, #28]
 80069d8:	f002 0203 	and.w	r2, r2, #3
 80069dc:	0092      	lsls	r2, r2, #2
 80069de:	4093      	lsls	r3, r2
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d132      	bne.n	8006a4c <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80069e6:	4b3a      	ldr	r3, [pc, #232]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	43db      	mvns	r3, r3
 80069ee:	4938      	ldr	r1, [pc, #224]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 80069f0:	4013      	ands	r3, r2
 80069f2:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80069f4:	4b36      	ldr	r3, [pc, #216]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	43db      	mvns	r3, r3
 80069fc:	4934      	ldr	r1, [pc, #208]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 80069fe:	4013      	ands	r3, r2
 8006a00:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8006a02:	4b33      	ldr	r3, [pc, #204]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 8006a04:	68da      	ldr	r2, [r3, #12]
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	43db      	mvns	r3, r3
 8006a0a:	4931      	ldr	r1, [pc, #196]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8006a10:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 8006a12:	689a      	ldr	r2, [r3, #8]
 8006a14:	69bb      	ldr	r3, [r7, #24]
 8006a16:	43db      	mvns	r3, r3
 8006a18:	492d      	ldr	r1, [pc, #180]	@ (8006ad0 <HAL_GPIO_DeInit+0x174>)
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	f003 0303 	and.w	r3, r3, #3
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	220f      	movs	r2, #15
 8006a28:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8006a2e:	4a23      	ldr	r2, [pc, #140]	@ (8006abc <HAL_GPIO_DeInit+0x160>)
 8006a30:	69fb      	ldr	r3, [r7, #28]
 8006a32:	089b      	lsrs	r3, r3, #2
 8006a34:	3302      	adds	r3, #2
 8006a36:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	43da      	mvns	r2, r3
 8006a3e:	481f      	ldr	r0, [pc, #124]	@ (8006abc <HAL_GPIO_DeInit+0x160>)
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	089b      	lsrs	r3, r3, #2
 8006a44:	400a      	ands	r2, r1
 8006a46:	3302      	adds	r3, #2
 8006a48:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006a4c:	69bb      	ldr	r3, [r7, #24]
 8006a4e:	2bff      	cmp	r3, #255	@ 0xff
 8006a50:	d801      	bhi.n	8006a56 <HAL_GPIO_DeInit+0xfa>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	e001      	b.n	8006a5a <HAL_GPIO_DeInit+0xfe>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	3304      	adds	r3, #4
 8006a5a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	2bff      	cmp	r3, #255	@ 0xff
 8006a60:	d802      	bhi.n	8006a68 <HAL_GPIO_DeInit+0x10c>
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	e002      	b.n	8006a6e <HAL_GPIO_DeInit+0x112>
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	3b08      	subs	r3, #8
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	210f      	movs	r1, #15
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	fa01 f303 	lsl.w	r3, r1, r3
 8006a7c:	43db      	mvns	r3, r3
 8006a7e:	401a      	ands	r2, r3
 8006a80:	2104      	movs	r1, #4
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	fa01 f303 	lsl.w	r3, r1, r3
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	43db      	mvns	r3, r3
 8006a96:	401a      	ands	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	60da      	str	r2, [r3, #12]
    }

    position++;
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8006aa2:	683a      	ldr	r2, [r7, #0]
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f47f af5e 	bne.w	800696c <HAL_GPIO_DeInit+0x10>
  }
}
 8006ab0:	bf00      	nop
 8006ab2:	bf00      	nop
 8006ab4:	3724      	adds	r7, #36	@ 0x24
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bc80      	pop	{r7}
 8006aba:	4770      	bx	lr
 8006abc:	40010000 	.word	0x40010000
 8006ac0:	40010800 	.word	0x40010800
 8006ac4:	40010c00 	.word	0x40010c00
 8006ac8:	40011000 	.word	0x40011000
 8006acc:	40011400 	.word	0x40011400
 8006ad0:	40010400 	.word	0x40010400

08006ad4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	460b      	mov	r3, r1
 8006ade:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	689a      	ldr	r2, [r3, #8]
 8006ae4:	887b      	ldrh	r3, [r7, #2]
 8006ae6:	4013      	ands	r3, r2
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d002      	beq.n	8006af2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006aec:	2301      	movs	r3, #1
 8006aee:	73fb      	strb	r3, [r7, #15]
 8006af0:	e001      	b.n	8006af6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006af2:	2300      	movs	r3, #0
 8006af4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3714      	adds	r7, #20
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bc80      	pop	{r7}
 8006b00:	4770      	bx	lr

08006b02 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b02:	b480      	push	{r7}
 8006b04:	b083      	sub	sp, #12
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	807b      	strh	r3, [r7, #2]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006b12:	787b      	ldrb	r3, [r7, #1]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d003      	beq.n	8006b20 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b18:	887a      	ldrh	r2, [r7, #2]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006b1e:	e003      	b.n	8006b28 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006b20:	887b      	ldrh	r3, [r7, #2]
 8006b22:	041a      	lsls	r2, r3, #16
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	611a      	str	r2, [r3, #16]
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bc80      	pop	{r7}
 8006b30:	4770      	bx	lr
	...

08006b34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006b3e:	4b08      	ldr	r3, [pc, #32]	@ (8006b60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b40:	695a      	ldr	r2, [r3, #20]
 8006b42:	88fb      	ldrh	r3, [r7, #6]
 8006b44:	4013      	ands	r3, r2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d006      	beq.n	8006b58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b4a:	4a05      	ldr	r2, [pc, #20]	@ (8006b60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b4c:	88fb      	ldrh	r3, [r7, #6]
 8006b4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b50:	88fb      	ldrh	r3, [r7, #6]
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7fe fa90 	bl	8005078 <HAL_GPIO_EXTI_Callback>
  }
}
 8006b58:	bf00      	nop
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	40010400 	.word	0x40010400

08006b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e12b      	b.n	8006dce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d106      	bne.n	8006b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f7fe fb82 	bl	8005294 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2224      	movs	r2, #36	@ 0x24
 8006b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f022 0201 	bic.w	r2, r2, #1
 8006ba6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006bb6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006bc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006bc8:	f001 ffac 	bl	8008b24 <HAL_RCC_GetPCLK1Freq>
 8006bcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	4a81      	ldr	r2, [pc, #516]	@ (8006dd8 <HAL_I2C_Init+0x274>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d807      	bhi.n	8006be8 <HAL_I2C_Init+0x84>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	4a80      	ldr	r2, [pc, #512]	@ (8006ddc <HAL_I2C_Init+0x278>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	bf94      	ite	ls
 8006be0:	2301      	movls	r3, #1
 8006be2:	2300      	movhi	r3, #0
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	e006      	b.n	8006bf6 <HAL_I2C_Init+0x92>
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	4a7d      	ldr	r2, [pc, #500]	@ (8006de0 <HAL_I2C_Init+0x27c>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	bf94      	ite	ls
 8006bf0:	2301      	movls	r3, #1
 8006bf2:	2300      	movhi	r3, #0
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e0e7      	b.n	8006dce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	4a78      	ldr	r2, [pc, #480]	@ (8006de4 <HAL_I2C_Init+0x280>)
 8006c02:	fba2 2303 	umull	r2, r3, r2, r3
 8006c06:	0c9b      	lsrs	r3, r3, #18
 8006c08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	68ba      	ldr	r2, [r7, #8]
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6a1b      	ldr	r3, [r3, #32]
 8006c24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	4a6a      	ldr	r2, [pc, #424]	@ (8006dd8 <HAL_I2C_Init+0x274>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d802      	bhi.n	8006c38 <HAL_I2C_Init+0xd4>
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	3301      	adds	r3, #1
 8006c36:	e009      	b.n	8006c4c <HAL_I2C_Init+0xe8>
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006c3e:	fb02 f303 	mul.w	r3, r2, r3
 8006c42:	4a69      	ldr	r2, [pc, #420]	@ (8006de8 <HAL_I2C_Init+0x284>)
 8006c44:	fba2 2303 	umull	r2, r3, r2, r3
 8006c48:	099b      	lsrs	r3, r3, #6
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	6812      	ldr	r2, [r2, #0]
 8006c50:	430b      	orrs	r3, r1
 8006c52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006c5e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	495c      	ldr	r1, [pc, #368]	@ (8006dd8 <HAL_I2C_Init+0x274>)
 8006c68:	428b      	cmp	r3, r1
 8006c6a:	d819      	bhi.n	8006ca0 <HAL_I2C_Init+0x13c>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	1e59      	subs	r1, r3, #1
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	005b      	lsls	r3, r3, #1
 8006c76:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c7a:	1c59      	adds	r1, r3, #1
 8006c7c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006c80:	400b      	ands	r3, r1
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00a      	beq.n	8006c9c <HAL_I2C_Init+0x138>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	1e59      	subs	r1, r3, #1
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	005b      	lsls	r3, r3, #1
 8006c90:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c94:	3301      	adds	r3, #1
 8006c96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c9a:	e051      	b.n	8006d40 <HAL_I2C_Init+0x1dc>
 8006c9c:	2304      	movs	r3, #4
 8006c9e:	e04f      	b.n	8006d40 <HAL_I2C_Init+0x1dc>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d111      	bne.n	8006ccc <HAL_I2C_Init+0x168>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	1e58      	subs	r0, r3, #1
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6859      	ldr	r1, [r3, #4]
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	005b      	lsls	r3, r3, #1
 8006cb4:	440b      	add	r3, r1
 8006cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cba:	3301      	adds	r3, #1
 8006cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	bf0c      	ite	eq
 8006cc4:	2301      	moveq	r3, #1
 8006cc6:	2300      	movne	r3, #0
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	e012      	b.n	8006cf2 <HAL_I2C_Init+0x18e>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	1e58      	subs	r0, r3, #1
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6859      	ldr	r1, [r3, #4]
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	440b      	add	r3, r1
 8006cda:	0099      	lsls	r1, r3, #2
 8006cdc:	440b      	add	r3, r1
 8006cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	bf0c      	ite	eq
 8006cec:	2301      	moveq	r3, #1
 8006cee:	2300      	movne	r3, #0
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d001      	beq.n	8006cfa <HAL_I2C_Init+0x196>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e022      	b.n	8006d40 <HAL_I2C_Init+0x1dc>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d10e      	bne.n	8006d20 <HAL_I2C_Init+0x1bc>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	1e58      	subs	r0, r3, #1
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6859      	ldr	r1, [r3, #4]
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	005b      	lsls	r3, r3, #1
 8006d0e:	440b      	add	r3, r1
 8006d10:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d14:	3301      	adds	r3, #1
 8006d16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d1e:	e00f      	b.n	8006d40 <HAL_I2C_Init+0x1dc>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	1e58      	subs	r0, r3, #1
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6859      	ldr	r1, [r3, #4]
 8006d28:	460b      	mov	r3, r1
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	440b      	add	r3, r1
 8006d2e:	0099      	lsls	r1, r3, #2
 8006d30:	440b      	add	r3, r1
 8006d32:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d36:	3301      	adds	r3, #1
 8006d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d3c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d40:	6879      	ldr	r1, [r7, #4]
 8006d42:	6809      	ldr	r1, [r1, #0]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	69da      	ldr	r2, [r3, #28]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	431a      	orrs	r2, r3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	430a      	orrs	r2, r1
 8006d62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006d6e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	6911      	ldr	r1, [r2, #16]
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	68d2      	ldr	r2, [r2, #12]
 8006d7a:	4311      	orrs	r1, r2
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	6812      	ldr	r2, [r2, #0]
 8006d80:	430b      	orrs	r3, r1
 8006d82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	695a      	ldr	r2, [r3, #20]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	431a      	orrs	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	430a      	orrs	r2, r1
 8006d9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f042 0201 	orr.w	r2, r2, #1
 8006dae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2220      	movs	r2, #32
 8006dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	000186a0 	.word	0x000186a0
 8006ddc:	001e847f 	.word	0x001e847f
 8006de0:	003d08ff 	.word	0x003d08ff
 8006de4:	431bde83 	.word	0x431bde83
 8006de8:	10624dd3 	.word	0x10624dd3

08006dec <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b082      	sub	sp, #8
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d101      	bne.n	8006dfe <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e021      	b.n	8006e42 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2224      	movs	r2, #36	@ 0x24
 8006e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 0201 	bic.w	r2, r2, #1
 8006e14:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f7fe fa7a 	bl	8005310 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
	...

08006e4c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b08c      	sub	sp, #48	@ 0x30
 8006e50:	af02      	add	r7, sp, #8
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	607a      	str	r2, [r7, #4]
 8006e56:	461a      	mov	r2, r3
 8006e58:	460b      	mov	r3, r1
 8006e5a:	817b      	strh	r3, [r7, #10]
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006e64:	f7fe fcfe 	bl	8005864 <HAL_GetTick>
 8006e68:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b20      	cmp	r3, #32
 8006e74:	f040 824b 	bne.w	800730e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	9300      	str	r3, [sp, #0]
 8006e7c:	2319      	movs	r3, #25
 8006e7e:	2201      	movs	r2, #1
 8006e80:	497f      	ldr	r1, [pc, #508]	@ (8007080 <HAL_I2C_Master_Receive+0x234>)
 8006e82:	68f8      	ldr	r0, [r7, #12]
 8006e84:	f001 f808 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d001      	beq.n	8006e92 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8006e8e:	2302      	movs	r3, #2
 8006e90:	e23e      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d101      	bne.n	8006ea0 <HAL_I2C_Master_Receive+0x54>
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	e237      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0301 	and.w	r3, r3, #1
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d007      	beq.n	8006ec6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f042 0201 	orr.w	r2, r2, #1
 8006ec4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ed4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2222      	movs	r2, #34	@ 0x22
 8006eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2210      	movs	r2, #16
 8006ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	893a      	ldrh	r2, [r7, #8]
 8006ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	4a5f      	ldr	r2, [pc, #380]	@ (8007084 <HAL_I2C_Master_Receive+0x238>)
 8006f06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006f08:	8979      	ldrh	r1, [r7, #10]
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f000 fd76 	bl	8007a00 <I2C_MasterRequestRead>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e1f8      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d113      	bne.n	8006f4e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f26:	2300      	movs	r3, #0
 8006f28:	61fb      	str	r3, [r7, #28]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	695b      	ldr	r3, [r3, #20]
 8006f30:	61fb      	str	r3, [r7, #28]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	61fb      	str	r3, [r7, #28]
 8006f3a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f4a:	601a      	str	r2, [r3, #0]
 8006f4c:	e1cc      	b.n	80072e8 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d11e      	bne.n	8006f94 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f64:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006f66:	b672      	cpsid	i
}
 8006f68:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	61bb      	str	r3, [r7, #24]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	695b      	ldr	r3, [r3, #20]
 8006f74:	61bb      	str	r3, [r7, #24]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	699b      	ldr	r3, [r3, #24]
 8006f7c:	61bb      	str	r3, [r7, #24]
 8006f7e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f8e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006f90:	b662      	cpsie	i
}
 8006f92:	e035      	b.n	8007000 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d11e      	bne.n	8006fda <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006faa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006fac:	b672      	cpsid	i
}
 8006fae:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	617b      	str	r3, [r7, #20]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	617b      	str	r3, [r7, #20]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	617b      	str	r3, [r7, #20]
 8006fc4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fd4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006fd6:	b662      	cpsie	i
}
 8006fd8:	e012      	b.n	8007000 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006fe8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fea:	2300      	movs	r3, #0
 8006fec:	613b      	str	r3, [r7, #16]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	613b      	str	r3, [r7, #16]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	613b      	str	r3, [r7, #16]
 8006ffe:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007000:	e172      	b.n	80072e8 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007006:	2b03      	cmp	r3, #3
 8007008:	f200 811f 	bhi.w	800724a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007010:	2b01      	cmp	r3, #1
 8007012:	d123      	bne.n	800705c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007016:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007018:	68f8      	ldr	r0, [r7, #12]
 800701a:	f001 f8e7 	bl	80081ec <I2C_WaitOnRXNEFlagUntilTimeout>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d001      	beq.n	8007028 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e173      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	691a      	ldr	r2, [r3, #16]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007032:	b2d2      	uxtb	r2, r2
 8007034:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703a:	1c5a      	adds	r2, r3, #1
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007044:	3b01      	subs	r3, #1
 8007046:	b29a      	uxth	r2, r3
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007050:	b29b      	uxth	r3, r3
 8007052:	3b01      	subs	r3, #1
 8007054:	b29a      	uxth	r2, r3
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800705a:	e145      	b.n	80072e8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007060:	2b02      	cmp	r3, #2
 8007062:	d152      	bne.n	800710a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007066:	9300      	str	r3, [sp, #0]
 8007068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706a:	2200      	movs	r2, #0
 800706c:	4906      	ldr	r1, [pc, #24]	@ (8007088 <HAL_I2C_Master_Receive+0x23c>)
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	f000 ff12 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d008      	beq.n	800708c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e148      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
 800707e:	bf00      	nop
 8007080:	00100002 	.word	0x00100002
 8007084:	ffff0000 	.word	0xffff0000
 8007088:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800708c:	b672      	cpsid	i
}
 800708e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800709e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	691a      	ldr	r2, [r3, #16]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b2:	1c5a      	adds	r2, r3, #1
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	3b01      	subs	r3, #1
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80070d2:	b662      	cpsie	i
}
 80070d4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	691a      	ldr	r2, [r3, #16]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e0:	b2d2      	uxtb	r2, r2
 80070e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e8:	1c5a      	adds	r2, r3, #1
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070f2:	3b01      	subs	r3, #1
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070fe:	b29b      	uxth	r3, r3
 8007100:	3b01      	subs	r3, #1
 8007102:	b29a      	uxth	r2, r3
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007108:	e0ee      	b.n	80072e8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800710a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007110:	2200      	movs	r2, #0
 8007112:	4981      	ldr	r1, [pc, #516]	@ (8007318 <HAL_I2C_Master_Receive+0x4cc>)
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 febf 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e0f5      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007132:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007134:	b672      	cpsid	i
}
 8007136:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	691a      	ldr	r2, [r3, #16]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714a:	1c5a      	adds	r2, r3, #1
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007154:	3b01      	subs	r3, #1
 8007156:	b29a      	uxth	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007160:	b29b      	uxth	r3, r3
 8007162:	3b01      	subs	r3, #1
 8007164:	b29a      	uxth	r2, r3
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800716a:	4b6c      	ldr	r3, [pc, #432]	@ (800731c <HAL_I2C_Master_Receive+0x4d0>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	08db      	lsrs	r3, r3, #3
 8007170:	4a6b      	ldr	r2, [pc, #428]	@ (8007320 <HAL_I2C_Master_Receive+0x4d4>)
 8007172:	fba2 2303 	umull	r2, r3, r2, r3
 8007176:	0a1a      	lsrs	r2, r3, #8
 8007178:	4613      	mov	r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	4413      	add	r3, r2
 800717e:	00da      	lsls	r2, r3, #3
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007184:	6a3b      	ldr	r3, [r7, #32]
 8007186:	3b01      	subs	r3, #1
 8007188:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800718a:	6a3b      	ldr	r3, [r7, #32]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d118      	bne.n	80071c2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2220      	movs	r2, #32
 800719a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071aa:	f043 0220 	orr.w	r2, r3, #32
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80071b2:	b662      	cpsie	i
}
 80071b4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e0a6      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	695b      	ldr	r3, [r3, #20]
 80071c8:	f003 0304 	and.w	r3, r3, #4
 80071cc:	2b04      	cmp	r3, #4
 80071ce:	d1d9      	bne.n	8007184 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	691a      	ldr	r2, [r3, #16]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ea:	b2d2      	uxtb	r2, r2
 80071ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f2:	1c5a      	adds	r2, r3, #1
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071fc:	3b01      	subs	r3, #1
 80071fe:	b29a      	uxth	r2, r3
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007208:	b29b      	uxth	r3, r3
 800720a:	3b01      	subs	r3, #1
 800720c:	b29a      	uxth	r2, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007212:	b662      	cpsie	i
}
 8007214:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	691a      	ldr	r2, [r3, #16]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007220:	b2d2      	uxtb	r2, r2
 8007222:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007232:	3b01      	subs	r3, #1
 8007234:	b29a      	uxth	r2, r3
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800723e:	b29b      	uxth	r3, r3
 8007240:	3b01      	subs	r3, #1
 8007242:	b29a      	uxth	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007248:	e04e      	b.n	80072e8 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800724a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800724c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f000 ffcc 	bl	80081ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d001      	beq.n	800725e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e058      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	691a      	ldr	r2, [r3, #16]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007268:	b2d2      	uxtb	r2, r2
 800726a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007270:	1c5a      	adds	r2, r3, #1
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800727a:	3b01      	subs	r3, #1
 800727c:	b29a      	uxth	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007286:	b29b      	uxth	r3, r3
 8007288:	3b01      	subs	r3, #1
 800728a:	b29a      	uxth	r2, r3
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	695b      	ldr	r3, [r3, #20]
 8007296:	f003 0304 	and.w	r3, r3, #4
 800729a:	2b04      	cmp	r3, #4
 800729c:	d124      	bne.n	80072e8 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072a2:	2b03      	cmp	r3, #3
 80072a4:	d107      	bne.n	80072b6 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072b4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	691a      	ldr	r2, [r3, #16]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c0:	b2d2      	uxtb	r2, r2
 80072c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c8:	1c5a      	adds	r2, r3, #1
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072d2:	3b01      	subs	r3, #1
 80072d4:	b29a      	uxth	r2, r3
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072de:	b29b      	uxth	r3, r3
 80072e0:	3b01      	subs	r3, #1
 80072e2:	b29a      	uxth	r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f47f ae88 	bne.w	8007002 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2220      	movs	r2, #32
 80072f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800730a:	2300      	movs	r3, #0
 800730c:	e000      	b.n	8007310 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800730e:	2302      	movs	r3, #2
  }
}
 8007310:	4618      	mov	r0, r3
 8007312:	3728      	adds	r7, #40	@ 0x28
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	00010004 	.word	0x00010004
 800731c:	20000058 	.word	0x20000058
 8007320:	14f8b589 	.word	0x14f8b589

08007324 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b088      	sub	sp, #32
 8007328:	af02      	add	r7, sp, #8
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	4608      	mov	r0, r1
 800732e:	4611      	mov	r1, r2
 8007330:	461a      	mov	r2, r3
 8007332:	4603      	mov	r3, r0
 8007334:	817b      	strh	r3, [r7, #10]
 8007336:	460b      	mov	r3, r1
 8007338:	813b      	strh	r3, [r7, #8]
 800733a:	4613      	mov	r3, r2
 800733c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800733e:	f7fe fa91 	bl	8005864 <HAL_GetTick>
 8007342:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b20      	cmp	r3, #32
 800734e:	f040 80d9 	bne.w	8007504 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	2319      	movs	r3, #25
 8007358:	2201      	movs	r2, #1
 800735a:	496d      	ldr	r1, [pc, #436]	@ (8007510 <HAL_I2C_Mem_Write+0x1ec>)
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 fd9b 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007368:	2302      	movs	r3, #2
 800736a:	e0cc      	b.n	8007506 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007372:	2b01      	cmp	r3, #1
 8007374:	d101      	bne.n	800737a <HAL_I2C_Mem_Write+0x56>
 8007376:	2302      	movs	r3, #2
 8007378:	e0c5      	b.n	8007506 <HAL_I2C_Mem_Write+0x1e2>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2201      	movs	r2, #1
 800737e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b01      	cmp	r3, #1
 800738e:	d007      	beq.n	80073a0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f042 0201 	orr.w	r2, r2, #1
 800739e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2221      	movs	r2, #33	@ 0x21
 80073b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2240      	movs	r2, #64	@ 0x40
 80073bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6a3a      	ldr	r2, [r7, #32]
 80073ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80073d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	4a4d      	ldr	r2, [pc, #308]	@ (8007514 <HAL_I2C_Mem_Write+0x1f0>)
 80073e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80073e2:	88f8      	ldrh	r0, [r7, #6]
 80073e4:	893a      	ldrh	r2, [r7, #8]
 80073e6:	8979      	ldrh	r1, [r7, #10]
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	9301      	str	r3, [sp, #4]
 80073ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	4603      	mov	r3, r0
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f000 fbd2 	bl	8007b9c <I2C_RequestMemoryWrite>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d052      	beq.n	80074a4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e081      	b.n	8007506 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007402:	697a      	ldr	r2, [r7, #20]
 8007404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f000 fe60 	bl	80080cc <I2C_WaitOnTXEFlagUntilTimeout>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00d      	beq.n	800742e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007416:	2b04      	cmp	r3, #4
 8007418:	d107      	bne.n	800742a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007428:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e06b      	b.n	8007506 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007432:	781a      	ldrb	r2, [r3, #0]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743e:	1c5a      	adds	r2, r3, #1
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007448:	3b01      	subs	r3, #1
 800744a:	b29a      	uxth	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007454:	b29b      	uxth	r3, r3
 8007456:	3b01      	subs	r3, #1
 8007458:	b29a      	uxth	r2, r3
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	f003 0304 	and.w	r3, r3, #4
 8007468:	2b04      	cmp	r3, #4
 800746a:	d11b      	bne.n	80074a4 <HAL_I2C_Mem_Write+0x180>
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007470:	2b00      	cmp	r3, #0
 8007472:	d017      	beq.n	80074a4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007478:	781a      	ldrb	r2, [r3, #0]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007484:	1c5a      	adds	r2, r3, #1
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800748e:	3b01      	subs	r3, #1
 8007490:	b29a      	uxth	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800749a:	b29b      	uxth	r3, r3
 800749c:	3b01      	subs	r3, #1
 800749e:	b29a      	uxth	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1aa      	bne.n	8007402 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f000 fe53 	bl	800815c <I2C_WaitOnBTFFlagUntilTimeout>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00d      	beq.n	80074d8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c0:	2b04      	cmp	r3, #4
 80074c2:	d107      	bne.n	80074d4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074d2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e016      	b.n	8007506 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2220      	movs	r2, #32
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007500:	2300      	movs	r3, #0
 8007502:	e000      	b.n	8007506 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007504:	2302      	movs	r3, #2
  }
}
 8007506:	4618      	mov	r0, r3
 8007508:	3718      	adds	r7, #24
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	00100002 	.word	0x00100002
 8007514:	ffff0000 	.word	0xffff0000

08007518 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b08c      	sub	sp, #48	@ 0x30
 800751c:	af02      	add	r7, sp, #8
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	4608      	mov	r0, r1
 8007522:	4611      	mov	r1, r2
 8007524:	461a      	mov	r2, r3
 8007526:	4603      	mov	r3, r0
 8007528:	817b      	strh	r3, [r7, #10]
 800752a:	460b      	mov	r3, r1
 800752c:	813b      	strh	r3, [r7, #8]
 800752e:	4613      	mov	r3, r2
 8007530:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007532:	2300      	movs	r3, #0
 8007534:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007536:	f7fe f995 	bl	8005864 <HAL_GetTick>
 800753a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b20      	cmp	r3, #32
 8007546:	f040 8250 	bne.w	80079ea <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	2319      	movs	r3, #25
 8007550:	2201      	movs	r2, #1
 8007552:	4982      	ldr	r1, [pc, #520]	@ (800775c <HAL_I2C_Mem_Read+0x244>)
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 fc9f 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d001      	beq.n	8007564 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007560:	2302      	movs	r3, #2
 8007562:	e243      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800756a:	2b01      	cmp	r3, #1
 800756c:	d101      	bne.n	8007572 <HAL_I2C_Mem_Read+0x5a>
 800756e:	2302      	movs	r3, #2
 8007570:	e23c      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	2b01      	cmp	r3, #1
 8007586:	d007      	beq.n	8007598 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f042 0201 	orr.w	r2, r2, #1
 8007596:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80075a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2222      	movs	r2, #34	@ 0x22
 80075ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2240      	movs	r2, #64	@ 0x40
 80075b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80075c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	4a62      	ldr	r2, [pc, #392]	@ (8007760 <HAL_I2C_Mem_Read+0x248>)
 80075d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80075da:	88f8      	ldrh	r0, [r7, #6]
 80075dc:	893a      	ldrh	r2, [r7, #8]
 80075de:	8979      	ldrh	r1, [r7, #10]
 80075e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e2:	9301      	str	r3, [sp, #4]
 80075e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	4603      	mov	r3, r0
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f000 fb6c 	bl	8007cc8 <I2C_RequestMemoryRead>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e1f8      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d113      	bne.n	800762a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007602:	2300      	movs	r3, #0
 8007604:	61fb      	str	r3, [r7, #28]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	61fb      	str	r3, [r7, #28]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	61fb      	str	r3, [r7, #28]
 8007616:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007626:	601a      	str	r2, [r3, #0]
 8007628:	e1cc      	b.n	80079c4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800762e:	2b01      	cmp	r3, #1
 8007630:	d11e      	bne.n	8007670 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007640:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007642:	b672      	cpsid	i
}
 8007644:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007646:	2300      	movs	r3, #0
 8007648:	61bb      	str	r3, [r7, #24]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	695b      	ldr	r3, [r3, #20]
 8007650:	61bb      	str	r3, [r7, #24]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	699b      	ldr	r3, [r3, #24]
 8007658:	61bb      	str	r3, [r7, #24]
 800765a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800766a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800766c:	b662      	cpsie	i
}
 800766e:	e035      	b.n	80076dc <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007674:	2b02      	cmp	r3, #2
 8007676:	d11e      	bne.n	80076b6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007686:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007688:	b672      	cpsid	i
}
 800768a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800768c:	2300      	movs	r3, #0
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	695b      	ldr	r3, [r3, #20]
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80076b2:	b662      	cpsie	i
}
 80076b4:	e012      	b.n	80076dc <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80076c4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076c6:	2300      	movs	r3, #0
 80076c8:	613b      	str	r3, [r7, #16]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	613b      	str	r3, [r7, #16]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	699b      	ldr	r3, [r3, #24]
 80076d8:	613b      	str	r3, [r7, #16]
 80076da:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80076dc:	e172      	b.n	80079c4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076e2:	2b03      	cmp	r3, #3
 80076e4:	f200 811f 	bhi.w	8007926 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d123      	bne.n	8007738 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f000 fd79 	bl	80081ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d001      	beq.n	8007704 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e173      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	691a      	ldr	r2, [r3, #16]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800770e:	b2d2      	uxtb	r2, r2
 8007710:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800772c:	b29b      	uxth	r3, r3
 800772e:	3b01      	subs	r3, #1
 8007730:	b29a      	uxth	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007736:	e145      	b.n	80079c4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800773c:	2b02      	cmp	r3, #2
 800773e:	d152      	bne.n	80077e6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007746:	2200      	movs	r2, #0
 8007748:	4906      	ldr	r1, [pc, #24]	@ (8007764 <HAL_I2C_Mem_Read+0x24c>)
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f000 fba4 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d008      	beq.n	8007768 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e148      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
 800775a:	bf00      	nop
 800775c:	00100002 	.word	0x00100002
 8007760:	ffff0000 	.word	0xffff0000
 8007764:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007768:	b672      	cpsid	i
}
 800776a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800777a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	691a      	ldr	r2, [r3, #16]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007786:	b2d2      	uxtb	r2, r2
 8007788:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778e:	1c5a      	adds	r2, r3, #1
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007798:	3b01      	subs	r3, #1
 800779a:	b29a      	uxth	r2, r3
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80077ae:	b662      	cpsie	i
}
 80077b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	691a      	ldr	r2, [r3, #16]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077bc:	b2d2      	uxtb	r2, r2
 80077be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077c4:	1c5a      	adds	r2, r3, #1
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077ce:	3b01      	subs	r3, #1
 80077d0:	b29a      	uxth	r2, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077da:	b29b      	uxth	r3, r3
 80077dc:	3b01      	subs	r3, #1
 80077de:	b29a      	uxth	r2, r3
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80077e4:	e0ee      	b.n	80079c4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80077e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e8:	9300      	str	r3, [sp, #0]
 80077ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ec:	2200      	movs	r2, #0
 80077ee:	4981      	ldr	r1, [pc, #516]	@ (80079f4 <HAL_I2C_Mem_Read+0x4dc>)
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f000 fb51 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e0f5      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800780e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007810:	b672      	cpsid	i
}
 8007812:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	691a      	ldr	r2, [r3, #16]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800781e:	b2d2      	uxtb	r2, r2
 8007820:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007826:	1c5a      	adds	r2, r3, #1
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007830:	3b01      	subs	r3, #1
 8007832:	b29a      	uxth	r2, r3
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800783c:	b29b      	uxth	r3, r3
 800783e:	3b01      	subs	r3, #1
 8007840:	b29a      	uxth	r2, r3
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007846:	4b6c      	ldr	r3, [pc, #432]	@ (80079f8 <HAL_I2C_Mem_Read+0x4e0>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	08db      	lsrs	r3, r3, #3
 800784c:	4a6b      	ldr	r2, [pc, #428]	@ (80079fc <HAL_I2C_Mem_Read+0x4e4>)
 800784e:	fba2 2303 	umull	r2, r3, r2, r3
 8007852:	0a1a      	lsrs	r2, r3, #8
 8007854:	4613      	mov	r3, r2
 8007856:	009b      	lsls	r3, r3, #2
 8007858:	4413      	add	r3, r2
 800785a:	00da      	lsls	r2, r3, #3
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	3b01      	subs	r3, #1
 8007864:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d118      	bne.n	800789e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2220      	movs	r2, #32
 8007876:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007886:	f043 0220 	orr.w	r2, r3, #32
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800788e:	b662      	cpsie	i
}
 8007890:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e0a6      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	f003 0304 	and.w	r3, r3, #4
 80078a8:	2b04      	cmp	r3, #4
 80078aa:	d1d9      	bne.n	8007860 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	691a      	ldr	r2, [r3, #16]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078c6:	b2d2      	uxtb	r2, r2
 80078c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ce:	1c5a      	adds	r2, r3, #1
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078d8:	3b01      	subs	r3, #1
 80078da:	b29a      	uxth	r2, r3
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	3b01      	subs	r3, #1
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80078ee:	b662      	cpsie	i
}
 80078f0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	691a      	ldr	r2, [r3, #16]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078fc:	b2d2      	uxtb	r2, r2
 80078fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007904:	1c5a      	adds	r2, r3, #1
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800790e:	3b01      	subs	r3, #1
 8007910:	b29a      	uxth	r2, r3
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800791a:	b29b      	uxth	r3, r3
 800791c:	3b01      	subs	r3, #1
 800791e:	b29a      	uxth	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007924:	e04e      	b.n	80079c4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007928:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 fc5e 	bl	80081ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d001      	beq.n	800793a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e058      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	691a      	ldr	r2, [r3, #16]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007944:	b2d2      	uxtb	r2, r2
 8007946:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800794c:	1c5a      	adds	r2, r3, #1
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007956:	3b01      	subs	r3, #1
 8007958:	b29a      	uxth	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007962:	b29b      	uxth	r3, r3
 8007964:	3b01      	subs	r3, #1
 8007966:	b29a      	uxth	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	f003 0304 	and.w	r3, r3, #4
 8007976:	2b04      	cmp	r3, #4
 8007978:	d124      	bne.n	80079c4 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800797e:	2b03      	cmp	r3, #3
 8007980:	d107      	bne.n	8007992 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007990:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	691a      	ldr	r2, [r3, #16]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800799c:	b2d2      	uxtb	r2, r2
 800799e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079ae:	3b01      	subs	r3, #1
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	3b01      	subs	r3, #1
 80079be:	b29a      	uxth	r2, r3
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f47f ae88 	bne.w	80076de <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2220      	movs	r2, #32
 80079d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80079e6:	2300      	movs	r3, #0
 80079e8:	e000      	b.n	80079ec <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80079ea:	2302      	movs	r3, #2
  }
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3728      	adds	r7, #40	@ 0x28
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	00010004 	.word	0x00010004
 80079f8:	20000058 	.word	0x20000058
 80079fc:	14f8b589 	.word	0x14f8b589

08007a00 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b088      	sub	sp, #32
 8007a04:	af02      	add	r7, sp, #8
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	607a      	str	r2, [r7, #4]
 8007a0a:	603b      	str	r3, [r7, #0]
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a14:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007a24:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2b08      	cmp	r3, #8
 8007a2a:	d006      	beq.n	8007a3a <I2C_MasterRequestRead+0x3a>
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d003      	beq.n	8007a3a <I2C_MasterRequestRead+0x3a>
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007a38:	d108      	bne.n	8007a4c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a48:	601a      	str	r2, [r3, #0]
 8007a4a:	e00b      	b.n	8007a64 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a50:	2b11      	cmp	r3, #17
 8007a52:	d107      	bne.n	8007a64 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 fa11 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d00d      	beq.n	8007a98 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a8a:	d103      	bne.n	8007a94 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a92:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e079      	b.n	8007b8c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007aa0:	d108      	bne.n	8007ab4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007aa2:	897b      	ldrh	r3, [r7, #10]
 8007aa4:	b2db      	uxtb	r3, r3
 8007aa6:	f043 0301 	orr.w	r3, r3, #1
 8007aaa:	b2da      	uxtb	r2, r3
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	611a      	str	r2, [r3, #16]
 8007ab2:	e05f      	b.n	8007b74 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007ab4:	897b      	ldrh	r3, [r7, #10]
 8007ab6:	11db      	asrs	r3, r3, #7
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	f003 0306 	and.w	r3, r3, #6
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	f063 030f 	orn	r3, r3, #15
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	4930      	ldr	r1, [pc, #192]	@ (8007b94 <I2C_MasterRequestRead+0x194>)
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 fa5a 	bl	8007f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d001      	beq.n	8007ae2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e054      	b.n	8007b8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007ae2:	897b      	ldrh	r3, [r7, #10]
 8007ae4:	b2da      	uxtb	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	4929      	ldr	r1, [pc, #164]	@ (8007b98 <I2C_MasterRequestRead+0x198>)
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	f000 fa4a 	bl	8007f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007af8:	4603      	mov	r3, r0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d001      	beq.n	8007b02 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e044      	b.n	8007b8c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b02:	2300      	movs	r3, #0
 8007b04:	613b      	str	r3, [r7, #16]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	695b      	ldr	r3, [r3, #20]
 8007b0c:	613b      	str	r3, [r7, #16]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	699b      	ldr	r3, [r3, #24]
 8007b14:	613b      	str	r3, [r7, #16]
 8007b16:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b26:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	9300      	str	r3, [sp, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f000 f9af 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00d      	beq.n	8007b5c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b4e:	d103      	bne.n	8007b58 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b56:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8007b58:	2303      	movs	r3, #3
 8007b5a:	e017      	b.n	8007b8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007b5c:	897b      	ldrh	r3, [r7, #10]
 8007b5e:	11db      	asrs	r3, r3, #7
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	f003 0306 	and.w	r3, r3, #6
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	f063 030e 	orn	r3, r3, #14
 8007b6c:	b2da      	uxtb	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	4907      	ldr	r1, [pc, #28]	@ (8007b98 <I2C_MasterRequestRead+0x198>)
 8007b7a:	68f8      	ldr	r0, [r7, #12]
 8007b7c:	f000 fa06 	bl	8007f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d001      	beq.n	8007b8a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e000      	b.n	8007b8c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3718      	adds	r7, #24
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	00010008 	.word	0x00010008
 8007b98:	00010002 	.word	0x00010002

08007b9c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b088      	sub	sp, #32
 8007ba0:	af02      	add	r7, sp, #8
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	4608      	mov	r0, r1
 8007ba6:	4611      	mov	r1, r2
 8007ba8:	461a      	mov	r2, r3
 8007baa:	4603      	mov	r3, r0
 8007bac:	817b      	strh	r3, [r7, #10]
 8007bae:	460b      	mov	r3, r1
 8007bb0:	813b      	strh	r3, [r7, #8]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007bc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	6a3b      	ldr	r3, [r7, #32]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f000 f960 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00d      	beq.n	8007bfa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007be8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bec:	d103      	bne.n	8007bf6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bf4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e05f      	b.n	8007cba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007bfa:	897b      	ldrh	r3, [r7, #10]
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	461a      	mov	r2, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007c08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0c:	6a3a      	ldr	r2, [r7, #32]
 8007c0e:	492d      	ldr	r1, [pc, #180]	@ (8007cc4 <I2C_RequestMemoryWrite+0x128>)
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 f9bb 	bl	8007f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d001      	beq.n	8007c20 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e04c      	b.n	8007cba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c20:	2300      	movs	r3, #0
 8007c22:	617b      	str	r3, [r7, #20]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	695b      	ldr	r3, [r3, #20]
 8007c2a:	617b      	str	r3, [r7, #20]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	617b      	str	r3, [r7, #20]
 8007c34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c38:	6a39      	ldr	r1, [r7, #32]
 8007c3a:	68f8      	ldr	r0, [r7, #12]
 8007c3c:	f000 fa46 	bl	80080cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d00d      	beq.n	8007c62 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4a:	2b04      	cmp	r3, #4
 8007c4c:	d107      	bne.n	8007c5e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e02b      	b.n	8007cba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c62:	88fb      	ldrh	r3, [r7, #6]
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d105      	bne.n	8007c74 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c68:	893b      	ldrh	r3, [r7, #8]
 8007c6a:	b2da      	uxtb	r2, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	611a      	str	r2, [r3, #16]
 8007c72:	e021      	b.n	8007cb8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007c74:	893b      	ldrh	r3, [r7, #8]
 8007c76:	0a1b      	lsrs	r3, r3, #8
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	b2da      	uxtb	r2, r3
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c84:	6a39      	ldr	r1, [r7, #32]
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f000 fa20 	bl	80080cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00d      	beq.n	8007cae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c96:	2b04      	cmp	r3, #4
 8007c98:	d107      	bne.n	8007caa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ca8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	e005      	b.n	8007cba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007cae:	893b      	ldrh	r3, [r7, #8]
 8007cb0:	b2da      	uxtb	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3718      	adds	r7, #24
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	00010002 	.word	0x00010002

08007cc8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b088      	sub	sp, #32
 8007ccc:	af02      	add	r7, sp, #8
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	4608      	mov	r0, r1
 8007cd2:	4611      	mov	r1, r2
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	817b      	strh	r3, [r7, #10]
 8007cda:	460b      	mov	r3, r1
 8007cdc:	813b      	strh	r3, [r7, #8]
 8007cde:	4613      	mov	r3, r2
 8007ce0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007cf0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007d00:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d04:	9300      	str	r3, [sp, #0]
 8007d06:	6a3b      	ldr	r3, [r7, #32]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f000 f8c2 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00d      	beq.n	8007d36 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d28:	d103      	bne.n	8007d32 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d30:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007d32:	2303      	movs	r3, #3
 8007d34:	e0aa      	b.n	8007e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d36:	897b      	ldrh	r3, [r7, #10]
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007d44:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d48:	6a3a      	ldr	r2, [r7, #32]
 8007d4a:	4952      	ldr	r1, [pc, #328]	@ (8007e94 <I2C_RequestMemoryRead+0x1cc>)
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f000 f91d 	bl	8007f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d001      	beq.n	8007d5c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e097      	b.n	8007e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	617b      	str	r3, [r7, #20]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	695b      	ldr	r3, [r3, #20]
 8007d66:	617b      	str	r3, [r7, #20]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	699b      	ldr	r3, [r3, #24]
 8007d6e:	617b      	str	r3, [r7, #20]
 8007d70:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d74:	6a39      	ldr	r1, [r7, #32]
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f000 f9a8 	bl	80080cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00d      	beq.n	8007d9e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d86:	2b04      	cmp	r3, #4
 8007d88:	d107      	bne.n	8007d9a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d98:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e076      	b.n	8007e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d9e:	88fb      	ldrh	r3, [r7, #6]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d105      	bne.n	8007db0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007da4:	893b      	ldrh	r3, [r7, #8]
 8007da6:	b2da      	uxtb	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	611a      	str	r2, [r3, #16]
 8007dae:	e021      	b.n	8007df4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007db0:	893b      	ldrh	r3, [r7, #8]
 8007db2:	0a1b      	lsrs	r3, r3, #8
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	b2da      	uxtb	r2, r3
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dc0:	6a39      	ldr	r1, [r7, #32]
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f000 f982 	bl	80080cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d00d      	beq.n	8007dea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dd2:	2b04      	cmp	r3, #4
 8007dd4:	d107      	bne.n	8007de6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007de4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	e050      	b.n	8007e8c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007dea:	893b      	ldrh	r3, [r7, #8]
 8007dec:	b2da      	uxtb	r2, r3
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007df4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007df6:	6a39      	ldr	r1, [r7, #32]
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 f967 	bl	80080cc <I2C_WaitOnTXEFlagUntilTimeout>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d00d      	beq.n	8007e20 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e08:	2b04      	cmp	r3, #4
 8007e0a:	d107      	bne.n	8007e1c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e1a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	e035      	b.n	8007e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	681a      	ldr	r2, [r3, #0]
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e2e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e32:	9300      	str	r3, [sp, #0]
 8007e34:	6a3b      	ldr	r3, [r7, #32]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f000 f82b 	bl	8007e98 <I2C_WaitOnFlagUntilTimeout>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d00d      	beq.n	8007e64 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e56:	d103      	bne.n	8007e60 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e5e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007e60:	2303      	movs	r3, #3
 8007e62:	e013      	b.n	8007e8c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e64:	897b      	ldrh	r3, [r7, #10]
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	f043 0301 	orr.w	r3, r3, #1
 8007e6c:	b2da      	uxtb	r2, r3
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	6a3a      	ldr	r2, [r7, #32]
 8007e78:	4906      	ldr	r1, [pc, #24]	@ (8007e94 <I2C_RequestMemoryRead+0x1cc>)
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f000 f886 	bl	8007f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d001      	beq.n	8007e8a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e000      	b.n	8007e8c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3718      	adds	r7, #24
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	00010002 	.word	0x00010002

08007e98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	603b      	str	r3, [r7, #0]
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ea8:	e048      	b.n	8007f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eb0:	d044      	beq.n	8007f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eb2:	f7fd fcd7 	bl	8005864 <HAL_GetTick>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	1ad3      	subs	r3, r2, r3
 8007ebc:	683a      	ldr	r2, [r7, #0]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d302      	bcc.n	8007ec8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d139      	bne.n	8007f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	0c1b      	lsrs	r3, r3, #16
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	2b01      	cmp	r3, #1
 8007ed0:	d10d      	bne.n	8007eee <I2C_WaitOnFlagUntilTimeout+0x56>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	43da      	mvns	r2, r3
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	4013      	ands	r3, r2
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	bf0c      	ite	eq
 8007ee4:	2301      	moveq	r3, #1
 8007ee6:	2300      	movne	r3, #0
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	461a      	mov	r2, r3
 8007eec:	e00c      	b.n	8007f08 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	699b      	ldr	r3, [r3, #24]
 8007ef4:	43da      	mvns	r2, r3
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	4013      	ands	r3, r2
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	bf0c      	ite	eq
 8007f00:	2301      	moveq	r3, #1
 8007f02:	2300      	movne	r3, #0
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	461a      	mov	r2, r3
 8007f08:	79fb      	ldrb	r3, [r7, #7]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d116      	bne.n	8007f3c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2220      	movs	r2, #32
 8007f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f28:	f043 0220 	orr.w	r2, r3, #32
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e023      	b.n	8007f84 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	0c1b      	lsrs	r3, r3, #16
 8007f40:	b2db      	uxtb	r3, r3
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d10d      	bne.n	8007f62 <I2C_WaitOnFlagUntilTimeout+0xca>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	695b      	ldr	r3, [r3, #20]
 8007f4c:	43da      	mvns	r2, r3
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	4013      	ands	r3, r2
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	bf0c      	ite	eq
 8007f58:	2301      	moveq	r3, #1
 8007f5a:	2300      	movne	r3, #0
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	461a      	mov	r2, r3
 8007f60:	e00c      	b.n	8007f7c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	699b      	ldr	r3, [r3, #24]
 8007f68:	43da      	mvns	r2, r3
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	bf0c      	ite	eq
 8007f74:	2301      	moveq	r3, #1
 8007f76:	2300      	movne	r3, #0
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	79fb      	ldrb	r3, [r7, #7]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d093      	beq.n	8007eaa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3710      	adds	r7, #16
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b084      	sub	sp, #16
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
 8007f98:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f9a:	e071      	b.n	8008080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	695b      	ldr	r3, [r3, #20]
 8007fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007faa:	d123      	bne.n	8007ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007fc4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe0:	f043 0204 	orr.w	r2, r3, #4
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e067      	b.n	80080c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ffa:	d041      	beq.n	8008080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ffc:	f7fd fc32 	bl	8005864 <HAL_GetTick>
 8008000:	4602      	mov	r2, r0
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	1ad3      	subs	r3, r2, r3
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	429a      	cmp	r2, r3
 800800a:	d302      	bcc.n	8008012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d136      	bne.n	8008080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	0c1b      	lsrs	r3, r3, #16
 8008016:	b2db      	uxtb	r3, r3
 8008018:	2b01      	cmp	r3, #1
 800801a:	d10c      	bne.n	8008036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	43da      	mvns	r2, r3
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	4013      	ands	r3, r2
 8008028:	b29b      	uxth	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	bf14      	ite	ne
 800802e:	2301      	movne	r3, #1
 8008030:	2300      	moveq	r3, #0
 8008032:	b2db      	uxtb	r3, r3
 8008034:	e00b      	b.n	800804e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	43da      	mvns	r2, r3
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	4013      	ands	r3, r2
 8008042:	b29b      	uxth	r3, r3
 8008044:	2b00      	cmp	r3, #0
 8008046:	bf14      	ite	ne
 8008048:	2301      	movne	r3, #1
 800804a:	2300      	moveq	r3, #0
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	d016      	beq.n	8008080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2200      	movs	r2, #0
 8008056:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2220      	movs	r2, #32
 800805c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806c:	f043 0220 	orr.w	r2, r3, #32
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	e021      	b.n	80080c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	0c1b      	lsrs	r3, r3, #16
 8008084:	b2db      	uxtb	r3, r3
 8008086:	2b01      	cmp	r3, #1
 8008088:	d10c      	bne.n	80080a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	695b      	ldr	r3, [r3, #20]
 8008090:	43da      	mvns	r2, r3
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	4013      	ands	r3, r2
 8008096:	b29b      	uxth	r3, r3
 8008098:	2b00      	cmp	r3, #0
 800809a:	bf14      	ite	ne
 800809c:	2301      	movne	r3, #1
 800809e:	2300      	moveq	r3, #0
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	e00b      	b.n	80080bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	43da      	mvns	r2, r3
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	4013      	ands	r3, r2
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	bf14      	ite	ne
 80080b6:	2301      	movne	r3, #1
 80080b8:	2300      	moveq	r3, #0
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	f47f af6d 	bne.w	8007f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80080d8:	e034      	b.n	8008144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80080da:	68f8      	ldr	r0, [r7, #12]
 80080dc:	f000 f8e3 	bl	80082a6 <I2C_IsAcknowledgeFailed>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d001      	beq.n	80080ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e034      	b.n	8008154 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f0:	d028      	beq.n	8008144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080f2:	f7fd fbb7 	bl	8005864 <HAL_GetTick>
 80080f6:	4602      	mov	r2, r0
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	1ad3      	subs	r3, r2, r3
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d302      	bcc.n	8008108 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d11d      	bne.n	8008144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	695b      	ldr	r3, [r3, #20]
 800810e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008112:	2b80      	cmp	r3, #128	@ 0x80
 8008114:	d016      	beq.n	8008144 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2220      	movs	r2, #32
 8008120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008130:	f043 0220 	orr.w	r2, r3, #32
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2200      	movs	r2, #0
 800813c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008140:	2301      	movs	r3, #1
 8008142:	e007      	b.n	8008154 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	695b      	ldr	r3, [r3, #20]
 800814a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800814e:	2b80      	cmp	r3, #128	@ 0x80
 8008150:	d1c3      	bne.n	80080da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008152:	2300      	movs	r3, #0
}
 8008154:	4618      	mov	r0, r3
 8008156:	3710      	adds	r7, #16
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	60b9      	str	r1, [r7, #8]
 8008166:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008168:	e034      	b.n	80081d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800816a:	68f8      	ldr	r0, [r7, #12]
 800816c:	f000 f89b 	bl	80082a6 <I2C_IsAcknowledgeFailed>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d001      	beq.n	800817a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	e034      	b.n	80081e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008180:	d028      	beq.n	80081d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008182:	f7fd fb6f 	bl	8005864 <HAL_GetTick>
 8008186:	4602      	mov	r2, r0
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	68ba      	ldr	r2, [r7, #8]
 800818e:	429a      	cmp	r2, r3
 8008190:	d302      	bcc.n	8008198 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d11d      	bne.n	80081d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	695b      	ldr	r3, [r3, #20]
 800819e:	f003 0304 	and.w	r3, r3, #4
 80081a2:	2b04      	cmp	r3, #4
 80081a4:	d016      	beq.n	80081d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2220      	movs	r2, #32
 80081b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081c0:	f043 0220 	orr.w	r2, r3, #32
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80081d0:	2301      	movs	r3, #1
 80081d2:	e007      	b.n	80081e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	695b      	ldr	r3, [r3, #20]
 80081da:	f003 0304 	and.w	r3, r3, #4
 80081de:	2b04      	cmp	r3, #4
 80081e0:	d1c3      	bne.n	800816a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80081f8:	e049      	b.n	800828e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	695b      	ldr	r3, [r3, #20]
 8008200:	f003 0310 	and.w	r3, r3, #16
 8008204:	2b10      	cmp	r3, #16
 8008206:	d119      	bne.n	800823c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f06f 0210 	mvn.w	r2, #16
 8008210:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2200      	movs	r2, #0
 8008216:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2220      	movs	r2, #32
 800821c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2200      	movs	r2, #0
 8008224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e030      	b.n	800829e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800823c:	f7fd fb12 	bl	8005864 <HAL_GetTick>
 8008240:	4602      	mov	r2, r0
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	429a      	cmp	r2, r3
 800824a:	d302      	bcc.n	8008252 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d11d      	bne.n	800828e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	695b      	ldr	r3, [r3, #20]
 8008258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800825c:	2b40      	cmp	r3, #64	@ 0x40
 800825e:	d016      	beq.n	800828e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2200      	movs	r2, #0
 8008264:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2220      	movs	r2, #32
 800826a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800827a:	f043 0220 	orr.w	r2, r3, #32
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2200      	movs	r2, #0
 8008286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	e007      	b.n	800829e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	695b      	ldr	r3, [r3, #20]
 8008294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008298:	2b40      	cmp	r3, #64	@ 0x40
 800829a:	d1ae      	bne.n	80081fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3710      	adds	r7, #16
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80082a6:	b480      	push	{r7}
 80082a8:	b083      	sub	sp, #12
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	695b      	ldr	r3, [r3, #20]
 80082b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082bc:	d11b      	bne.n	80082f6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80082c6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2220      	movs	r2, #32
 80082d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e2:	f043 0204 	orr.w	r2, r3, #4
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e000      	b.n	80082f8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80082f6:	2300      	movs	r3, #0
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bc80      	pop	{r7}
 8008300:	4770      	bx	lr

08008302 <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 8008302:	b480      	push	{r7}
 8008304:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 8008306:	bf20      	wfe
  __asm volatile( "nop" );
 8008308:	bf00      	nop
}
 800830a:	bf00      	nop
 800830c:	46bd      	mov	sp, r7
 800830e:	bc80      	pop	{r7}
 8008310:	4770      	bx	lr
	...

08008314 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008314:	b480      	push	{r7}
 8008316:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8008318:	4b03      	ldr	r3, [pc, #12]	@ (8008328 <HAL_PWR_EnableBkUpAccess+0x14>)
 800831a:	2201      	movs	r2, #1
 800831c:	601a      	str	r2, [r3, #0]
}
 800831e:	bf00      	nop
 8008320:	46bd      	mov	sp, r7
 8008322:	bc80      	pop	{r7}
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	420e0020 	.word	0x420e0020

0800832c <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b082      	sub	sp, #8
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	460b      	mov	r3, r1
 8008336:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 8008338:	4b13      	ldr	r3, [pc, #76]	@ (8008388 <HAL_PWR_EnterSTOPMode+0x5c>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a12      	ldr	r2, [pc, #72]	@ (8008388 <HAL_PWR_EnterSTOPMode+0x5c>)
 800833e:	f023 0302 	bic.w	r3, r3, #2
 8008342:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 8008344:	4b10      	ldr	r3, [pc, #64]	@ (8008388 <HAL_PWR_EnterSTOPMode+0x5c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f023 0201 	bic.w	r2, r3, #1
 800834c:	490e      	ldr	r1, [pc, #56]	@ (8008388 <HAL_PWR_EnterSTOPMode+0x5c>)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4313      	orrs	r3, r2
 8008352:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008354:	4b0d      	ldr	r3, [pc, #52]	@ (800838c <HAL_PWR_EnterSTOPMode+0x60>)
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	4a0c      	ldr	r2, [pc, #48]	@ (800838c <HAL_PWR_EnterSTOPMode+0x60>)
 800835a:	f043 0304 	orr.w	r3, r3, #4
 800835e:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8008360:	78fb      	ldrb	r3, [r7, #3]
 8008362:	2b01      	cmp	r3, #1
 8008364:	d101      	bne.n	800836a <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8008366:	bf30      	wfi
 8008368:	e004      	b.n	8008374 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800836a:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 800836c:	f7ff ffc9 	bl	8008302 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 8008370:	f7ff ffc7 	bl	8008302 <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008374:	4b05      	ldr	r3, [pc, #20]	@ (800838c <HAL_PWR_EnterSTOPMode+0x60>)
 8008376:	691b      	ldr	r3, [r3, #16]
 8008378:	4a04      	ldr	r2, [pc, #16]	@ (800838c <HAL_PWR_EnterSTOPMode+0x60>)
 800837a:	f023 0304 	bic.w	r3, r3, #4
 800837e:	6113      	str	r3, [r2, #16]
}
 8008380:	bf00      	nop
 8008382:	3708      	adds	r7, #8
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	40007000 	.word	0x40007000
 800838c:	e000ed00 	.word	0xe000ed00

08008390 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b086      	sub	sp, #24
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e272      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f000 8087 	beq.w	80084be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80083b0:	4b92      	ldr	r3, [pc, #584]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	f003 030c 	and.w	r3, r3, #12
 80083b8:	2b04      	cmp	r3, #4
 80083ba:	d00c      	beq.n	80083d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80083bc:	4b8f      	ldr	r3, [pc, #572]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	f003 030c 	and.w	r3, r3, #12
 80083c4:	2b08      	cmp	r3, #8
 80083c6:	d112      	bne.n	80083ee <HAL_RCC_OscConfig+0x5e>
 80083c8:	4b8c      	ldr	r3, [pc, #560]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083d4:	d10b      	bne.n	80083ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083d6:	4b89      	ldr	r3, [pc, #548]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d06c      	beq.n	80084bc <HAL_RCC_OscConfig+0x12c>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d168      	bne.n	80084bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e24c      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083f6:	d106      	bne.n	8008406 <HAL_RCC_OscConfig+0x76>
 80083f8:	4b80      	ldr	r3, [pc, #512]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a7f      	ldr	r2, [pc, #508]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80083fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008402:	6013      	str	r3, [r2, #0]
 8008404:	e02e      	b.n	8008464 <HAL_RCC_OscConfig+0xd4>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d10c      	bne.n	8008428 <HAL_RCC_OscConfig+0x98>
 800840e:	4b7b      	ldr	r3, [pc, #492]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a7a      	ldr	r2, [pc, #488]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008414:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008418:	6013      	str	r3, [r2, #0]
 800841a:	4b78      	ldr	r3, [pc, #480]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a77      	ldr	r2, [pc, #476]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008420:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008424:	6013      	str	r3, [r2, #0]
 8008426:	e01d      	b.n	8008464 <HAL_RCC_OscConfig+0xd4>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008430:	d10c      	bne.n	800844c <HAL_RCC_OscConfig+0xbc>
 8008432:	4b72      	ldr	r3, [pc, #456]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a71      	ldr	r2, [pc, #452]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008438:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800843c:	6013      	str	r3, [r2, #0]
 800843e:	4b6f      	ldr	r3, [pc, #444]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a6e      	ldr	r2, [pc, #440]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008448:	6013      	str	r3, [r2, #0]
 800844a:	e00b      	b.n	8008464 <HAL_RCC_OscConfig+0xd4>
 800844c:	4b6b      	ldr	r3, [pc, #428]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a6a      	ldr	r2, [pc, #424]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008452:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008456:	6013      	str	r3, [r2, #0]
 8008458:	4b68      	ldr	r3, [pc, #416]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a67      	ldr	r2, [pc, #412]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 800845e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008462:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d013      	beq.n	8008494 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800846c:	f7fd f9fa 	bl	8005864 <HAL_GetTick>
 8008470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008472:	e008      	b.n	8008486 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008474:	f7fd f9f6 	bl	8005864 <HAL_GetTick>
 8008478:	4602      	mov	r2, r0
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	2b64      	cmp	r3, #100	@ 0x64
 8008480:	d901      	bls.n	8008486 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008482:	2303      	movs	r3, #3
 8008484:	e200      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008486:	4b5d      	ldr	r3, [pc, #372]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800848e:	2b00      	cmp	r3, #0
 8008490:	d0f0      	beq.n	8008474 <HAL_RCC_OscConfig+0xe4>
 8008492:	e014      	b.n	80084be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008494:	f7fd f9e6 	bl	8005864 <HAL_GetTick>
 8008498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800849a:	e008      	b.n	80084ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800849c:	f7fd f9e2 	bl	8005864 <HAL_GetTick>
 80084a0:	4602      	mov	r2, r0
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	2b64      	cmp	r3, #100	@ 0x64
 80084a8:	d901      	bls.n	80084ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80084aa:	2303      	movs	r3, #3
 80084ac:	e1ec      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084ae:	4b53      	ldr	r3, [pc, #332]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d1f0      	bne.n	800849c <HAL_RCC_OscConfig+0x10c>
 80084ba:	e000      	b.n	80084be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d063      	beq.n	8008592 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80084ca:	4b4c      	ldr	r3, [pc, #304]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	f003 030c 	and.w	r3, r3, #12
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00b      	beq.n	80084ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80084d6:	4b49      	ldr	r3, [pc, #292]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	f003 030c 	and.w	r3, r3, #12
 80084de:	2b08      	cmp	r3, #8
 80084e0:	d11c      	bne.n	800851c <HAL_RCC_OscConfig+0x18c>
 80084e2:	4b46      	ldr	r3, [pc, #280]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d116      	bne.n	800851c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084ee:	4b43      	ldr	r3, [pc, #268]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 0302 	and.w	r3, r3, #2
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d005      	beq.n	8008506 <HAL_RCC_OscConfig+0x176>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d001      	beq.n	8008506 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	e1c0      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008506:	4b3d      	ldr	r3, [pc, #244]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	695b      	ldr	r3, [r3, #20]
 8008512:	00db      	lsls	r3, r3, #3
 8008514:	4939      	ldr	r1, [pc, #228]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008516:	4313      	orrs	r3, r2
 8008518:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800851a:	e03a      	b.n	8008592 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d020      	beq.n	8008566 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008524:	4b36      	ldr	r3, [pc, #216]	@ (8008600 <HAL_RCC_OscConfig+0x270>)
 8008526:	2201      	movs	r2, #1
 8008528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800852a:	f7fd f99b 	bl	8005864 <HAL_GetTick>
 800852e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008530:	e008      	b.n	8008544 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008532:	f7fd f997 	bl	8005864 <HAL_GetTick>
 8008536:	4602      	mov	r2, r0
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	1ad3      	subs	r3, r2, r3
 800853c:	2b02      	cmp	r3, #2
 800853e:	d901      	bls.n	8008544 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	e1a1      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008544:	4b2d      	ldr	r3, [pc, #180]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0302 	and.w	r3, r3, #2
 800854c:	2b00      	cmp	r3, #0
 800854e:	d0f0      	beq.n	8008532 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008550:	4b2a      	ldr	r3, [pc, #168]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	695b      	ldr	r3, [r3, #20]
 800855c:	00db      	lsls	r3, r3, #3
 800855e:	4927      	ldr	r1, [pc, #156]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008560:	4313      	orrs	r3, r2
 8008562:	600b      	str	r3, [r1, #0]
 8008564:	e015      	b.n	8008592 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008566:	4b26      	ldr	r3, [pc, #152]	@ (8008600 <HAL_RCC_OscConfig+0x270>)
 8008568:	2200      	movs	r2, #0
 800856a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800856c:	f7fd f97a 	bl	8005864 <HAL_GetTick>
 8008570:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008572:	e008      	b.n	8008586 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008574:	f7fd f976 	bl	8005864 <HAL_GetTick>
 8008578:	4602      	mov	r2, r0
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	1ad3      	subs	r3, r2, r3
 800857e:	2b02      	cmp	r3, #2
 8008580:	d901      	bls.n	8008586 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008582:	2303      	movs	r3, #3
 8008584:	e180      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008586:	4b1d      	ldr	r3, [pc, #116]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1f0      	bne.n	8008574 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 0308 	and.w	r3, r3, #8
 800859a:	2b00      	cmp	r3, #0
 800859c:	d03a      	beq.n	8008614 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d019      	beq.n	80085da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085a6:	4b17      	ldr	r3, [pc, #92]	@ (8008604 <HAL_RCC_OscConfig+0x274>)
 80085a8:	2201      	movs	r2, #1
 80085aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085ac:	f7fd f95a 	bl	8005864 <HAL_GetTick>
 80085b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085b2:	e008      	b.n	80085c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085b4:	f7fd f956 	bl	8005864 <HAL_GetTick>
 80085b8:	4602      	mov	r2, r0
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d901      	bls.n	80085c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e160      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085c6:	4b0d      	ldr	r3, [pc, #52]	@ (80085fc <HAL_RCC_OscConfig+0x26c>)
 80085c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ca:	f003 0302 	and.w	r3, r3, #2
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d0f0      	beq.n	80085b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80085d2:	2001      	movs	r0, #1
 80085d4:	f000 face 	bl	8008b74 <RCC_Delay>
 80085d8:	e01c      	b.n	8008614 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80085da:	4b0a      	ldr	r3, [pc, #40]	@ (8008604 <HAL_RCC_OscConfig+0x274>)
 80085dc:	2200      	movs	r2, #0
 80085de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085e0:	f7fd f940 	bl	8005864 <HAL_GetTick>
 80085e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085e6:	e00f      	b.n	8008608 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085e8:	f7fd f93c 	bl	8005864 <HAL_GetTick>
 80085ec:	4602      	mov	r2, r0
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	2b02      	cmp	r3, #2
 80085f4:	d908      	bls.n	8008608 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80085f6:	2303      	movs	r3, #3
 80085f8:	e146      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
 80085fa:	bf00      	nop
 80085fc:	40021000 	.word	0x40021000
 8008600:	42420000 	.word	0x42420000
 8008604:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008608:	4b92      	ldr	r3, [pc, #584]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 800860a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800860c:	f003 0302 	and.w	r3, r3, #2
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1e9      	bne.n	80085e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f003 0304 	and.w	r3, r3, #4
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 80a6 	beq.w	800876e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008622:	2300      	movs	r3, #0
 8008624:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008626:	4b8b      	ldr	r3, [pc, #556]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008628:	69db      	ldr	r3, [r3, #28]
 800862a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d10d      	bne.n	800864e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008632:	4b88      	ldr	r3, [pc, #544]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008634:	69db      	ldr	r3, [r3, #28]
 8008636:	4a87      	ldr	r2, [pc, #540]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800863c:	61d3      	str	r3, [r2, #28]
 800863e:	4b85      	ldr	r3, [pc, #532]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008640:	69db      	ldr	r3, [r3, #28]
 8008642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008646:	60bb      	str	r3, [r7, #8]
 8008648:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800864a:	2301      	movs	r3, #1
 800864c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800864e:	4b82      	ldr	r3, [pc, #520]	@ (8008858 <HAL_RCC_OscConfig+0x4c8>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008656:	2b00      	cmp	r3, #0
 8008658:	d118      	bne.n	800868c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800865a:	4b7f      	ldr	r3, [pc, #508]	@ (8008858 <HAL_RCC_OscConfig+0x4c8>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a7e      	ldr	r2, [pc, #504]	@ (8008858 <HAL_RCC_OscConfig+0x4c8>)
 8008660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008666:	f7fd f8fd 	bl	8005864 <HAL_GetTick>
 800866a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800866c:	e008      	b.n	8008680 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800866e:	f7fd f8f9 	bl	8005864 <HAL_GetTick>
 8008672:	4602      	mov	r2, r0
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	1ad3      	subs	r3, r2, r3
 8008678:	2b64      	cmp	r3, #100	@ 0x64
 800867a:	d901      	bls.n	8008680 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800867c:	2303      	movs	r3, #3
 800867e:	e103      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008680:	4b75      	ldr	r3, [pc, #468]	@ (8008858 <HAL_RCC_OscConfig+0x4c8>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008688:	2b00      	cmp	r3, #0
 800868a:	d0f0      	beq.n	800866e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	2b01      	cmp	r3, #1
 8008692:	d106      	bne.n	80086a2 <HAL_RCC_OscConfig+0x312>
 8008694:	4b6f      	ldr	r3, [pc, #444]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008696:	6a1b      	ldr	r3, [r3, #32]
 8008698:	4a6e      	ldr	r2, [pc, #440]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 800869a:	f043 0301 	orr.w	r3, r3, #1
 800869e:	6213      	str	r3, [r2, #32]
 80086a0:	e02d      	b.n	80086fe <HAL_RCC_OscConfig+0x36e>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	68db      	ldr	r3, [r3, #12]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10c      	bne.n	80086c4 <HAL_RCC_OscConfig+0x334>
 80086aa:	4b6a      	ldr	r3, [pc, #424]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086ac:	6a1b      	ldr	r3, [r3, #32]
 80086ae:	4a69      	ldr	r2, [pc, #420]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086b0:	f023 0301 	bic.w	r3, r3, #1
 80086b4:	6213      	str	r3, [r2, #32]
 80086b6:	4b67      	ldr	r3, [pc, #412]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086b8:	6a1b      	ldr	r3, [r3, #32]
 80086ba:	4a66      	ldr	r2, [pc, #408]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086bc:	f023 0304 	bic.w	r3, r3, #4
 80086c0:	6213      	str	r3, [r2, #32]
 80086c2:	e01c      	b.n	80086fe <HAL_RCC_OscConfig+0x36e>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	2b05      	cmp	r3, #5
 80086ca:	d10c      	bne.n	80086e6 <HAL_RCC_OscConfig+0x356>
 80086cc:	4b61      	ldr	r3, [pc, #388]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086ce:	6a1b      	ldr	r3, [r3, #32]
 80086d0:	4a60      	ldr	r2, [pc, #384]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086d2:	f043 0304 	orr.w	r3, r3, #4
 80086d6:	6213      	str	r3, [r2, #32]
 80086d8:	4b5e      	ldr	r3, [pc, #376]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086da:	6a1b      	ldr	r3, [r3, #32]
 80086dc:	4a5d      	ldr	r2, [pc, #372]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086de:	f043 0301 	orr.w	r3, r3, #1
 80086e2:	6213      	str	r3, [r2, #32]
 80086e4:	e00b      	b.n	80086fe <HAL_RCC_OscConfig+0x36e>
 80086e6:	4b5b      	ldr	r3, [pc, #364]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086e8:	6a1b      	ldr	r3, [r3, #32]
 80086ea:	4a5a      	ldr	r2, [pc, #360]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086ec:	f023 0301 	bic.w	r3, r3, #1
 80086f0:	6213      	str	r3, [r2, #32]
 80086f2:	4b58      	ldr	r3, [pc, #352]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	4a57      	ldr	r2, [pc, #348]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80086f8:	f023 0304 	bic.w	r3, r3, #4
 80086fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	68db      	ldr	r3, [r3, #12]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d015      	beq.n	8008732 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008706:	f7fd f8ad 	bl	8005864 <HAL_GetTick>
 800870a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800870c:	e00a      	b.n	8008724 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800870e:	f7fd f8a9 	bl	8005864 <HAL_GetTick>
 8008712:	4602      	mov	r2, r0
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	1ad3      	subs	r3, r2, r3
 8008718:	f241 3288 	movw	r2, #5000	@ 0x1388
 800871c:	4293      	cmp	r3, r2
 800871e:	d901      	bls.n	8008724 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e0b1      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008724:	4b4b      	ldr	r3, [pc, #300]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	f003 0302 	and.w	r3, r3, #2
 800872c:	2b00      	cmp	r3, #0
 800872e:	d0ee      	beq.n	800870e <HAL_RCC_OscConfig+0x37e>
 8008730:	e014      	b.n	800875c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008732:	f7fd f897 	bl	8005864 <HAL_GetTick>
 8008736:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008738:	e00a      	b.n	8008750 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800873a:	f7fd f893 	bl	8005864 <HAL_GetTick>
 800873e:	4602      	mov	r2, r0
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	1ad3      	subs	r3, r2, r3
 8008744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008748:	4293      	cmp	r3, r2
 800874a:	d901      	bls.n	8008750 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800874c:	2303      	movs	r3, #3
 800874e:	e09b      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008750:	4b40      	ldr	r3, [pc, #256]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008752:	6a1b      	ldr	r3, [r3, #32]
 8008754:	f003 0302 	and.w	r3, r3, #2
 8008758:	2b00      	cmp	r3, #0
 800875a:	d1ee      	bne.n	800873a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800875c:	7dfb      	ldrb	r3, [r7, #23]
 800875e:	2b01      	cmp	r3, #1
 8008760:	d105      	bne.n	800876e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008762:	4b3c      	ldr	r3, [pc, #240]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008764:	69db      	ldr	r3, [r3, #28]
 8008766:	4a3b      	ldr	r2, [pc, #236]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 8008768:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800876c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	69db      	ldr	r3, [r3, #28]
 8008772:	2b00      	cmp	r3, #0
 8008774:	f000 8087 	beq.w	8008886 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008778:	4b36      	ldr	r3, [pc, #216]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	f003 030c 	and.w	r3, r3, #12
 8008780:	2b08      	cmp	r3, #8
 8008782:	d061      	beq.n	8008848 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	69db      	ldr	r3, [r3, #28]
 8008788:	2b02      	cmp	r3, #2
 800878a:	d146      	bne.n	800881a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800878c:	4b33      	ldr	r3, [pc, #204]	@ (800885c <HAL_RCC_OscConfig+0x4cc>)
 800878e:	2200      	movs	r2, #0
 8008790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008792:	f7fd f867 	bl	8005864 <HAL_GetTick>
 8008796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008798:	e008      	b.n	80087ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800879a:	f7fd f863 	bl	8005864 <HAL_GetTick>
 800879e:	4602      	mov	r2, r0
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	2b02      	cmp	r3, #2
 80087a6:	d901      	bls.n	80087ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e06d      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80087ac:	4b29      	ldr	r3, [pc, #164]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d1f0      	bne.n	800879a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6a1b      	ldr	r3, [r3, #32]
 80087bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087c0:	d108      	bne.n	80087d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80087c2:	4b24      	ldr	r3, [pc, #144]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	4921      	ldr	r1, [pc, #132]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80087d0:	4313      	orrs	r3, r2
 80087d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80087d4:	4b1f      	ldr	r3, [pc, #124]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6a19      	ldr	r1, [r3, #32]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e4:	430b      	orrs	r3, r1
 80087e6:	491b      	ldr	r1, [pc, #108]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 80087e8:	4313      	orrs	r3, r2
 80087ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80087ec:	4b1b      	ldr	r3, [pc, #108]	@ (800885c <HAL_RCC_OscConfig+0x4cc>)
 80087ee:	2201      	movs	r2, #1
 80087f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087f2:	f7fd f837 	bl	8005864 <HAL_GetTick>
 80087f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80087f8:	e008      	b.n	800880c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087fa:	f7fd f833 	bl	8005864 <HAL_GetTick>
 80087fe:	4602      	mov	r2, r0
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	1ad3      	subs	r3, r2, r3
 8008804:	2b02      	cmp	r3, #2
 8008806:	d901      	bls.n	800880c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008808:	2303      	movs	r3, #3
 800880a:	e03d      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800880c:	4b11      	ldr	r3, [pc, #68]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008814:	2b00      	cmp	r3, #0
 8008816:	d0f0      	beq.n	80087fa <HAL_RCC_OscConfig+0x46a>
 8008818:	e035      	b.n	8008886 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800881a:	4b10      	ldr	r3, [pc, #64]	@ (800885c <HAL_RCC_OscConfig+0x4cc>)
 800881c:	2200      	movs	r2, #0
 800881e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008820:	f7fd f820 	bl	8005864 <HAL_GetTick>
 8008824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008826:	e008      	b.n	800883a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008828:	f7fd f81c 	bl	8005864 <HAL_GetTick>
 800882c:	4602      	mov	r2, r0
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	1ad3      	subs	r3, r2, r3
 8008832:	2b02      	cmp	r3, #2
 8008834:	d901      	bls.n	800883a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008836:	2303      	movs	r3, #3
 8008838:	e026      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800883a:	4b06      	ldr	r3, [pc, #24]	@ (8008854 <HAL_RCC_OscConfig+0x4c4>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008842:	2b00      	cmp	r3, #0
 8008844:	d1f0      	bne.n	8008828 <HAL_RCC_OscConfig+0x498>
 8008846:	e01e      	b.n	8008886 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	69db      	ldr	r3, [r3, #28]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d107      	bne.n	8008860 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	e019      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
 8008854:	40021000 	.word	0x40021000
 8008858:	40007000 	.word	0x40007000
 800885c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008860:	4b0b      	ldr	r3, [pc, #44]	@ (8008890 <HAL_RCC_OscConfig+0x500>)
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6a1b      	ldr	r3, [r3, #32]
 8008870:	429a      	cmp	r2, r3
 8008872:	d106      	bne.n	8008882 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800887e:	429a      	cmp	r2, r3
 8008880:	d001      	beq.n	8008886 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8008882:	2301      	movs	r3, #1
 8008884:	e000      	b.n	8008888 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8008886:	2300      	movs	r3, #0
}
 8008888:	4618      	mov	r0, r3
 800888a:	3718      	adds	r7, #24
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}
 8008890:	40021000 	.word	0x40021000

08008894 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
 800889c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d101      	bne.n	80088a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	e0d0      	b.n	8008a4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80088a8:	4b6a      	ldr	r3, [pc, #424]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 0307 	and.w	r3, r3, #7
 80088b0:	683a      	ldr	r2, [r7, #0]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d910      	bls.n	80088d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088b6:	4b67      	ldr	r3, [pc, #412]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f023 0207 	bic.w	r2, r3, #7
 80088be:	4965      	ldr	r1, [pc, #404]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	4313      	orrs	r3, r2
 80088c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088c6:	4b63      	ldr	r3, [pc, #396]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f003 0307 	and.w	r3, r3, #7
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d001      	beq.n	80088d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e0b8      	b.n	8008a4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 0302 	and.w	r3, r3, #2
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d020      	beq.n	8008926 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f003 0304 	and.w	r3, r3, #4
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d005      	beq.n	80088fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80088f0:	4b59      	ldr	r3, [pc, #356]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	4a58      	ldr	r2, [pc, #352]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 80088f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80088fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0308 	and.w	r3, r3, #8
 8008904:	2b00      	cmp	r3, #0
 8008906:	d005      	beq.n	8008914 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008908:	4b53      	ldr	r3, [pc, #332]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	4a52      	ldr	r2, [pc, #328]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 800890e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8008912:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008914:	4b50      	ldr	r3, [pc, #320]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	494d      	ldr	r1, [pc, #308]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008922:	4313      	orrs	r3, r2
 8008924:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f003 0301 	and.w	r3, r3, #1
 800892e:	2b00      	cmp	r3, #0
 8008930:	d040      	beq.n	80089b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	2b01      	cmp	r3, #1
 8008938:	d107      	bne.n	800894a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800893a:	4b47      	ldr	r3, [pc, #284]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008942:	2b00      	cmp	r3, #0
 8008944:	d115      	bne.n	8008972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008946:	2301      	movs	r3, #1
 8008948:	e07f      	b.n	8008a4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	2b02      	cmp	r3, #2
 8008950:	d107      	bne.n	8008962 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008952:	4b41      	ldr	r3, [pc, #260]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800895a:	2b00      	cmp	r3, #0
 800895c:	d109      	bne.n	8008972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	e073      	b.n	8008a4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008962:	4b3d      	ldr	r3, [pc, #244]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f003 0302 	and.w	r3, r3, #2
 800896a:	2b00      	cmp	r3, #0
 800896c:	d101      	bne.n	8008972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800896e:	2301      	movs	r3, #1
 8008970:	e06b      	b.n	8008a4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008972:	4b39      	ldr	r3, [pc, #228]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	f023 0203 	bic.w	r2, r3, #3
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	4936      	ldr	r1, [pc, #216]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008980:	4313      	orrs	r3, r2
 8008982:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008984:	f7fc ff6e 	bl	8005864 <HAL_GetTick>
 8008988:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800898a:	e00a      	b.n	80089a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800898c:	f7fc ff6a 	bl	8005864 <HAL_GetTick>
 8008990:	4602      	mov	r2, r0
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800899a:	4293      	cmp	r3, r2
 800899c:	d901      	bls.n	80089a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800899e:	2303      	movs	r3, #3
 80089a0:	e053      	b.n	8008a4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089a2:	4b2d      	ldr	r3, [pc, #180]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	f003 020c 	and.w	r2, r3, #12
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d1eb      	bne.n	800898c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80089b4:	4b27      	ldr	r3, [pc, #156]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f003 0307 	and.w	r3, r3, #7
 80089bc:	683a      	ldr	r2, [r7, #0]
 80089be:	429a      	cmp	r2, r3
 80089c0:	d210      	bcs.n	80089e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089c2:	4b24      	ldr	r3, [pc, #144]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f023 0207 	bic.w	r2, r3, #7
 80089ca:	4922      	ldr	r1, [pc, #136]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80089d2:	4b20      	ldr	r3, [pc, #128]	@ (8008a54 <HAL_RCC_ClockConfig+0x1c0>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 0307 	and.w	r3, r3, #7
 80089da:	683a      	ldr	r2, [r7, #0]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d001      	beq.n	80089e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80089e0:	2301      	movs	r3, #1
 80089e2:	e032      	b.n	8008a4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 0304 	and.w	r3, r3, #4
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d008      	beq.n	8008a02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80089f0:	4b19      	ldr	r3, [pc, #100]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	4916      	ldr	r1, [pc, #88]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 80089fe:	4313      	orrs	r3, r2
 8008a00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f003 0308 	and.w	r3, r3, #8
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d009      	beq.n	8008a22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008a0e:	4b12      	ldr	r3, [pc, #72]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	00db      	lsls	r3, r3, #3
 8008a1c:	490e      	ldr	r1, [pc, #56]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008a22:	f000 f821 	bl	8008a68 <HAL_RCC_GetSysClockFreq>
 8008a26:	4602      	mov	r2, r0
 8008a28:	4b0b      	ldr	r3, [pc, #44]	@ (8008a58 <HAL_RCC_ClockConfig+0x1c4>)
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	091b      	lsrs	r3, r3, #4
 8008a2e:	f003 030f 	and.w	r3, r3, #15
 8008a32:	490a      	ldr	r1, [pc, #40]	@ (8008a5c <HAL_RCC_ClockConfig+0x1c8>)
 8008a34:	5ccb      	ldrb	r3, [r1, r3]
 8008a36:	fa22 f303 	lsr.w	r3, r2, r3
 8008a3a:	4a09      	ldr	r2, [pc, #36]	@ (8008a60 <HAL_RCC_ClockConfig+0x1cc>)
 8008a3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008a3e:	4b09      	ldr	r3, [pc, #36]	@ (8008a64 <HAL_RCC_ClockConfig+0x1d0>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7fc fecc 	bl	80057e0 <HAL_InitTick>

  return HAL_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	40022000 	.word	0x40022000
 8008a58:	40021000 	.word	0x40021000
 8008a5c:	0800f88c 	.word	0x0800f88c
 8008a60:	20000058 	.word	0x20000058
 8008a64:	2000005c 	.word	0x2000005c

08008a68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b087      	sub	sp, #28
 8008a6c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	60fb      	str	r3, [r7, #12]
 8008a72:	2300      	movs	r3, #0
 8008a74:	60bb      	str	r3, [r7, #8]
 8008a76:	2300      	movs	r3, #0
 8008a78:	617b      	str	r3, [r7, #20]
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008a82:	4b1e      	ldr	r3, [pc, #120]	@ (8008afc <HAL_RCC_GetSysClockFreq+0x94>)
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f003 030c 	and.w	r3, r3, #12
 8008a8e:	2b04      	cmp	r3, #4
 8008a90:	d002      	beq.n	8008a98 <HAL_RCC_GetSysClockFreq+0x30>
 8008a92:	2b08      	cmp	r3, #8
 8008a94:	d003      	beq.n	8008a9e <HAL_RCC_GetSysClockFreq+0x36>
 8008a96:	e027      	b.n	8008ae8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008a98:	4b19      	ldr	r3, [pc, #100]	@ (8008b00 <HAL_RCC_GetSysClockFreq+0x98>)
 8008a9a:	613b      	str	r3, [r7, #16]
      break;
 8008a9c:	e027      	b.n	8008aee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	0c9b      	lsrs	r3, r3, #18
 8008aa2:	f003 030f 	and.w	r3, r3, #15
 8008aa6:	4a17      	ldr	r2, [pc, #92]	@ (8008b04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8008aa8:	5cd3      	ldrb	r3, [r2, r3]
 8008aaa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d010      	beq.n	8008ad8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008ab6:	4b11      	ldr	r3, [pc, #68]	@ (8008afc <HAL_RCC_GetSysClockFreq+0x94>)
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	0c5b      	lsrs	r3, r3, #17
 8008abc:	f003 0301 	and.w	r3, r3, #1
 8008ac0:	4a11      	ldr	r2, [pc, #68]	@ (8008b08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8008ac2:	5cd3      	ldrb	r3, [r2, r3]
 8008ac4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a0d      	ldr	r2, [pc, #52]	@ (8008b00 <HAL_RCC_GetSysClockFreq+0x98>)
 8008aca:	fb03 f202 	mul.w	r2, r3, r2
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad4:	617b      	str	r3, [r7, #20]
 8008ad6:	e004      	b.n	8008ae2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4a0c      	ldr	r2, [pc, #48]	@ (8008b0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8008adc:	fb02 f303 	mul.w	r3, r2, r3
 8008ae0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	613b      	str	r3, [r7, #16]
      break;
 8008ae6:	e002      	b.n	8008aee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008ae8:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <HAL_RCC_GetSysClockFreq+0x98>)
 8008aea:	613b      	str	r3, [r7, #16]
      break;
 8008aec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008aee:	693b      	ldr	r3, [r7, #16]
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	371c      	adds	r7, #28
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bc80      	pop	{r7}
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	40021000 	.word	0x40021000
 8008b00:	007a1200 	.word	0x007a1200
 8008b04:	0800f8a4 	.word	0x0800f8a4
 8008b08:	0800f8b4 	.word	0x0800f8b4
 8008b0c:	003d0900 	.word	0x003d0900

08008b10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b10:	b480      	push	{r7}
 8008b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b14:	4b02      	ldr	r3, [pc, #8]	@ (8008b20 <HAL_RCC_GetHCLKFreq+0x10>)
 8008b16:	681b      	ldr	r3, [r3, #0]
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bc80      	pop	{r7}
 8008b1e:	4770      	bx	lr
 8008b20:	20000058 	.word	0x20000058

08008b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008b28:	f7ff fff2 	bl	8008b10 <HAL_RCC_GetHCLKFreq>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	4b05      	ldr	r3, [pc, #20]	@ (8008b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	0a1b      	lsrs	r3, r3, #8
 8008b34:	f003 0307 	and.w	r3, r3, #7
 8008b38:	4903      	ldr	r1, [pc, #12]	@ (8008b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b3a:	5ccb      	ldrb	r3, [r1, r3]
 8008b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	40021000 	.word	0x40021000
 8008b48:	0800f89c 	.word	0x0800f89c

08008b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008b50:	f7ff ffde 	bl	8008b10 <HAL_RCC_GetHCLKFreq>
 8008b54:	4602      	mov	r2, r0
 8008b56:	4b05      	ldr	r3, [pc, #20]	@ (8008b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	0adb      	lsrs	r3, r3, #11
 8008b5c:	f003 0307 	and.w	r3, r3, #7
 8008b60:	4903      	ldr	r1, [pc, #12]	@ (8008b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008b62:	5ccb      	ldrb	r3, [r1, r3]
 8008b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	40021000 	.word	0x40021000
 8008b70:	0800f89c 	.word	0x0800f89c

08008b74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ba8 <RCC_Delay+0x34>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a0a      	ldr	r2, [pc, #40]	@ (8008bac <RCC_Delay+0x38>)
 8008b82:	fba2 2303 	umull	r2, r3, r2, r3
 8008b86:	0a5b      	lsrs	r3, r3, #9
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	fb02 f303 	mul.w	r3, r2, r3
 8008b8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008b90:	bf00      	nop
  }
  while (Delay --);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	1e5a      	subs	r2, r3, #1
 8008b96:	60fa      	str	r2, [r7, #12]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1f9      	bne.n	8008b90 <RCC_Delay+0x1c>
}
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	3714      	adds	r7, #20
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bc80      	pop	{r7}
 8008ba6:	4770      	bx	lr
 8008ba8:	20000058 	.word	0x20000058
 8008bac:	10624dd3 	.word	0x10624dd3

08008bb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b086      	sub	sp, #24
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	613b      	str	r3, [r7, #16]
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f003 0301 	and.w	r3, r3, #1
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d07d      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008bd0:	4b4f      	ldr	r3, [pc, #316]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d10d      	bne.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008bdc:	4b4c      	ldr	r3, [pc, #304]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bde:	69db      	ldr	r3, [r3, #28]
 8008be0:	4a4b      	ldr	r2, [pc, #300]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008be2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008be6:	61d3      	str	r3, [r2, #28]
 8008be8:	4b49      	ldr	r3, [pc, #292]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bea:	69db      	ldr	r3, [r3, #28]
 8008bec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008bf0:	60bb      	str	r3, [r7, #8]
 8008bf2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008bf8:	4b46      	ldr	r3, [pc, #280]	@ (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d118      	bne.n	8008c36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c04:	4b43      	ldr	r3, [pc, #268]	@ (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a42      	ldr	r2, [pc, #264]	@ (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008c0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c10:	f7fc fe28 	bl	8005864 <HAL_GetTick>
 8008c14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c16:	e008      	b.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c18:	f7fc fe24 	bl	8005864 <HAL_GetTick>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	2b64      	cmp	r3, #100	@ 0x64
 8008c24:	d901      	bls.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008c26:	2303      	movs	r3, #3
 8008c28:	e06d      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c2a:	4b3a      	ldr	r3, [pc, #232]	@ (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0f0      	beq.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008c36:	4b36      	ldr	r3, [pc, #216]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d02e      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d027      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008c54:	4b2e      	ldr	r3, [pc, #184]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c56:	6a1b      	ldr	r3, [r3, #32]
 8008c58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8008d18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008c60:	2201      	movs	r2, #1
 8008c62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008c64:	4b2c      	ldr	r3, [pc, #176]	@ (8008d18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008c66:	2200      	movs	r2, #0
 8008c68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008c6a:	4a29      	ldr	r2, [pc, #164]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f003 0301 	and.w	r3, r3, #1
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d014      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c7a:	f7fc fdf3 	bl	8005864 <HAL_GetTick>
 8008c7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c80:	e00a      	b.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c82:	f7fc fdef 	bl	8005864 <HAL_GetTick>
 8008c86:	4602      	mov	r2, r0
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	1ad3      	subs	r3, r2, r3
 8008c8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d901      	bls.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e036      	b.n	8008d06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c98:	4b1d      	ldr	r3, [pc, #116]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c9a:	6a1b      	ldr	r3, [r3, #32]
 8008c9c:	f003 0302 	and.w	r3, r3, #2
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d0ee      	beq.n	8008c82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ca6:	6a1b      	ldr	r3, [r3, #32]
 8008ca8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	4917      	ldr	r1, [pc, #92]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008cb6:	7dfb      	ldrb	r3, [r7, #23]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d105      	bne.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008cbc:	4b14      	ldr	r3, [pc, #80]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cbe:	69db      	ldr	r3, [r3, #28]
 8008cc0:	4a13      	ldr	r2, [pc, #76]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008cc6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f003 0302 	and.w	r3, r3, #2
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d008      	beq.n	8008ce6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	490b      	ldr	r1, [pc, #44]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 0310 	and.w	r3, r3, #16
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d008      	beq.n	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008cf2:	4b07      	ldr	r3, [pc, #28]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	4904      	ldr	r1, [pc, #16]	@ (8008d10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008d00:	4313      	orrs	r3, r2
 8008d02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3718      	adds	r7, #24
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	40021000 	.word	0x40021000
 8008d14:	40007000 	.word	0x40007000
 8008d18:	42420440 	.word	0x42420440

08008d1c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b088      	sub	sp, #32
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008d24:	2300      	movs	r3, #0
 8008d26:	617b      	str	r3, [r7, #20]
 8008d28:	2300      	movs	r3, #0
 8008d2a:	61fb      	str	r3, [r7, #28]
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008d30:	2300      	movs	r3, #0
 8008d32:	60fb      	str	r3, [r7, #12]
 8008d34:	2300      	movs	r3, #0
 8008d36:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2b10      	cmp	r3, #16
 8008d3c:	d00a      	beq.n	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2b10      	cmp	r3, #16
 8008d42:	f200 808a 	bhi.w	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d045      	beq.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2b02      	cmp	r3, #2
 8008d50:	d075      	beq.n	8008e3e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8008d52:	e082      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8008d54:	4b46      	ldr	r3, [pc, #280]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8008d5a:	4b45      	ldr	r3, [pc, #276]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d07b      	beq.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	0c9b      	lsrs	r3, r3, #18
 8008d6a:	f003 030f 	and.w	r3, r3, #15
 8008d6e:	4a41      	ldr	r2, [pc, #260]	@ (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8008d70:	5cd3      	ldrb	r3, [r2, r3]
 8008d72:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d015      	beq.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008d7e:	4b3c      	ldr	r3, [pc, #240]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	0c5b      	lsrs	r3, r3, #17
 8008d84:	f003 0301 	and.w	r3, r3, #1
 8008d88:	4a3b      	ldr	r2, [pc, #236]	@ (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8008d8a:	5cd3      	ldrb	r3, [r2, r3]
 8008d8c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00d      	beq.n	8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8008d98:	4a38      	ldr	r2, [pc, #224]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	fb02 f303 	mul.w	r3, r2, r3
 8008da6:	61fb      	str	r3, [r7, #28]
 8008da8:	e004      	b.n	8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	4a34      	ldr	r2, [pc, #208]	@ (8008e80 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8008dae:	fb02 f303 	mul.w	r3, r2, r3
 8008db2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8008db4:	4b2e      	ldr	r3, [pc, #184]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008dbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008dc0:	d102      	bne.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	61bb      	str	r3, [r7, #24]
      break;
 8008dc6:	e04a      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	005b      	lsls	r3, r3, #1
 8008dcc:	4a2d      	ldr	r2, [pc, #180]	@ (8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8008dce:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd2:	085b      	lsrs	r3, r3, #1
 8008dd4:	61bb      	str	r3, [r7, #24]
      break;
 8008dd6:	e042      	b.n	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8008dd8:	4b25      	ldr	r3, [pc, #148]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008de4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008de8:	d108      	bne.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	f003 0302 	and.w	r3, r3, #2
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d003      	beq.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8008df4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008df8:	61bb      	str	r3, [r7, #24]
 8008dfa:	e01f      	b.n	8008e3c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e06:	d109      	bne.n	8008e1c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008e08:	4b19      	ldr	r3, [pc, #100]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0c:	f003 0302 	and.w	r3, r3, #2
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d003      	beq.n	8008e1c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8008e14:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8008e18:	61bb      	str	r3, [r7, #24]
 8008e1a:	e00f      	b.n	8008e3c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e26:	d11c      	bne.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8008e28:	4b11      	ldr	r3, [pc, #68]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d016      	beq.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8008e34:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8008e38:	61bb      	str	r3, [r7, #24]
      break;
 8008e3a:	e012      	b.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8008e3c:	e011      	b.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008e3e:	f7ff fe85 	bl	8008b4c <HAL_RCC_GetPCLK2Freq>
 8008e42:	4602      	mov	r2, r0
 8008e44:	4b0a      	ldr	r3, [pc, #40]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	0b9b      	lsrs	r3, r3, #14
 8008e4a:	f003 0303 	and.w	r3, r3, #3
 8008e4e:	3301      	adds	r3, #1
 8008e50:	005b      	lsls	r3, r3, #1
 8008e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e56:	61bb      	str	r3, [r7, #24]
      break;
 8008e58:	e004      	b.n	8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8008e5a:	bf00      	nop
 8008e5c:	e002      	b.n	8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8008e5e:	bf00      	nop
 8008e60:	e000      	b.n	8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8008e62:	bf00      	nop
    }
  }
  return (frequency);
 8008e64:	69bb      	ldr	r3, [r7, #24]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3720      	adds	r7, #32
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	40021000 	.word	0x40021000
 8008e74:	0800f8b8 	.word	0x0800f8b8
 8008e78:	0800f8c8 	.word	0x0800f8c8
 8008e7c:	007a1200 	.word	0x007a1200
 8008e80:	003d0900 	.word	0x003d0900
 8008e84:	aaaaaaab 	.word	0xaaaaaaab

08008e88 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008e90:	2300      	movs	r3, #0
 8008e92:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d101      	bne.n	8008e9e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e07a      	b.n	8008f94 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	7c5b      	ldrb	r3, [r3, #17]
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d105      	bne.n	8008eb4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f7fc fa50 	bl	8005354 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2202      	movs	r2, #2
 8008eb8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 fb78 	bl	80095b0 <HAL_RTC_WaitForSynchro>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d004      	beq.n	8008ed0 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2204      	movs	r2, #4
 8008eca:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e061      	b.n	8008f94 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fc31 	bl	8009738 <RTC_EnterInitMode>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d004      	beq.n	8008ee6 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2204      	movs	r2, #4
 8008ee0:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e056      	b.n	8008f94 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	685a      	ldr	r2, [r3, #4]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f022 0207 	bic.w	r2, r2, #7
 8008ef4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d005      	beq.n	8008f0a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8008efe:	4b27      	ldr	r3, [pc, #156]	@ (8008f9c <HAL_RTC_Init+0x114>)
 8008f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f02:	4a26      	ldr	r2, [pc, #152]	@ (8008f9c <HAL_RTC_Init+0x114>)
 8008f04:	f023 0301 	bic.w	r3, r3, #1
 8008f08:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8008f0a:	4b24      	ldr	r3, [pc, #144]	@ (8008f9c <HAL_RTC_Init+0x114>)
 8008f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0e:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	4921      	ldr	r1, [pc, #132]	@ (8008f9c <HAL_RTC_Init+0x114>)
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f24:	d003      	beq.n	8008f2e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	60fb      	str	r3, [r7, #12]
 8008f2c:	e00e      	b.n	8008f4c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8008f2e:	2001      	movs	r0, #1
 8008f30:	f7ff fef4 	bl	8008d1c <HAL_RCCEx_GetPeriphCLKFreq>
 8008f34:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d104      	bne.n	8008f46 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2204      	movs	r2, #4
 8008f40:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8008f42:	2301      	movs	r3, #1
 8008f44:	e026      	b.n	8008f94 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	0c1a      	lsrs	r2, r3, #16
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f002 020f 	and.w	r2, r2, #15
 8008f58:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	b292      	uxth	r2, r2
 8008f62:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 fc0f 	bl	8009788 <RTC_ExitInitMode>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d004      	beq.n	8008f7a <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2204      	movs	r2, #4
 8008f74:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	e00c      	b.n	8008f94 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2201      	movs	r2, #1
 8008f90:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8008f92:	2300      	movs	r3, #0
  }
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3710      	adds	r7, #16
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}
 8008f9c:	40006c00 	.word	0x40006c00

08008fa0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008fa0:	b590      	push	{r4, r7, lr}
 8008fa2:	b087      	sub	sp, #28
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8008fac:	2300      	movs	r3, #0
 8008fae:	617b      	str	r3, [r7, #20]
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <HAL_RTC_SetTime+0x20>
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e080      	b.n	80090c6 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	7c1b      	ldrb	r3, [r3, #16]
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d101      	bne.n	8008fd0 <HAL_RTC_SetTime+0x30>
 8008fcc:	2302      	movs	r3, #2
 8008fce:	e07a      	b.n	80090c6 <HAL_RTC_SetTime+0x126>
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2202      	movs	r2, #2
 8008fda:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d113      	bne.n	800900a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8008fec:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	785b      	ldrb	r3, [r3, #1]
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	460b      	mov	r3, r1
 8008ff8:	011b      	lsls	r3, r3, #4
 8008ffa:	1a5b      	subs	r3, r3, r1
 8008ffc:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008ffe:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009004:	4413      	add	r3, r2
 8009006:	617b      	str	r3, [r7, #20]
 8009008:	e01e      	b.n	8009048 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	4618      	mov	r0, r3
 8009010:	f000 fbff 	bl	8009812 <RTC_Bcd2ToByte>
 8009014:	4603      	mov	r3, r0
 8009016:	461a      	mov	r2, r3
 8009018:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800901c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	785b      	ldrb	r3, [r3, #1]
 8009024:	4618      	mov	r0, r3
 8009026:	f000 fbf4 	bl	8009812 <RTC_Bcd2ToByte>
 800902a:	4603      	mov	r3, r0
 800902c:	461a      	mov	r2, r3
 800902e:	4613      	mov	r3, r2
 8009030:	011b      	lsls	r3, r3, #4
 8009032:	1a9b      	subs	r3, r3, r2
 8009034:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009036:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	789b      	ldrb	r3, [r3, #2]
 800903c:	4618      	mov	r0, r3
 800903e:	f000 fbe8 	bl	8009812 <RTC_Bcd2ToByte>
 8009042:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009044:	4423      	add	r3, r4
 8009046:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009048:	6979      	ldr	r1, [r7, #20]
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f000 fb0d 	bl	800966a <RTC_WriteTimeCounter>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d007      	beq.n	8009066 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2204      	movs	r2, #4
 800905a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2200      	movs	r2, #0
 8009060:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8009062:	2301      	movs	r3, #1
 8009064:	e02f      	b.n	80090c6 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	685a      	ldr	r2, [r3, #4]
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f022 0205 	bic.w	r2, r2, #5
 8009074:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009076:	68f8      	ldr	r0, [r7, #12]
 8009078:	f000 fb1e 	bl	80096b8 <RTC_ReadAlarmCounter>
 800907c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009084:	d018      	beq.n	80090b8 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8009086:	693a      	ldr	r2, [r7, #16]
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	429a      	cmp	r2, r3
 800908c:	d214      	bcs.n	80090b8 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8009094:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8009098:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800909a:	6939      	ldr	r1, [r7, #16]
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 fb24 	bl	80096ea <RTC_WriteAlarmCounter>
 80090a2:	4603      	mov	r3, r0
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d007      	beq.n	80090b8 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2204      	movs	r2, #4
 80090ac:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2200      	movs	r2, #0
 80090b2:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	e006      	b.n	80090c6 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2201      	movs	r2, #1
 80090bc:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2200      	movs	r2, #0
 80090c2:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80090c4:	2300      	movs	r3, #0
  }
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	371c      	adds	r7, #28
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd90      	pop	{r4, r7, pc}
	...

080090d0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b088      	sub	sp, #32
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80090dc:	2300      	movs	r3, #0
 80090de:	61bb      	str	r3, [r7, #24]
 80090e0:	2300      	movs	r3, #0
 80090e2:	61fb      	str	r3, [r7, #28]
 80090e4:	2300      	movs	r3, #0
 80090e6:	617b      	str	r3, [r7, #20]
 80090e8:	2300      	movs	r3, #0
 80090ea:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d002      	beq.n	80090f8 <HAL_RTC_GetTime+0x28>
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d101      	bne.n	80090fc <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e0b5      	b.n	8009268 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	f003 0304 	and.w	r3, r3, #4
 8009106:	2b00      	cmp	r3, #0
 8009108:	d001      	beq.n	800910e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800910a:	2301      	movs	r3, #1
 800910c:	e0ac      	b.n	8009268 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f000 fa7b 	bl	800960a <RTC_ReadTimeCounter>
 8009114:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	4a55      	ldr	r2, [pc, #340]	@ (8009270 <HAL_RTC_GetTime+0x1a0>)
 800911a:	fba2 2303 	umull	r2, r3, r2, r3
 800911e:	0adb      	lsrs	r3, r3, #11
 8009120:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8009122:	69ba      	ldr	r2, [r7, #24]
 8009124:	4b52      	ldr	r3, [pc, #328]	@ (8009270 <HAL_RTC_GetTime+0x1a0>)
 8009126:	fba3 1302 	umull	r1, r3, r3, r2
 800912a:	0adb      	lsrs	r3, r3, #11
 800912c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009130:	fb01 f303 	mul.w	r3, r1, r3
 8009134:	1ad3      	subs	r3, r2, r3
 8009136:	4a4f      	ldr	r2, [pc, #316]	@ (8009274 <HAL_RTC_GetTime+0x1a4>)
 8009138:	fba2 2303 	umull	r2, r3, r2, r3
 800913c:	095b      	lsrs	r3, r3, #5
 800913e:	b2da      	uxtb	r2, r3
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8009144:	69bb      	ldr	r3, [r7, #24]
 8009146:	4a4a      	ldr	r2, [pc, #296]	@ (8009270 <HAL_RTC_GetTime+0x1a0>)
 8009148:	fba2 1203 	umull	r1, r2, r2, r3
 800914c:	0ad2      	lsrs	r2, r2, #11
 800914e:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009152:	fb01 f202 	mul.w	r2, r1, r2
 8009156:	1a9a      	subs	r2, r3, r2
 8009158:	4b46      	ldr	r3, [pc, #280]	@ (8009274 <HAL_RTC_GetTime+0x1a4>)
 800915a:	fba3 1302 	umull	r1, r3, r3, r2
 800915e:	0959      	lsrs	r1, r3, #5
 8009160:	460b      	mov	r3, r1
 8009162:	011b      	lsls	r3, r3, #4
 8009164:	1a5b      	subs	r3, r3, r1
 8009166:	009b      	lsls	r3, r3, #2
 8009168:	1ad1      	subs	r1, r2, r3
 800916a:	b2ca      	uxtb	r2, r1
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	2b17      	cmp	r3, #23
 8009174:	d955      	bls.n	8009222 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	4a3f      	ldr	r2, [pc, #252]	@ (8009278 <HAL_RTC_GetTime+0x1a8>)
 800917a:	fba2 2303 	umull	r2, r3, r2, r3
 800917e:	091b      	lsrs	r3, r3, #4
 8009180:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8009182:	6939      	ldr	r1, [r7, #16]
 8009184:	4b3c      	ldr	r3, [pc, #240]	@ (8009278 <HAL_RTC_GetTime+0x1a8>)
 8009186:	fba3 2301 	umull	r2, r3, r3, r1
 800918a:	091a      	lsrs	r2, r3, #4
 800918c:	4613      	mov	r3, r2
 800918e:	005b      	lsls	r3, r3, #1
 8009190:	4413      	add	r3, r2
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	1aca      	subs	r2, r1, r3
 8009196:	b2d2      	uxtb	r2, r2
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f000 fa8b 	bl	80096b8 <RTC_ReadAlarmCounter>
 80091a2:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80091a4:	69fb      	ldr	r3, [r7, #28]
 80091a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091aa:	d008      	beq.n	80091be <HAL_RTC_GetTime+0xee>
 80091ac:	69fa      	ldr	r2, [r7, #28]
 80091ae:	69bb      	ldr	r3, [r7, #24]
 80091b0:	429a      	cmp	r2, r3
 80091b2:	d904      	bls.n	80091be <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80091b4:	69fa      	ldr	r2, [r7, #28]
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	1ad3      	subs	r3, r2, r3
 80091ba:	61fb      	str	r3, [r7, #28]
 80091bc:	e002      	b.n	80091c4 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80091be:	f04f 33ff 	mov.w	r3, #4294967295
 80091c2:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	4a2d      	ldr	r2, [pc, #180]	@ (800927c <HAL_RTC_GetTime+0x1ac>)
 80091c8:	fb02 f303 	mul.w	r3, r2, r3
 80091cc:	69ba      	ldr	r2, [r7, #24]
 80091ce:	1ad3      	subs	r3, r2, r3
 80091d0:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80091d2:	69b9      	ldr	r1, [r7, #24]
 80091d4:	68f8      	ldr	r0, [r7, #12]
 80091d6:	f000 fa48 	bl	800966a <RTC_WriteTimeCounter>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d001      	beq.n	80091e4 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	e041      	b.n	8009268 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80091e4:	69fb      	ldr	r3, [r7, #28]
 80091e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ea:	d00c      	beq.n	8009206 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80091ec:	69fa      	ldr	r2, [r7, #28]
 80091ee:	69bb      	ldr	r3, [r7, #24]
 80091f0:	4413      	add	r3, r2
 80091f2:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80091f4:	69f9      	ldr	r1, [r7, #28]
 80091f6:	68f8      	ldr	r0, [r7, #12]
 80091f8:	f000 fa77 	bl	80096ea <RTC_WriteAlarmCounter>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00a      	beq.n	8009218 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e030      	b.n	8009268 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009206:	69f9      	ldr	r1, [r7, #28]
 8009208:	68f8      	ldr	r0, [r7, #12]
 800920a:	f000 fa6e 	bl	80096ea <RTC_WriteAlarmCounter>
 800920e:	4603      	mov	r3, r0
 8009210:	2b00      	cmp	r3, #0
 8009212:	d001      	beq.n	8009218 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8009214:	2301      	movs	r3, #1
 8009216:	e027      	b.n	8009268 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8009218:	6979      	ldr	r1, [r7, #20]
 800921a:	68f8      	ldr	r0, [r7, #12]
 800921c:	f000 fb16 	bl	800984c <RTC_DateUpdate>
 8009220:	e003      	b.n	800922a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	b2da      	uxtb	r2, r3
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d01a      	beq.n	8009266 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	781b      	ldrb	r3, [r3, #0]
 8009234:	4618      	mov	r0, r3
 8009236:	f000 facf 	bl	80097d8 <RTC_ByteToBcd2>
 800923a:	4603      	mov	r3, r0
 800923c:	461a      	mov	r2, r3
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	785b      	ldrb	r3, [r3, #1]
 8009246:	4618      	mov	r0, r3
 8009248:	f000 fac6 	bl	80097d8 <RTC_ByteToBcd2>
 800924c:	4603      	mov	r3, r0
 800924e:	461a      	mov	r2, r3
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	789b      	ldrb	r3, [r3, #2]
 8009258:	4618      	mov	r0, r3
 800925a:	f000 fabd 	bl	80097d8 <RTC_ByteToBcd2>
 800925e:	4603      	mov	r3, r0
 8009260:	461a      	mov	r2, r3
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3720      	adds	r7, #32
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	91a2b3c5 	.word	0x91a2b3c5
 8009274:	88888889 	.word	0x88888889
 8009278:	aaaaaaab 	.word	0xaaaaaaab
 800927c:	00015180 	.word	0x00015180

08009280 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b088      	sub	sp, #32
 8009284:	af00      	add	r7, sp, #0
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	60b9      	str	r1, [r7, #8]
 800928a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800928c:	2300      	movs	r3, #0
 800928e:	61fb      	str	r3, [r7, #28]
 8009290:	2300      	movs	r3, #0
 8009292:	61bb      	str	r3, [r7, #24]
 8009294:	2300      	movs	r3, #0
 8009296:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d002      	beq.n	80092a4 <HAL_RTC_SetDate+0x24>
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d101      	bne.n	80092a8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	e097      	b.n	80093d8 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	7c1b      	ldrb	r3, [r3, #16]
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d101      	bne.n	80092b4 <HAL_RTC_SetDate+0x34>
 80092b0:	2302      	movs	r3, #2
 80092b2:	e091      	b.n	80093d8 <HAL_RTC_SetDate+0x158>
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2201      	movs	r2, #1
 80092b8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2202      	movs	r2, #2
 80092be:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d10c      	bne.n	80092e0 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	78da      	ldrb	r2, [r3, #3]
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	785a      	ldrb	r2, [r3, #1]
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	789a      	ldrb	r2, [r3, #2]
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	739a      	strb	r2, [r3, #14]
 80092de:	e01a      	b.n	8009316 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	78db      	ldrb	r3, [r3, #3]
 80092e4:	4618      	mov	r0, r3
 80092e6:	f000 fa94 	bl	8009812 <RTC_Bcd2ToByte>
 80092ea:	4603      	mov	r3, r0
 80092ec:	461a      	mov	r2, r3
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	785b      	ldrb	r3, [r3, #1]
 80092f6:	4618      	mov	r0, r3
 80092f8:	f000 fa8b 	bl	8009812 <RTC_Bcd2ToByte>
 80092fc:	4603      	mov	r3, r0
 80092fe:	461a      	mov	r2, r3
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	789b      	ldrb	r3, [r3, #2]
 8009308:	4618      	mov	r0, r3
 800930a:	f000 fa82 	bl	8009812 <RTC_Bcd2ToByte>
 800930e:	4603      	mov	r3, r0
 8009310:	461a      	mov	r2, r3
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	7bdb      	ldrb	r3, [r3, #15]
 800931a:	4618      	mov	r0, r3
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	7b59      	ldrb	r1, [r3, #13]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	7b9b      	ldrb	r3, [r3, #14]
 8009324:	461a      	mov	r2, r3
 8009326:	f000 fb6d 	bl	8009a04 <RTC_WeekDayNum>
 800932a:	4603      	mov	r3, r0
 800932c:	461a      	mov	r2, r3
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	7b1a      	ldrb	r2, [r3, #12]
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800933a:	68f8      	ldr	r0, [r7, #12]
 800933c:	f000 f965 	bl	800960a <RTC_ReadTimeCounter>
 8009340:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8009342:	69fb      	ldr	r3, [r7, #28]
 8009344:	4a26      	ldr	r2, [pc, #152]	@ (80093e0 <HAL_RTC_SetDate+0x160>)
 8009346:	fba2 2303 	umull	r2, r3, r2, r3
 800934a:	0adb      	lsrs	r3, r3, #11
 800934c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	2b18      	cmp	r3, #24
 8009352:	d93a      	bls.n	80093ca <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	4a23      	ldr	r2, [pc, #140]	@ (80093e4 <HAL_RTC_SetDate+0x164>)
 8009358:	fba2 2303 	umull	r2, r3, r2, r3
 800935c:	091b      	lsrs	r3, r3, #4
 800935e:	4a22      	ldr	r2, [pc, #136]	@ (80093e8 <HAL_RTC_SetDate+0x168>)
 8009360:	fb02 f303 	mul.w	r3, r2, r3
 8009364:	69fa      	ldr	r2, [r7, #28]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800936a:	69f9      	ldr	r1, [r7, #28]
 800936c:	68f8      	ldr	r0, [r7, #12]
 800936e:	f000 f97c 	bl	800966a <RTC_WriteTimeCounter>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d007      	beq.n	8009388 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2204      	movs	r2, #4
 800937c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2200      	movs	r2, #0
 8009382:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8009384:	2301      	movs	r3, #1
 8009386:	e027      	b.n	80093d8 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009388:	68f8      	ldr	r0, [r7, #12]
 800938a:	f000 f995 	bl	80096b8 <RTC_ReadAlarmCounter>
 800938e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009390:	69bb      	ldr	r3, [r7, #24]
 8009392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009396:	d018      	beq.n	80093ca <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8009398:	69ba      	ldr	r2, [r7, #24]
 800939a:	69fb      	ldr	r3, [r7, #28]
 800939c:	429a      	cmp	r2, r3
 800939e:	d214      	bcs.n	80093ca <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80093a6:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80093aa:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80093ac:	69b9      	ldr	r1, [r7, #24]
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f000 f99b 	bl	80096ea <RTC_WriteAlarmCounter>
 80093b4:	4603      	mov	r3, r0
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d007      	beq.n	80093ca <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2204      	movs	r2, #4
 80093be:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	2200      	movs	r2, #0
 80093c4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	e006      	b.n	80093d8 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2201      	movs	r2, #1
 80093ce:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2200      	movs	r2, #0
 80093d4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80093d6:	2300      	movs	r3, #0
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3720      	adds	r7, #32
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	91a2b3c5 	.word	0x91a2b3c5
 80093e4:	aaaaaaab 	.word	0xaaaaaaab
 80093e8:	00015180 	.word	0x00015180

080093ec <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80093ec:	b590      	push	{r4, r7, lr}
 80093ee:	b089      	sub	sp, #36	@ 0x24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 80093f8:	2300      	movs	r3, #0
 80093fa:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 80093fc:	f107 0314 	add.w	r3, r7, #20
 8009400:	2100      	movs	r1, #0
 8009402:	460a      	mov	r2, r1
 8009404:	801a      	strh	r2, [r3, #0]
 8009406:	460a      	mov	r2, r1
 8009408:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d002      	beq.n	8009416 <HAL_RTC_SetAlarm_IT+0x2a>
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e099      	b.n	800954e <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	7c1b      	ldrb	r3, [r3, #16]
 800941e:	2b01      	cmp	r3, #1
 8009420:	d101      	bne.n	8009426 <HAL_RTC_SetAlarm_IT+0x3a>
 8009422:	2302      	movs	r3, #2
 8009424:	e093      	b.n	800954e <HAL_RTC_SetAlarm_IT+0x162>
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2201      	movs	r2, #1
 800942a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2202      	movs	r2, #2
 8009430:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8009432:	f107 0314 	add.w	r3, r7, #20
 8009436:	2200      	movs	r2, #0
 8009438:	4619      	mov	r1, r3
 800943a:	68f8      	ldr	r0, [r7, #12]
 800943c:	f7ff fe48 	bl	80090d0 <HAL_RTC_GetTime>
 8009440:	4603      	mov	r3, r0
 8009442:	2b00      	cmp	r3, #0
 8009444:	d001      	beq.n	800944a <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8009446:	2301      	movs	r3, #1
 8009448:	e081      	b.n	800954e <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800944a:	7d3b      	ldrb	r3, [r7, #20]
 800944c:	461a      	mov	r2, r3
 800944e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009452:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8009456:	7d7b      	ldrb	r3, [r7, #21]
 8009458:	4619      	mov	r1, r3
 800945a:	460b      	mov	r3, r1
 800945c:	011b      	lsls	r3, r3, #4
 800945e:	1a5b      	subs	r3, r3, r1
 8009460:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009462:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8009464:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009466:	4413      	add	r3, r2
 8009468:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d113      	bne.n	8009498 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	461a      	mov	r2, r3
 8009476:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800947a:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	785b      	ldrb	r3, [r3, #1]
 8009482:	4619      	mov	r1, r3
 8009484:	460b      	mov	r3, r1
 8009486:	011b      	lsls	r3, r3, #4
 8009488:	1a5b      	subs	r3, r3, r1
 800948a:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800948c:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 800948e:	68ba      	ldr	r2, [r7, #8]
 8009490:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009492:	4413      	add	r3, r2
 8009494:	61fb      	str	r3, [r7, #28]
 8009496:	e01e      	b.n	80094d6 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	4618      	mov	r0, r3
 800949e:	f000 f9b8 	bl	8009812 <RTC_Bcd2ToByte>
 80094a2:	4603      	mov	r3, r0
 80094a4:	461a      	mov	r2, r3
 80094a6:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80094aa:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	785b      	ldrb	r3, [r3, #1]
 80094b2:	4618      	mov	r0, r3
 80094b4:	f000 f9ad 	bl	8009812 <RTC_Bcd2ToByte>
 80094b8:	4603      	mov	r3, r0
 80094ba:	461a      	mov	r2, r3
 80094bc:	4613      	mov	r3, r2
 80094be:	011b      	lsls	r3, r3, #4
 80094c0:	1a9b      	subs	r3, r3, r2
 80094c2:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80094c4:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	789b      	ldrb	r3, [r3, #2]
 80094ca:	4618      	mov	r0, r3
 80094cc:	f000 f9a1 	bl	8009812 <RTC_Bcd2ToByte>
 80094d0:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80094d2:	4423      	add	r3, r4
 80094d4:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 80094d6:	69fa      	ldr	r2, [r7, #28]
 80094d8:	69bb      	ldr	r3, [r7, #24]
 80094da:	429a      	cmp	r2, r3
 80094dc:	d205      	bcs.n	80094ea <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80094e4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80094e8:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80094ea:	69f9      	ldr	r1, [r7, #28]
 80094ec:	68f8      	ldr	r0, [r7, #12]
 80094ee:	f000 f8fc 	bl	80096ea <RTC_WriteAlarmCounter>
 80094f2:	4603      	mov	r3, r0
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d007      	beq.n	8009508 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2204      	movs	r2, #4
 80094fc:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	e022      	b.n	800954e <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	685a      	ldr	r2, [r3, #4]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f022 0202 	bic.w	r2, r2, #2
 8009516:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f042 0202 	orr.w	r2, r2, #2
 8009526:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8009528:	4b0b      	ldr	r3, [pc, #44]	@ (8009558 <HAL_RTC_SetAlarm_IT+0x16c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a0a      	ldr	r2, [pc, #40]	@ (8009558 <HAL_RTC_SetAlarm_IT+0x16c>)
 800952e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009532:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8009534:	4b08      	ldr	r3, [pc, #32]	@ (8009558 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	4a07      	ldr	r2, [pc, #28]	@ (8009558 <HAL_RTC_SetAlarm_IT+0x16c>)
 800953a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800953e:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2201      	movs	r2, #1
 8009544:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2200      	movs	r2, #0
 800954a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800954c:	2300      	movs	r3, #0
  }
}
 800954e:	4618      	mov	r0, r3
 8009550:	3724      	adds	r7, #36	@ 0x24
 8009552:	46bd      	mov	sp, r7
 8009554:	bd90      	pop	{r4, r7, pc}
 8009556:	bf00      	nop
 8009558:	40010400 	.word	0x40010400

0800955c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b082      	sub	sp, #8
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f003 0302 	and.w	r3, r3, #2
 800956e:	2b00      	cmp	r3, #0
 8009570:	d011      	beq.n	8009596 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	f003 0302 	and.w	r3, r3, #2
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00a      	beq.n	8009596 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f7fb fda1 	bl	80050c8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	685a      	ldr	r2, [r3, #4]
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f022 0202 	bic.w	r2, r2, #2
 8009594:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8009596:	4b05      	ldr	r3, [pc, #20]	@ (80095ac <HAL_RTC_AlarmIRQHandler+0x50>)
 8009598:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800959c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	745a      	strb	r2, [r3, #17]
}
 80095a4:	bf00      	nop
 80095a6:	3708      	adds	r7, #8
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	40010400 	.word	0x40010400

080095b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80095b8:	2300      	movs	r3, #0
 80095ba:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d101      	bne.n	80095c6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e01d      	b.n	8009602 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	685a      	ldr	r2, [r3, #4]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f022 0208 	bic.w	r2, r2, #8
 80095d4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80095d6:	f7fc f945 	bl	8005864 <HAL_GetTick>
 80095da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80095dc:	e009      	b.n	80095f2 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80095de:	f7fc f941 	bl	8005864 <HAL_GetTick>
 80095e2:	4602      	mov	r2, r0
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	1ad3      	subs	r3, r2, r3
 80095e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095ec:	d901      	bls.n	80095f2 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80095ee:	2303      	movs	r3, #3
 80095f0:	e007      	b.n	8009602 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	f003 0308 	and.w	r3, r3, #8
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d0ee      	beq.n	80095de <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8009600:	2300      	movs	r3, #0
}
 8009602:	4618      	mov	r0, r3
 8009604:	3710      	adds	r7, #16
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800960a:	b480      	push	{r7}
 800960c:	b087      	sub	sp, #28
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8009612:	2300      	movs	r3, #0
 8009614:	827b      	strh	r3, [r7, #18]
 8009616:	2300      	movs	r3, #0
 8009618:	823b      	strh	r3, [r7, #16]
 800961a:	2300      	movs	r3, #0
 800961c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800961e:	2300      	movs	r3, #0
 8009620:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	699b      	ldr	r3, [r3, #24]
 8009628:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	69db      	ldr	r3, [r3, #28]
 8009630:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	699b      	ldr	r3, [r3, #24]
 8009638:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800963a:	8a7a      	ldrh	r2, [r7, #18]
 800963c:	8a3b      	ldrh	r3, [r7, #16]
 800963e:	429a      	cmp	r2, r3
 8009640:	d008      	beq.n	8009654 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8009642:	8a3b      	ldrh	r3, [r7, #16]
 8009644:	041a      	lsls	r2, r3, #16
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	69db      	ldr	r3, [r3, #28]
 800964c:	b29b      	uxth	r3, r3
 800964e:	4313      	orrs	r3, r2
 8009650:	617b      	str	r3, [r7, #20]
 8009652:	e004      	b.n	800965e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8009654:	8a7b      	ldrh	r3, [r7, #18]
 8009656:	041a      	lsls	r2, r3, #16
 8009658:	89fb      	ldrh	r3, [r7, #14]
 800965a:	4313      	orrs	r3, r2
 800965c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800965e:	697b      	ldr	r3, [r7, #20]
}
 8009660:	4618      	mov	r0, r3
 8009662:	371c      	adds	r7, #28
 8009664:	46bd      	mov	sp, r7
 8009666:	bc80      	pop	{r7}
 8009668:	4770      	bx	lr

0800966a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800966a:	b580      	push	{r7, lr}
 800966c:	b084      	sub	sp, #16
 800966e:	af00      	add	r7, sp, #0
 8009670:	6078      	str	r0, [r7, #4]
 8009672:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009674:	2300      	movs	r3, #0
 8009676:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f000 f85d 	bl	8009738 <RTC_EnterInitMode>
 800967e:	4603      	mov	r3, r0
 8009680:	2b00      	cmp	r3, #0
 8009682:	d002      	beq.n	800968a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8009684:	2301      	movs	r3, #1
 8009686:	73fb      	strb	r3, [r7, #15]
 8009688:	e011      	b.n	80096ae <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	683a      	ldr	r2, [r7, #0]
 8009690:	0c12      	lsrs	r2, r2, #16
 8009692:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	683a      	ldr	r2, [r7, #0]
 800969a:	b292      	uxth	r2, r2
 800969c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 f872 	bl	8009788 <RTC_ExitInitMode>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80096ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3710      	adds	r7, #16
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80096b8:	b480      	push	{r7}
 80096ba:	b085      	sub	sp, #20
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80096c0:	2300      	movs	r3, #0
 80096c2:	81fb      	strh	r3, [r7, #14]
 80096c4:	2300      	movs	r3, #0
 80096c6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	6a1b      	ldr	r3, [r3, #32]
 80096ce:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80096d8:	89fb      	ldrh	r3, [r7, #14]
 80096da:	041a      	lsls	r2, r3, #16
 80096dc:	89bb      	ldrh	r3, [r7, #12]
 80096de:	4313      	orrs	r3, r2
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3714      	adds	r7, #20
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bc80      	pop	{r7}
 80096e8:	4770      	bx	lr

080096ea <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b084      	sub	sp, #16
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
 80096f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096f4:	2300      	movs	r3, #0
 80096f6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 f81d 	bl	8009738 <RTC_EnterInitMode>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d002      	beq.n	800970a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8009704:	2301      	movs	r3, #1
 8009706:	73fb      	strb	r3, [r7, #15]
 8009708:	e011      	b.n	800972e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	683a      	ldr	r2, [r7, #0]
 8009710:	0c12      	lsrs	r2, r2, #16
 8009712:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	b292      	uxth	r2, r2
 800971c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 f832 	bl	8009788 <RTC_ExitInitMode>
 8009724:	4603      	mov	r3, r0
 8009726:	2b00      	cmp	r3, #0
 8009728:	d001      	beq.n	800972e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800972a:	2301      	movs	r3, #1
 800972c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800972e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009730:	4618      	mov	r0, r3
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009740:	2300      	movs	r3, #0
 8009742:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8009744:	f7fc f88e 	bl	8005864 <HAL_GetTick>
 8009748:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800974a:	e009      	b.n	8009760 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800974c:	f7fc f88a 	bl	8005864 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800975a:	d901      	bls.n	8009760 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800975c:	2303      	movs	r3, #3
 800975e:	e00f      	b.n	8009780 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	f003 0320 	and.w	r3, r3, #32
 800976a:	2b00      	cmp	r3, #0
 800976c:	d0ee      	beq.n	800974c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	685a      	ldr	r2, [r3, #4]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f042 0210 	orr.w	r2, r2, #16
 800977c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009790:	2300      	movs	r3, #0
 8009792:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	685a      	ldr	r2, [r3, #4]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f022 0210 	bic.w	r2, r2, #16
 80097a2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80097a4:	f7fc f85e 	bl	8005864 <HAL_GetTick>
 80097a8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80097aa:	e009      	b.n	80097c0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80097ac:	f7fc f85a 	bl	8005864 <HAL_GetTick>
 80097b0:	4602      	mov	r2, r0
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	1ad3      	subs	r3, r2, r3
 80097b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80097ba:	d901      	bls.n	80097c0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80097bc:	2303      	movs	r3, #3
 80097be:	e007      	b.n	80097d0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	f003 0320 	and.w	r3, r3, #32
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d0ee      	beq.n	80097ac <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80097ce:	2300      	movs	r3, #0
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3710      	adds	r7, #16
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	4603      	mov	r3, r0
 80097e0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80097e2:	2300      	movs	r3, #0
 80097e4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80097e6:	e005      	b.n	80097f4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	3301      	adds	r3, #1
 80097ec:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80097ee:	79fb      	ldrb	r3, [r7, #7]
 80097f0:	3b0a      	subs	r3, #10
 80097f2:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80097f4:	79fb      	ldrb	r3, [r7, #7]
 80097f6:	2b09      	cmp	r3, #9
 80097f8:	d8f6      	bhi.n	80097e8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	011b      	lsls	r3, r3, #4
 8009800:	b2da      	uxtb	r2, r3
 8009802:	79fb      	ldrb	r3, [r7, #7]
 8009804:	4313      	orrs	r3, r2
 8009806:	b2db      	uxtb	r3, r3
}
 8009808:	4618      	mov	r0, r3
 800980a:	3714      	adds	r7, #20
 800980c:	46bd      	mov	sp, r7
 800980e:	bc80      	pop	{r7}
 8009810:	4770      	bx	lr

08009812 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009812:	b480      	push	{r7}
 8009814:	b085      	sub	sp, #20
 8009816:	af00      	add	r7, sp, #0
 8009818:	4603      	mov	r3, r0
 800981a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800981c:	2300      	movs	r3, #0
 800981e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8009820:	79fb      	ldrb	r3, [r7, #7]
 8009822:	091b      	lsrs	r3, r3, #4
 8009824:	b2db      	uxtb	r3, r3
 8009826:	461a      	mov	r2, r3
 8009828:	4613      	mov	r3, r2
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	4413      	add	r3, r2
 800982e:	005b      	lsls	r3, r3, #1
 8009830:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8009832:	79fb      	ldrb	r3, [r7, #7]
 8009834:	f003 030f 	and.w	r3, r3, #15
 8009838:	b2da      	uxtb	r2, r3
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	b2db      	uxtb	r3, r3
 800983e:	4413      	add	r3, r2
 8009840:	b2db      	uxtb	r3, r3
}
 8009842:	4618      	mov	r0, r3
 8009844:	3714      	adds	r7, #20
 8009846:	46bd      	mov	sp, r7
 8009848:	bc80      	pop	{r7}
 800984a:	4770      	bx	lr

0800984c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b086      	sub	sp, #24
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8009856:	2300      	movs	r3, #0
 8009858:	617b      	str	r3, [r7, #20]
 800985a:	2300      	movs	r3, #0
 800985c:	613b      	str	r3, [r7, #16]
 800985e:	2300      	movs	r3, #0
 8009860:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8009862:	2300      	movs	r3, #0
 8009864:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	7bdb      	ldrb	r3, [r3, #15]
 800986a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	7b5b      	ldrb	r3, [r3, #13]
 8009870:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	7b9b      	ldrb	r3, [r3, #14]
 8009876:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8009878:	2300      	movs	r3, #0
 800987a:	60bb      	str	r3, [r7, #8]
 800987c:	e06f      	b.n	800995e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800987e:	693b      	ldr	r3, [r7, #16]
 8009880:	2b01      	cmp	r3, #1
 8009882:	d011      	beq.n	80098a8 <RTC_DateUpdate+0x5c>
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	2b03      	cmp	r3, #3
 8009888:	d00e      	beq.n	80098a8 <RTC_DateUpdate+0x5c>
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	2b05      	cmp	r3, #5
 800988e:	d00b      	beq.n	80098a8 <RTC_DateUpdate+0x5c>
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	2b07      	cmp	r3, #7
 8009894:	d008      	beq.n	80098a8 <RTC_DateUpdate+0x5c>
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	2b08      	cmp	r3, #8
 800989a:	d005      	beq.n	80098a8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800989c:	693b      	ldr	r3, [r7, #16]
 800989e:	2b0a      	cmp	r3, #10
 80098a0:	d002      	beq.n	80098a8 <RTC_DateUpdate+0x5c>
 80098a2:	693b      	ldr	r3, [r7, #16]
 80098a4:	2b0c      	cmp	r3, #12
 80098a6:	d117      	bne.n	80098d8 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2b1e      	cmp	r3, #30
 80098ac:	d803      	bhi.n	80098b6 <RTC_DateUpdate+0x6a>
      {
        day++;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	3301      	adds	r3, #1
 80098b2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80098b4:	e050      	b.n	8009958 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	2b0c      	cmp	r3, #12
 80098ba:	d005      	beq.n	80098c8 <RTC_DateUpdate+0x7c>
        {
          month++;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	3301      	adds	r3, #1
 80098c0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80098c2:	2301      	movs	r3, #1
 80098c4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80098c6:	e047      	b.n	8009958 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80098c8:	2301      	movs	r3, #1
 80098ca:	613b      	str	r3, [r7, #16]
          day = 1U;
 80098cc:	2301      	movs	r3, #1
 80098ce:	60fb      	str	r3, [r7, #12]
          year++;
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	3301      	adds	r3, #1
 80098d4:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80098d6:	e03f      	b.n	8009958 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	2b04      	cmp	r3, #4
 80098dc:	d008      	beq.n	80098f0 <RTC_DateUpdate+0xa4>
 80098de:	693b      	ldr	r3, [r7, #16]
 80098e0:	2b06      	cmp	r3, #6
 80098e2:	d005      	beq.n	80098f0 <RTC_DateUpdate+0xa4>
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	2b09      	cmp	r3, #9
 80098e8:	d002      	beq.n	80098f0 <RTC_DateUpdate+0xa4>
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	2b0b      	cmp	r3, #11
 80098ee:	d10c      	bne.n	800990a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2b1d      	cmp	r3, #29
 80098f4:	d803      	bhi.n	80098fe <RTC_DateUpdate+0xb2>
      {
        day++;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	3301      	adds	r3, #1
 80098fa:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80098fc:	e02c      	b.n	8009958 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	3301      	adds	r3, #1
 8009902:	613b      	str	r3, [r7, #16]
        day = 1U;
 8009904:	2301      	movs	r3, #1
 8009906:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8009908:	e026      	b.n	8009958 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	2b02      	cmp	r3, #2
 800990e:	d123      	bne.n	8009958 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2b1b      	cmp	r3, #27
 8009914:	d803      	bhi.n	800991e <RTC_DateUpdate+0xd2>
      {
        day++;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	3301      	adds	r3, #1
 800991a:	60fb      	str	r3, [r7, #12]
 800991c:	e01c      	b.n	8009958 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2b1c      	cmp	r3, #28
 8009922:	d111      	bne.n	8009948 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	b29b      	uxth	r3, r3
 8009928:	4618      	mov	r0, r3
 800992a:	f000 f839 	bl	80099a0 <RTC_IsLeapYear>
 800992e:	4603      	mov	r3, r0
 8009930:	2b00      	cmp	r3, #0
 8009932:	d003      	beq.n	800993c <RTC_DateUpdate+0xf0>
        {
          day++;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	3301      	adds	r3, #1
 8009938:	60fb      	str	r3, [r7, #12]
 800993a:	e00d      	b.n	8009958 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	3301      	adds	r3, #1
 8009940:	613b      	str	r3, [r7, #16]
          day = 1U;
 8009942:	2301      	movs	r3, #1
 8009944:	60fb      	str	r3, [r7, #12]
 8009946:	e007      	b.n	8009958 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b1d      	cmp	r3, #29
 800994c:	d104      	bne.n	8009958 <RTC_DateUpdate+0x10c>
      {
        month++;
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	3301      	adds	r3, #1
 8009952:	613b      	str	r3, [r7, #16]
        day = 1U;
 8009954:	2301      	movs	r3, #1
 8009956:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	3301      	adds	r3, #1
 800995c:	60bb      	str	r3, [r7, #8]
 800995e:	68ba      	ldr	r2, [r7, #8]
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	429a      	cmp	r2, r3
 8009964:	d38b      	bcc.n	800987e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	b2da      	uxtb	r2, r3
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	b2da      	uxtb	r2, r3
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	b2da      	uxtb	r2, r3
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	b2db      	uxtb	r3, r3
 8009982:	68fa      	ldr	r2, [r7, #12]
 8009984:	b2d2      	uxtb	r2, r2
 8009986:	4619      	mov	r1, r3
 8009988:	6978      	ldr	r0, [r7, #20]
 800998a:	f000 f83b 	bl	8009a04 <RTC_WeekDayNum>
 800998e:	4603      	mov	r3, r0
 8009990:	461a      	mov	r2, r3
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	731a      	strb	r2, [r3, #12]
}
 8009996:	bf00      	nop
 8009998:	3718      	adds	r7, #24
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
	...

080099a0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	4603      	mov	r3, r0
 80099a8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80099aa:	88fb      	ldrh	r3, [r7, #6]
 80099ac:	f003 0303 	and.w	r3, r3, #3
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d001      	beq.n	80099ba <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80099b6:	2300      	movs	r3, #0
 80099b8:	e01d      	b.n	80099f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80099ba:	88fb      	ldrh	r3, [r7, #6]
 80099bc:	4a10      	ldr	r2, [pc, #64]	@ (8009a00 <RTC_IsLeapYear+0x60>)
 80099be:	fba2 1203 	umull	r1, r2, r2, r3
 80099c2:	0952      	lsrs	r2, r2, #5
 80099c4:	2164      	movs	r1, #100	@ 0x64
 80099c6:	fb01 f202 	mul.w	r2, r1, r2
 80099ca:	1a9b      	subs	r3, r3, r2
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d001      	beq.n	80099d6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e00f      	b.n	80099f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80099d6:	88fb      	ldrh	r3, [r7, #6]
 80099d8:	4a09      	ldr	r2, [pc, #36]	@ (8009a00 <RTC_IsLeapYear+0x60>)
 80099da:	fba2 1203 	umull	r1, r2, r2, r3
 80099de:	09d2      	lsrs	r2, r2, #7
 80099e0:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80099e4:	fb01 f202 	mul.w	r2, r1, r2
 80099e8:	1a9b      	subs	r3, r3, r2
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d101      	bne.n	80099f4 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80099f0:	2301      	movs	r3, #1
 80099f2:	e000      	b.n	80099f6 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80099f4:	2300      	movs	r3, #0
  }
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	370c      	adds	r7, #12
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bc80      	pop	{r7}
 80099fe:	4770      	bx	lr
 8009a00:	51eb851f 	.word	0x51eb851f

08009a04 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	70fb      	strb	r3, [r7, #3]
 8009a10:	4613      	mov	r3, r2
 8009a12:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8009a14:	2300      	movs	r3, #0
 8009a16:	60bb      	str	r3, [r7, #8]
 8009a18:	2300      	movs	r3, #0
 8009a1a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8009a22:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8009a24:	78fb      	ldrb	r3, [r7, #3]
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d82d      	bhi.n	8009a86 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8009a2a:	78fa      	ldrb	r2, [r7, #3]
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	005b      	lsls	r3, r3, #1
 8009a30:	4413      	add	r3, r2
 8009a32:	00db      	lsls	r3, r3, #3
 8009a34:	1a9b      	subs	r3, r3, r2
 8009a36:	4a2c      	ldr	r2, [pc, #176]	@ (8009ae8 <RTC_WeekDayNum+0xe4>)
 8009a38:	fba2 2303 	umull	r2, r3, r2, r3
 8009a3c:	085a      	lsrs	r2, r3, #1
 8009a3e:	78bb      	ldrb	r3, [r7, #2]
 8009a40:	441a      	add	r2, r3
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	441a      	add	r2, r3
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	3b01      	subs	r3, #1
 8009a4a:	089b      	lsrs	r3, r3, #2
 8009a4c:	441a      	add	r2, r3
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	3b01      	subs	r3, #1
 8009a52:	4926      	ldr	r1, [pc, #152]	@ (8009aec <RTC_WeekDayNum+0xe8>)
 8009a54:	fba1 1303 	umull	r1, r3, r1, r3
 8009a58:	095b      	lsrs	r3, r3, #5
 8009a5a:	1ad2      	subs	r2, r2, r3
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	3b01      	subs	r3, #1
 8009a60:	4922      	ldr	r1, [pc, #136]	@ (8009aec <RTC_WeekDayNum+0xe8>)
 8009a62:	fba1 1303 	umull	r1, r3, r1, r3
 8009a66:	09db      	lsrs	r3, r3, #7
 8009a68:	4413      	add	r3, r2
 8009a6a:	1d1a      	adds	r2, r3, #4
 8009a6c:	4b20      	ldr	r3, [pc, #128]	@ (8009af0 <RTC_WeekDayNum+0xec>)
 8009a6e:	fba3 1302 	umull	r1, r3, r3, r2
 8009a72:	1ad1      	subs	r1, r2, r3
 8009a74:	0849      	lsrs	r1, r1, #1
 8009a76:	440b      	add	r3, r1
 8009a78:	0899      	lsrs	r1, r3, #2
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	00db      	lsls	r3, r3, #3
 8009a7e:	1a5b      	subs	r3, r3, r1
 8009a80:	1ad3      	subs	r3, r2, r3
 8009a82:	60fb      	str	r3, [r7, #12]
 8009a84:	e029      	b.n	8009ada <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8009a86:	78fa      	ldrb	r2, [r7, #3]
 8009a88:	4613      	mov	r3, r2
 8009a8a:	005b      	lsls	r3, r3, #1
 8009a8c:	4413      	add	r3, r2
 8009a8e:	00db      	lsls	r3, r3, #3
 8009a90:	1a9b      	subs	r3, r3, r2
 8009a92:	4a15      	ldr	r2, [pc, #84]	@ (8009ae8 <RTC_WeekDayNum+0xe4>)
 8009a94:	fba2 2303 	umull	r2, r3, r2, r3
 8009a98:	085a      	lsrs	r2, r3, #1
 8009a9a:	78bb      	ldrb	r3, [r7, #2]
 8009a9c:	441a      	add	r2, r3
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	441a      	add	r2, r3
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	089b      	lsrs	r3, r3, #2
 8009aa6:	441a      	add	r2, r3
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	4910      	ldr	r1, [pc, #64]	@ (8009aec <RTC_WeekDayNum+0xe8>)
 8009aac:	fba1 1303 	umull	r1, r3, r1, r3
 8009ab0:	095b      	lsrs	r3, r3, #5
 8009ab2:	1ad2      	subs	r2, r2, r3
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	490d      	ldr	r1, [pc, #52]	@ (8009aec <RTC_WeekDayNum+0xe8>)
 8009ab8:	fba1 1303 	umull	r1, r3, r1, r3
 8009abc:	09db      	lsrs	r3, r3, #7
 8009abe:	4413      	add	r3, r2
 8009ac0:	1c9a      	adds	r2, r3, #2
 8009ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8009af0 <RTC_WeekDayNum+0xec>)
 8009ac4:	fba3 1302 	umull	r1, r3, r3, r2
 8009ac8:	1ad1      	subs	r1, r2, r3
 8009aca:	0849      	lsrs	r1, r1, #1
 8009acc:	440b      	add	r3, r1
 8009ace:	0899      	lsrs	r1, r3, #2
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	00db      	lsls	r3, r3, #3
 8009ad4:	1a5b      	subs	r3, r3, r1
 8009ad6:	1ad3      	subs	r3, r2, r3
 8009ad8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	b2db      	uxtb	r3, r3
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3714      	adds	r7, #20
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bc80      	pop	{r7}
 8009ae6:	4770      	bx	lr
 8009ae8:	38e38e39 	.word	0x38e38e39
 8009aec:	51eb851f 	.word	0x51eb851f
 8009af0:	24924925 	.word	0x24924925

08009af4 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b082      	sub	sp, #8
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d027      	beq.n	8009b5a <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d020      	beq.n	8009b5a <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	f003 0304 	and.w	r3, r3, #4
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d00b      	beq.n	8009b3e <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 f824 	bl	8009b74 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f06f 0204 	mvn.w	r2, #4
 8009b34:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2204      	movs	r2, #4
 8009b3a:	745a      	strb	r2, [r3, #17]
 8009b3c:	e005      	b.n	8009b4a <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f000 f80f 	bl	8009b62 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2201      	movs	r2, #1
 8009b48:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f022 0201 	bic.w	r2, r2, #1
 8009b58:	605a      	str	r2, [r3, #4]
    }
  }
}
 8009b5a:	bf00      	nop
 8009b5c:	3708      	adds	r7, #8
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8009b62:	b480      	push	{r7}
 8009b64:	b083      	sub	sp, #12
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8009b6a:	bf00      	nop
 8009b6c:	370c      	adds	r7, #12
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bc80      	pop	{r7}
 8009b72:	4770      	bx	lr

08009b74 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8009b7c:	bf00      	nop
 8009b7e:	370c      	adds	r7, #12
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bc80      	pop	{r7}
 8009b84:	4770      	bx	lr

08009b86 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b86:	b580      	push	{r7, lr}
 8009b88:	b082      	sub	sp, #8
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d101      	bne.n	8009b98 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b94:	2301      	movs	r3, #1
 8009b96:	e041      	b.n	8009c1c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b9e:	b2db      	uxtb	r3, r3
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d106      	bne.n	8009bb2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f7fb fc05 	bl	80053bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2202      	movs	r2, #2
 8009bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	3304      	adds	r3, #4
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	4610      	mov	r0, r2
 8009bc6:	f000 f93f 	bl	8009e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2201      	movs	r2, #1
 8009be6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2201      	movs	r2, #1
 8009bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2201      	movs	r2, #1
 8009bfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2201      	movs	r2, #1
 8009c06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2201      	movs	r2, #1
 8009c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c1a:	2300      	movs	r3, #0
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3708      	adds	r7, #8
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b085      	sub	sp, #20
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d001      	beq.n	8009c3c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e032      	b.n	8009ca2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2202      	movs	r2, #2
 8009c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4a18      	ldr	r2, [pc, #96]	@ (8009cac <HAL_TIM_Base_Start+0x88>)
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d00e      	beq.n	8009c6c <HAL_TIM_Base_Start+0x48>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c56:	d009      	beq.n	8009c6c <HAL_TIM_Base_Start+0x48>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4a14      	ldr	r2, [pc, #80]	@ (8009cb0 <HAL_TIM_Base_Start+0x8c>)
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d004      	beq.n	8009c6c <HAL_TIM_Base_Start+0x48>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a13      	ldr	r2, [pc, #76]	@ (8009cb4 <HAL_TIM_Base_Start+0x90>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d111      	bne.n	8009c90 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	f003 0307 	and.w	r3, r3, #7
 8009c76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2b06      	cmp	r3, #6
 8009c7c:	d010      	beq.n	8009ca0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	681a      	ldr	r2, [r3, #0]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f042 0201 	orr.w	r2, r2, #1
 8009c8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c8e:	e007      	b.n	8009ca0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	681a      	ldr	r2, [r3, #0]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f042 0201 	orr.w	r2, r2, #1
 8009c9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009ca0:	2300      	movs	r3, #0
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3714      	adds	r7, #20
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bc80      	pop	{r7}
 8009caa:	4770      	bx	lr
 8009cac:	40012c00 	.word	0x40012c00
 8009cb0:	40000400 	.word	0x40000400
 8009cb4:	40000800 	.word	0x40000800

08009cb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ccc:	2b01      	cmp	r3, #1
 8009cce:	d101      	bne.n	8009cd4 <HAL_TIM_ConfigClockSource+0x1c>
 8009cd0:	2302      	movs	r3, #2
 8009cd2:	e0b4      	b.n	8009e3e <HAL_TIM_ConfigClockSource+0x186>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2202      	movs	r2, #2
 8009ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009cf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d0c:	d03e      	beq.n	8009d8c <HAL_TIM_ConfigClockSource+0xd4>
 8009d0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d12:	f200 8087 	bhi.w	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d1a:	f000 8086 	beq.w	8009e2a <HAL_TIM_ConfigClockSource+0x172>
 8009d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d22:	d87f      	bhi.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d24:	2b70      	cmp	r3, #112	@ 0x70
 8009d26:	d01a      	beq.n	8009d5e <HAL_TIM_ConfigClockSource+0xa6>
 8009d28:	2b70      	cmp	r3, #112	@ 0x70
 8009d2a:	d87b      	bhi.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d2c:	2b60      	cmp	r3, #96	@ 0x60
 8009d2e:	d050      	beq.n	8009dd2 <HAL_TIM_ConfigClockSource+0x11a>
 8009d30:	2b60      	cmp	r3, #96	@ 0x60
 8009d32:	d877      	bhi.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d34:	2b50      	cmp	r3, #80	@ 0x50
 8009d36:	d03c      	beq.n	8009db2 <HAL_TIM_ConfigClockSource+0xfa>
 8009d38:	2b50      	cmp	r3, #80	@ 0x50
 8009d3a:	d873      	bhi.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d3c:	2b40      	cmp	r3, #64	@ 0x40
 8009d3e:	d058      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x13a>
 8009d40:	2b40      	cmp	r3, #64	@ 0x40
 8009d42:	d86f      	bhi.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d44:	2b30      	cmp	r3, #48	@ 0x30
 8009d46:	d064      	beq.n	8009e12 <HAL_TIM_ConfigClockSource+0x15a>
 8009d48:	2b30      	cmp	r3, #48	@ 0x30
 8009d4a:	d86b      	bhi.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d4c:	2b20      	cmp	r3, #32
 8009d4e:	d060      	beq.n	8009e12 <HAL_TIM_ConfigClockSource+0x15a>
 8009d50:	2b20      	cmp	r3, #32
 8009d52:	d867      	bhi.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d05c      	beq.n	8009e12 <HAL_TIM_ConfigClockSource+0x15a>
 8009d58:	2b10      	cmp	r3, #16
 8009d5a:	d05a      	beq.n	8009e12 <HAL_TIM_ConfigClockSource+0x15a>
 8009d5c:	e062      	b.n	8009e24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009d6a:	683b      	ldr	r3, [r7, #0]
 8009d6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009d6e:	f000 f950 	bl	800a012 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009d80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68ba      	ldr	r2, [r7, #8]
 8009d88:	609a      	str	r2, [r3, #8]
      break;
 8009d8a:	e04f      	b.n	8009e2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009d9c:	f000 f939 	bl	800a012 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	689a      	ldr	r2, [r3, #8]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009dae:	609a      	str	r2, [r3, #8]
      break;
 8009db0:	e03c      	b.n	8009e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	f000 f8b0 	bl	8009f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2150      	movs	r1, #80	@ 0x50
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f000 f907 	bl	8009fde <TIM_ITRx_SetConfig>
      break;
 8009dd0:	e02c      	b.n	8009e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009dde:	461a      	mov	r2, r3
 8009de0:	f000 f8ce 	bl	8009f80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2160      	movs	r1, #96	@ 0x60
 8009dea:	4618      	mov	r0, r3
 8009dec:	f000 f8f7 	bl	8009fde <TIM_ITRx_SetConfig>
      break;
 8009df0:	e01c      	b.n	8009e2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009dfe:	461a      	mov	r2, r3
 8009e00:	f000 f890 	bl	8009f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2140      	movs	r1, #64	@ 0x40
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f000 f8e7 	bl	8009fde <TIM_ITRx_SetConfig>
      break;
 8009e10:	e00c      	b.n	8009e2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681a      	ldr	r2, [r3, #0]
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	f000 f8de 	bl	8009fde <TIM_ITRx_SetConfig>
      break;
 8009e22:	e003      	b.n	8009e2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009e24:	2301      	movs	r3, #1
 8009e26:	73fb      	strb	r3, [r7, #15]
      break;
 8009e28:	e000      	b.n	8009e2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009e2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2201      	movs	r2, #1
 8009e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3710      	adds	r7, #16
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
	...

08009e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b085      	sub	sp, #20
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	4a2f      	ldr	r2, [pc, #188]	@ (8009f18 <TIM_Base_SetConfig+0xd0>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d00b      	beq.n	8009e78 <TIM_Base_SetConfig+0x30>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e66:	d007      	beq.n	8009e78 <TIM_Base_SetConfig+0x30>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8009f1c <TIM_Base_SetConfig+0xd4>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d003      	beq.n	8009e78 <TIM_Base_SetConfig+0x30>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a2b      	ldr	r2, [pc, #172]	@ (8009f20 <TIM_Base_SetConfig+0xd8>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d108      	bne.n	8009e8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	68fa      	ldr	r2, [r7, #12]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	4a22      	ldr	r2, [pc, #136]	@ (8009f18 <TIM_Base_SetConfig+0xd0>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d00b      	beq.n	8009eaa <TIM_Base_SetConfig+0x62>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e98:	d007      	beq.n	8009eaa <TIM_Base_SetConfig+0x62>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8009f1c <TIM_Base_SetConfig+0xd4>)
 8009e9e:	4293      	cmp	r3, r2
 8009ea0:	d003      	beq.n	8009eaa <TIM_Base_SetConfig+0x62>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	4a1e      	ldr	r2, [pc, #120]	@ (8009f20 <TIM_Base_SetConfig+0xd8>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d108      	bne.n	8009ebc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	68db      	ldr	r3, [r3, #12]
 8009eb6:	68fa      	ldr	r2, [r7, #12]
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	695b      	ldr	r3, [r3, #20]
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	68fa      	ldr	r2, [r7, #12]
 8009ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	689a      	ldr	r2, [r3, #8]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	4a0d      	ldr	r2, [pc, #52]	@ (8009f18 <TIM_Base_SetConfig+0xd0>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d103      	bne.n	8009ef0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	691a      	ldr	r2, [r3, #16]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	691b      	ldr	r3, [r3, #16]
 8009efa:	f003 0301 	and.w	r3, r3, #1
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d005      	beq.n	8009f0e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	f023 0201 	bic.w	r2, r3, #1
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	611a      	str	r2, [r3, #16]
  }
}
 8009f0e:	bf00      	nop
 8009f10:	3714      	adds	r7, #20
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bc80      	pop	{r7}
 8009f16:	4770      	bx	lr
 8009f18:	40012c00 	.word	0x40012c00
 8009f1c:	40000400 	.word	0x40000400
 8009f20:	40000800 	.word	0x40000800

08009f24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b087      	sub	sp, #28
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	6a1b      	ldr	r3, [r3, #32]
 8009f34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	f023 0201 	bic.w	r2, r3, #1
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	699b      	ldr	r3, [r3, #24]
 8009f46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009f4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	011b      	lsls	r3, r3, #4
 8009f54:	693a      	ldr	r2, [r7, #16]
 8009f56:	4313      	orrs	r3, r2
 8009f58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009f5a:	697b      	ldr	r3, [r7, #20]
 8009f5c:	f023 030a 	bic.w	r3, r3, #10
 8009f60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009f62:	697a      	ldr	r2, [r7, #20]
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	693a      	ldr	r2, [r7, #16]
 8009f6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	697a      	ldr	r2, [r7, #20]
 8009f74:	621a      	str	r2, [r3, #32]
}
 8009f76:	bf00      	nop
 8009f78:	371c      	adds	r7, #28
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bc80      	pop	{r7}
 8009f7e:	4770      	bx	lr

08009f80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b087      	sub	sp, #28
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	60f8      	str	r0, [r7, #12]
 8009f88:	60b9      	str	r1, [r7, #8]
 8009f8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6a1b      	ldr	r3, [r3, #32]
 8009f90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	6a1b      	ldr	r3, [r3, #32]
 8009f96:	f023 0210 	bic.w	r2, r3, #16
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	699b      	ldr	r3, [r3, #24]
 8009fa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009faa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	031b      	lsls	r3, r3, #12
 8009fb0:	693a      	ldr	r2, [r7, #16]
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009fbc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	011b      	lsls	r3, r3, #4
 8009fc2:	697a      	ldr	r2, [r7, #20]
 8009fc4:	4313      	orrs	r3, r2
 8009fc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	693a      	ldr	r2, [r7, #16]
 8009fcc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	697a      	ldr	r2, [r7, #20]
 8009fd2:	621a      	str	r2, [r3, #32]
}
 8009fd4:	bf00      	nop
 8009fd6:	371c      	adds	r7, #28
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bc80      	pop	{r7}
 8009fdc:	4770      	bx	lr

08009fde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009fde:	b480      	push	{r7}
 8009fe0:	b085      	sub	sp, #20
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
 8009fe6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ff4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ff6:	683a      	ldr	r2, [r7, #0]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	f043 0307 	orr.w	r3, r3, #7
 800a000:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	68fa      	ldr	r2, [r7, #12]
 800a006:	609a      	str	r2, [r3, #8]
}
 800a008:	bf00      	nop
 800a00a:	3714      	adds	r7, #20
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bc80      	pop	{r7}
 800a010:	4770      	bx	lr

0800a012 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a012:	b480      	push	{r7}
 800a014:	b087      	sub	sp, #28
 800a016:	af00      	add	r7, sp, #0
 800a018:	60f8      	str	r0, [r7, #12]
 800a01a:	60b9      	str	r1, [r7, #8]
 800a01c:	607a      	str	r2, [r7, #4]
 800a01e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	689b      	ldr	r3, [r3, #8]
 800a024:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a02c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	021a      	lsls	r2, r3, #8
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	431a      	orrs	r2, r3
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	4313      	orrs	r3, r2
 800a03a:	697a      	ldr	r2, [r7, #20]
 800a03c:	4313      	orrs	r3, r2
 800a03e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	697a      	ldr	r2, [r7, #20]
 800a044:	609a      	str	r2, [r3, #8]
}
 800a046:	bf00      	nop
 800a048:	371c      	adds	r7, #28
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bc80      	pop	{r7}
 800a04e:	4770      	bx	lr

0800a050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a050:	b480      	push	{r7}
 800a052:	b085      	sub	sp, #20
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a060:	2b01      	cmp	r3, #1
 800a062:	d101      	bne.n	800a068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a064:	2302      	movs	r3, #2
 800a066:	e046      	b.n	800a0f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2201      	movs	r2, #1
 800a06c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2202      	movs	r2, #2
 800a074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a08e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	68fa      	ldr	r2, [r7, #12]
 800a096:	4313      	orrs	r3, r2
 800a098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	68fa      	ldr	r2, [r7, #12]
 800a0a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4a16      	ldr	r2, [pc, #88]	@ (800a100 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d00e      	beq.n	800a0ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0b4:	d009      	beq.n	800a0ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a12      	ldr	r2, [pc, #72]	@ (800a104 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d004      	beq.n	800a0ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	4a10      	ldr	r2, [pc, #64]	@ (800a108 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d10c      	bne.n	800a0e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a0d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	68ba      	ldr	r2, [r7, #8]
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a0f4:	2300      	movs	r3, #0
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3714      	adds	r7, #20
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bc80      	pop	{r7}
 800a0fe:	4770      	bx	lr
 800a100:	40012c00 	.word	0x40012c00
 800a104:	40000400 	.word	0x40000400
 800a108:	40000800 	.word	0x40000800

0800a10c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b082      	sub	sp, #8
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d101      	bne.n	800a11e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	e042      	b.n	800a1a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a124:	b2db      	uxtb	r3, r3
 800a126:	2b00      	cmp	r3, #0
 800a128:	d106      	bne.n	800a138 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f7fb f960 	bl	80053f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2224      	movs	r2, #36	@ 0x24
 800a13c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	68da      	ldr	r2, [r3, #12]
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a14e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f000 fded 	bl	800ad30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	691a      	ldr	r2, [r3, #16]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a164:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	695a      	ldr	r2, [r3, #20]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a174:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	68da      	ldr	r2, [r3, #12]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a184:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2200      	movs	r2, #0
 800a18a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2220      	movs	r2, #32
 800a190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2220      	movs	r2, #32
 800a198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a1a2:	2300      	movs	r3, #0
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3708      	adds	r7, #8
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b08a      	sub	sp, #40	@ 0x28
 800a1b0:	af02      	add	r7, sp, #8
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	603b      	str	r3, [r7, #0]
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	2b20      	cmp	r3, #32
 800a1ca:	d175      	bne.n	800a2b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d002      	beq.n	800a1d8 <HAL_UART_Transmit+0x2c>
 800a1d2:	88fb      	ldrh	r3, [r7, #6]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d101      	bne.n	800a1dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	e06e      	b.n	800a2ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2221      	movs	r2, #33	@ 0x21
 800a1e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a1ea:	f7fb fb3b 	bl	8005864 <HAL_GetTick>
 800a1ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	88fa      	ldrh	r2, [r7, #6]
 800a1f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	88fa      	ldrh	r2, [r7, #6]
 800a1fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	689b      	ldr	r3, [r3, #8]
 800a200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a204:	d108      	bne.n	800a218 <HAL_UART_Transmit+0x6c>
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	691b      	ldr	r3, [r3, #16]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d104      	bne.n	800a218 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a20e:	2300      	movs	r3, #0
 800a210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	61bb      	str	r3, [r7, #24]
 800a216:	e003      	b.n	800a220 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a21c:	2300      	movs	r3, #0
 800a21e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a220:	e02e      	b.n	800a280 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	9300      	str	r3, [sp, #0]
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	2200      	movs	r2, #0
 800a22a:	2180      	movs	r1, #128	@ 0x80
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f000 fb52 	bl	800a8d6 <UART_WaitOnFlagUntilTimeout>
 800a232:	4603      	mov	r3, r0
 800a234:	2b00      	cmp	r3, #0
 800a236:	d005      	beq.n	800a244 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2220      	movs	r2, #32
 800a23c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	e03a      	b.n	800a2ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a244:	69fb      	ldr	r3, [r7, #28]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d10b      	bne.n	800a262 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a24a:	69bb      	ldr	r3, [r7, #24]
 800a24c:	881b      	ldrh	r3, [r3, #0]
 800a24e:	461a      	mov	r2, r3
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a258:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a25a:	69bb      	ldr	r3, [r7, #24]
 800a25c:	3302      	adds	r3, #2
 800a25e:	61bb      	str	r3, [r7, #24]
 800a260:	e007      	b.n	800a272 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a262:	69fb      	ldr	r3, [r7, #28]
 800a264:	781a      	ldrb	r2, [r3, #0]
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	3301      	adds	r3, #1
 800a270:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a276:	b29b      	uxth	r3, r3
 800a278:	3b01      	subs	r3, #1
 800a27a:	b29a      	uxth	r2, r3
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a284:	b29b      	uxth	r3, r3
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1cb      	bne.n	800a222 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	9300      	str	r3, [sp, #0]
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	2200      	movs	r2, #0
 800a292:	2140      	movs	r1, #64	@ 0x40
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f000 fb1e 	bl	800a8d6 <UART_WaitOnFlagUntilTimeout>
 800a29a:	4603      	mov	r3, r0
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d005      	beq.n	800a2ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	2220      	movs	r2, #32
 800a2a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a2a8:	2303      	movs	r3, #3
 800a2aa:	e006      	b.n	800a2ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2220      	movs	r2, #32
 800a2b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	e000      	b.n	800a2ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a2b8:	2302      	movs	r3, #2
  }
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	3720      	adds	r7, #32
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b08c      	sub	sp, #48	@ 0x30
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	60f8      	str	r0, [r7, #12]
 800a2ca:	60b9      	str	r1, [r7, #8]
 800a2cc:	4613      	mov	r3, r2
 800a2ce:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	2b20      	cmp	r3, #32
 800a2da:	d14a      	bne.n	800a372 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d002      	beq.n	800a2e8 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800a2e2:	88fb      	ldrh	r3, [r7, #6]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d101      	bne.n	800a2ec <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e043      	b.n	800a374 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800a2f8:	88fb      	ldrh	r3, [r7, #6]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	68b9      	ldr	r1, [r7, #8]
 800a2fe:	68f8      	ldr	r0, [r7, #12]
 800a300:	f000 fb42 	bl	800a988 <UART_Start_Receive_IT>
 800a304:	4603      	mov	r3, r0
 800a306:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a30a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d12c      	bne.n	800a36c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a316:	2b01      	cmp	r3, #1
 800a318:	d125      	bne.n	800a366 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a31a:	2300      	movs	r3, #0
 800a31c:	613b      	str	r3, [r7, #16]
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	613b      	str	r3, [r7, #16]
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	613b      	str	r3, [r7, #16]
 800a32e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	330c      	adds	r3, #12
 800a336:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a338:	69bb      	ldr	r3, [r7, #24]
 800a33a:	e853 3f00 	ldrex	r3, [r3]
 800a33e:	617b      	str	r3, [r7, #20]
   return(result);
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	f043 0310 	orr.w	r3, r3, #16
 800a346:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	330c      	adds	r3, #12
 800a34e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a350:	627a      	str	r2, [r7, #36]	@ 0x24
 800a352:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a354:	6a39      	ldr	r1, [r7, #32]
 800a356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a358:	e841 2300 	strex	r3, r2, [r1]
 800a35c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a35e:	69fb      	ldr	r3, [r7, #28]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d1e5      	bne.n	800a330 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800a364:	e002      	b.n	800a36c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a36c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a370:	e000      	b.n	800a374 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800a372:	2302      	movs	r3, #2
  }
}
 800a374:	4618      	mov	r0, r3
 800a376:	3730      	adds	r7, #48	@ 0x30
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b0ba      	sub	sp, #232	@ 0xe8
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	68db      	ldr	r3, [r3, #12]
 800a394:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	695b      	ldr	r3, [r3, #20]
 800a39e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a3ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3b2:	f003 030f 	and.w	r3, r3, #15
 800a3b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a3ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d10f      	bne.n	800a3e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3c6:	f003 0320 	and.w	r3, r3, #32
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d009      	beq.n	800a3e2 <HAL_UART_IRQHandler+0x66>
 800a3ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3d2:	f003 0320 	and.w	r3, r3, #32
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d003      	beq.n	800a3e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f000 fbea 	bl	800abb4 <UART_Receive_IT>
      return;
 800a3e0:	e25b      	b.n	800a89a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a3e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	f000 80de 	beq.w	800a5a8 <HAL_UART_IRQHandler+0x22c>
 800a3ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a3f0:	f003 0301 	and.w	r3, r3, #1
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d106      	bne.n	800a406 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3fc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a400:	2b00      	cmp	r3, #0
 800a402:	f000 80d1 	beq.w	800a5a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a40a:	f003 0301 	and.w	r3, r3, #1
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d00b      	beq.n	800a42a <HAL_UART_IRQHandler+0xae>
 800a412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d005      	beq.n	800a42a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a422:	f043 0201 	orr.w	r2, r3, #1
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a42a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a42e:	f003 0304 	and.w	r3, r3, #4
 800a432:	2b00      	cmp	r3, #0
 800a434:	d00b      	beq.n	800a44e <HAL_UART_IRQHandler+0xd2>
 800a436:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a43a:	f003 0301 	and.w	r3, r3, #1
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d005      	beq.n	800a44e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a446:	f043 0202 	orr.w	r2, r3, #2
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a44e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a452:	f003 0302 	and.w	r3, r3, #2
 800a456:	2b00      	cmp	r3, #0
 800a458:	d00b      	beq.n	800a472 <HAL_UART_IRQHandler+0xf6>
 800a45a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a45e:	f003 0301 	and.w	r3, r3, #1
 800a462:	2b00      	cmp	r3, #0
 800a464:	d005      	beq.n	800a472 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a46a:	f043 0204 	orr.w	r2, r3, #4
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a476:	f003 0308 	and.w	r3, r3, #8
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d011      	beq.n	800a4a2 <HAL_UART_IRQHandler+0x126>
 800a47e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a482:	f003 0320 	and.w	r3, r3, #32
 800a486:	2b00      	cmp	r3, #0
 800a488:	d105      	bne.n	800a496 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a48a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a48e:	f003 0301 	and.w	r3, r3, #1
 800a492:	2b00      	cmp	r3, #0
 800a494:	d005      	beq.n	800a4a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a49a:	f043 0208 	orr.w	r2, r3, #8
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	f000 81f2 	beq.w	800a890 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a4ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4b0:	f003 0320 	and.w	r3, r3, #32
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d008      	beq.n	800a4ca <HAL_UART_IRQHandler+0x14e>
 800a4b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a4bc:	f003 0320 	and.w	r3, r3, #32
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d002      	beq.n	800a4ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f000 fb75 	bl	800abb4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	695b      	ldr	r3, [r3, #20]
 800a4d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	bf14      	ite	ne
 800a4d8:	2301      	movne	r3, #1
 800a4da:	2300      	moveq	r3, #0
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4e6:	f003 0308 	and.w	r3, r3, #8
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d103      	bne.n	800a4f6 <HAL_UART_IRQHandler+0x17a>
 800a4ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d04f      	beq.n	800a596 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 fa7f 	bl	800a9fa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	695b      	ldr	r3, [r3, #20]
 800a502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a506:	2b00      	cmp	r3, #0
 800a508:	d041      	beq.n	800a58e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	3314      	adds	r3, #20
 800a510:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a514:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a518:	e853 3f00 	ldrex	r3, [r3]
 800a51c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a520:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a524:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a528:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	3314      	adds	r3, #20
 800a532:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a536:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a53a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a53e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a542:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a546:	e841 2300 	strex	r3, r2, [r1]
 800a54a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a54e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a552:	2b00      	cmp	r3, #0
 800a554:	d1d9      	bne.n	800a50a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d013      	beq.n	800a586 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a562:	4a7e      	ldr	r2, [pc, #504]	@ (800a75c <HAL_UART_IRQHandler+0x3e0>)
 800a564:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7fb fffa 	bl	8006564 <HAL_DMA_Abort_IT>
 800a570:	4603      	mov	r3, r0
 800a572:	2b00      	cmp	r3, #0
 800a574:	d016      	beq.n	800a5a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a57a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a57c:	687a      	ldr	r2, [r7, #4]
 800a57e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a580:	4610      	mov	r0, r2
 800a582:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a584:	e00e      	b.n	800a5a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f000 f99c 	bl	800a8c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a58c:	e00a      	b.n	800a5a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 f998 	bl	800a8c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a594:	e006      	b.n	800a5a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	f000 f994 	bl	800a8c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a5a2:	e175      	b.n	800a890 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5a4:	bf00      	nop
    return;
 800a5a6:	e173      	b.n	800a890 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	f040 814f 	bne.w	800a850 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a5b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5b6:	f003 0310 	and.w	r3, r3, #16
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	f000 8148 	beq.w	800a850 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a5c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5c4:	f003 0310 	and.w	r3, r3, #16
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f000 8141 	beq.w	800a850 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	60bb      	str	r3, [r7, #8]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	60bb      	str	r3, [r7, #8]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	60bb      	str	r3, [r7, #8]
 800a5e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	695b      	ldr	r3, [r3, #20]
 800a5ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	f000 80b6 	beq.w	800a760 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a600:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a604:	2b00      	cmp	r3, #0
 800a606:	f000 8145 	beq.w	800a894 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a60e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a612:	429a      	cmp	r2, r3
 800a614:	f080 813e 	bcs.w	800a894 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a61e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a624:	699b      	ldr	r3, [r3, #24]
 800a626:	2b20      	cmp	r3, #32
 800a628:	f000 8088 	beq.w	800a73c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	330c      	adds	r3, #12
 800a632:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a636:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a63a:	e853 3f00 	ldrex	r3, [r3]
 800a63e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a642:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a646:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a64a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	330c      	adds	r3, #12
 800a654:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a658:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a65c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a660:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a664:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a668:	e841 2300 	strex	r3, r2, [r1]
 800a66c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a670:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a674:	2b00      	cmp	r3, #0
 800a676:	d1d9      	bne.n	800a62c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	3314      	adds	r3, #20
 800a67e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a680:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a682:	e853 3f00 	ldrex	r3, [r3]
 800a686:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a688:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a68a:	f023 0301 	bic.w	r3, r3, #1
 800a68e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	3314      	adds	r3, #20
 800a698:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a69c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a6a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6a2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a6a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a6a8:	e841 2300 	strex	r3, r2, [r1]
 800a6ac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a6ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d1e1      	bne.n	800a678 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	3314      	adds	r3, #20
 800a6ba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6be:	e853 3f00 	ldrex	r3, [r3]
 800a6c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a6c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a6c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	3314      	adds	r3, #20
 800a6d4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a6d8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a6da:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6dc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a6de:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a6e0:	e841 2300 	strex	r3, r2, [r1]
 800a6e4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a6e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1e3      	bne.n	800a6b4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2220      	movs	r2, #32
 800a6f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	330c      	adds	r3, #12
 800a700:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a704:	e853 3f00 	ldrex	r3, [r3]
 800a708:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a70a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a70c:	f023 0310 	bic.w	r3, r3, #16
 800a710:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	330c      	adds	r3, #12
 800a71a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a71e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a720:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a722:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a724:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a726:	e841 2300 	strex	r3, r2, [r1]
 800a72a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a72c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1e3      	bne.n	800a6fa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a736:	4618      	mov	r0, r3
 800a738:	f7fb fed9 	bl	80064ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2202      	movs	r2, #2
 800a740:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a74a:	b29b      	uxth	r3, r3
 800a74c:	1ad3      	subs	r3, r2, r3
 800a74e:	b29b      	uxth	r3, r3
 800a750:	4619      	mov	r1, r3
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f7fa fc5a 	bl	800500c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a758:	e09c      	b.n	800a894 <HAL_UART_IRQHandler+0x518>
 800a75a:	bf00      	nop
 800a75c:	0800aabf 	.word	0x0800aabf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a768:	b29b      	uxth	r3, r3
 800a76a:	1ad3      	subs	r3, r2, r3
 800a76c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a774:	b29b      	uxth	r3, r3
 800a776:	2b00      	cmp	r3, #0
 800a778:	f000 808e 	beq.w	800a898 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a77c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a780:	2b00      	cmp	r3, #0
 800a782:	f000 8089 	beq.w	800a898 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	330c      	adds	r3, #12
 800a78c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a790:	e853 3f00 	ldrex	r3, [r3]
 800a794:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a79c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	330c      	adds	r3, #12
 800a7a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a7aa:	647a      	str	r2, [r7, #68]	@ 0x44
 800a7ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7b2:	e841 2300 	strex	r3, r2, [r1]
 800a7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a7b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d1e3      	bne.n	800a786 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	3314      	adds	r3, #20
 800a7c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c8:	e853 3f00 	ldrex	r3, [r3]
 800a7cc:	623b      	str	r3, [r7, #32]
   return(result);
 800a7ce:	6a3b      	ldr	r3, [r7, #32]
 800a7d0:	f023 0301 	bic.w	r3, r3, #1
 800a7d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	3314      	adds	r3, #20
 800a7de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a7e2:	633a      	str	r2, [r7, #48]	@ 0x30
 800a7e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a7e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7ea:	e841 2300 	strex	r3, r2, [r1]
 800a7ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a7f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1e3      	bne.n	800a7be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2220      	movs	r2, #32
 800a7fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2200      	movs	r2, #0
 800a802:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	330c      	adds	r3, #12
 800a80a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	e853 3f00 	ldrex	r3, [r3]
 800a812:	60fb      	str	r3, [r7, #12]
   return(result);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f023 0310 	bic.w	r3, r3, #16
 800a81a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	330c      	adds	r3, #12
 800a824:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a828:	61fa      	str	r2, [r7, #28]
 800a82a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82c:	69b9      	ldr	r1, [r7, #24]
 800a82e:	69fa      	ldr	r2, [r7, #28]
 800a830:	e841 2300 	strex	r3, r2, [r1]
 800a834:	617b      	str	r3, [r7, #20]
   return(result);
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d1e3      	bne.n	800a804 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2202      	movs	r2, #2
 800a840:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a846:	4619      	mov	r1, r3
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f7fa fbdf 	bl	800500c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a84e:	e023      	b.n	800a898 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d009      	beq.n	800a870 <HAL_UART_IRQHandler+0x4f4>
 800a85c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a864:	2b00      	cmp	r3, #0
 800a866:	d003      	beq.n	800a870 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f000 f93c 	bl	800aae6 <UART_Transmit_IT>
    return;
 800a86e:	e014      	b.n	800a89a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00e      	beq.n	800a89a <HAL_UART_IRQHandler+0x51e>
 800a87c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a884:	2b00      	cmp	r3, #0
 800a886:	d008      	beq.n	800a89a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 f97b 	bl	800ab84 <UART_EndTransmit_IT>
    return;
 800a88e:	e004      	b.n	800a89a <HAL_UART_IRQHandler+0x51e>
    return;
 800a890:	bf00      	nop
 800a892:	e002      	b.n	800a89a <HAL_UART_IRQHandler+0x51e>
      return;
 800a894:	bf00      	nop
 800a896:	e000      	b.n	800a89a <HAL_UART_IRQHandler+0x51e>
      return;
 800a898:	bf00      	nop
  }
}
 800a89a:	37e8      	adds	r7, #232	@ 0xe8
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bc80      	pop	{r7}
 800a8b0:	4770      	bx	lr

0800a8b2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a8b2:	b480      	push	{r7}
 800a8b4:	b083      	sub	sp, #12
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a8ba:	bf00      	nop
 800a8bc:	370c      	adds	r7, #12
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bc80      	pop	{r7}
 800a8c2:	4770      	bx	lr

0800a8c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b083      	sub	sp, #12
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a8cc:	bf00      	nop
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bc80      	pop	{r7}
 800a8d4:	4770      	bx	lr

0800a8d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a8d6:	b580      	push	{r7, lr}
 800a8d8:	b086      	sub	sp, #24
 800a8da:	af00      	add	r7, sp, #0
 800a8dc:	60f8      	str	r0, [r7, #12]
 800a8de:	60b9      	str	r1, [r7, #8]
 800a8e0:	603b      	str	r3, [r7, #0]
 800a8e2:	4613      	mov	r3, r2
 800a8e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8e6:	e03b      	b.n	800a960 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a8e8:	6a3b      	ldr	r3, [r7, #32]
 800a8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ee:	d037      	beq.n	800a960 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a8f0:	f7fa ffb8 	bl	8005864 <HAL_GetTick>
 800a8f4:	4602      	mov	r2, r0
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	1ad3      	subs	r3, r2, r3
 800a8fa:	6a3a      	ldr	r2, [r7, #32]
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	d302      	bcc.n	800a906 <UART_WaitOnFlagUntilTimeout+0x30>
 800a900:	6a3b      	ldr	r3, [r7, #32]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d101      	bne.n	800a90a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a906:	2303      	movs	r3, #3
 800a908:	e03a      	b.n	800a980 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	f003 0304 	and.w	r3, r3, #4
 800a914:	2b00      	cmp	r3, #0
 800a916:	d023      	beq.n	800a960 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	2b80      	cmp	r3, #128	@ 0x80
 800a91c:	d020      	beq.n	800a960 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	2b40      	cmp	r3, #64	@ 0x40
 800a922:	d01d      	beq.n	800a960 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f003 0308 	and.w	r3, r3, #8
 800a92e:	2b08      	cmp	r3, #8
 800a930:	d116      	bne.n	800a960 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a932:	2300      	movs	r3, #0
 800a934:	617b      	str	r3, [r7, #20]
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	617b      	str	r3, [r7, #20]
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	617b      	str	r3, [r7, #20]
 800a946:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a948:	68f8      	ldr	r0, [r7, #12]
 800a94a:	f000 f856 	bl	800a9fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2208      	movs	r2, #8
 800a952:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	2200      	movs	r2, #0
 800a958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a95c:	2301      	movs	r3, #1
 800a95e:	e00f      	b.n	800a980 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	4013      	ands	r3, r2
 800a96a:	68ba      	ldr	r2, [r7, #8]
 800a96c:	429a      	cmp	r2, r3
 800a96e:	bf0c      	ite	eq
 800a970:	2301      	moveq	r3, #1
 800a972:	2300      	movne	r3, #0
 800a974:	b2db      	uxtb	r3, r3
 800a976:	461a      	mov	r2, r3
 800a978:	79fb      	ldrb	r3, [r7, #7]
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d0b4      	beq.n	800a8e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a97e:	2300      	movs	r3, #0
}
 800a980:	4618      	mov	r0, r3
 800a982:	3718      	adds	r7, #24
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a988:	b480      	push	{r7}
 800a98a:	b085      	sub	sp, #20
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	60b9      	str	r1, [r7, #8]
 800a992:	4613      	mov	r3, r2
 800a994:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	68ba      	ldr	r2, [r7, #8]
 800a99a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	88fa      	ldrh	r2, [r7, #6]
 800a9a0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	88fa      	ldrh	r2, [r7, #6]
 800a9a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	2222      	movs	r2, #34	@ 0x22
 800a9b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	691b      	ldr	r3, [r3, #16]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d007      	beq.n	800a9ce <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	68da      	ldr	r2, [r3, #12]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a9cc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	695a      	ldr	r2, [r3, #20]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f042 0201 	orr.w	r2, r2, #1
 800a9dc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	68da      	ldr	r2, [r3, #12]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f042 0220 	orr.w	r2, r2, #32
 800a9ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a9ee:	2300      	movs	r3, #0
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3714      	adds	r7, #20
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bc80      	pop	{r7}
 800a9f8:	4770      	bx	lr

0800a9fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9fa:	b480      	push	{r7}
 800a9fc:	b095      	sub	sp, #84	@ 0x54
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	330c      	adds	r3, #12
 800aa08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa0c:	e853 3f00 	ldrex	r3, [r3]
 800aa10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aa12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	330c      	adds	r3, #12
 800aa20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aa22:	643a      	str	r2, [r7, #64]	@ 0x40
 800aa24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa2a:	e841 2300 	strex	r3, r2, [r1]
 800aa2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d1e5      	bne.n	800aa02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	3314      	adds	r3, #20
 800aa3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa3e:	6a3b      	ldr	r3, [r7, #32]
 800aa40:	e853 3f00 	ldrex	r3, [r3]
 800aa44:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	f023 0301 	bic.w	r3, r3, #1
 800aa4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	3314      	adds	r3, #20
 800aa54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa5e:	e841 2300 	strex	r3, r2, [r1]
 800aa62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d1e5      	bne.n	800aa36 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	d119      	bne.n	800aaa6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	330c      	adds	r3, #12
 800aa78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	e853 3f00 	ldrex	r3, [r3]
 800aa80:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	f023 0310 	bic.w	r3, r3, #16
 800aa88:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	330c      	adds	r3, #12
 800aa90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa92:	61ba      	str	r2, [r7, #24]
 800aa94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa96:	6979      	ldr	r1, [r7, #20]
 800aa98:	69ba      	ldr	r2, [r7, #24]
 800aa9a:	e841 2300 	strex	r3, r2, [r1]
 800aa9e:	613b      	str	r3, [r7, #16]
   return(result);
 800aaa0:	693b      	ldr	r3, [r7, #16]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d1e5      	bne.n	800aa72 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2220      	movs	r2, #32
 800aaaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2200      	movs	r2, #0
 800aab2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800aab4:	bf00      	nop
 800aab6:	3754      	adds	r7, #84	@ 0x54
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bc80      	pop	{r7}
 800aabc:	4770      	bx	lr

0800aabe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aabe:	b580      	push	{r7, lr}
 800aac0:	b084      	sub	sp, #16
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2200      	movs	r2, #0
 800aad0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aad8:	68f8      	ldr	r0, [r7, #12]
 800aada:	f7ff fef3 	bl	800a8c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aade:	bf00      	nop
 800aae0:	3710      	adds	r7, #16
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aae6:	b480      	push	{r7}
 800aae8:	b085      	sub	sp, #20
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aaf4:	b2db      	uxtb	r3, r3
 800aaf6:	2b21      	cmp	r3, #33	@ 0x21
 800aaf8:	d13e      	bne.n	800ab78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab02:	d114      	bne.n	800ab2e <UART_Transmit_IT+0x48>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	691b      	ldr	r3, [r3, #16]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d110      	bne.n	800ab2e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6a1b      	ldr	r3, [r3, #32]
 800ab10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	881b      	ldrh	r3, [r3, #0]
 800ab16:	461a      	mov	r2, r3
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6a1b      	ldr	r3, [r3, #32]
 800ab26:	1c9a      	adds	r2, r3, #2
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	621a      	str	r2, [r3, #32]
 800ab2c:	e008      	b.n	800ab40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6a1b      	ldr	r3, [r3, #32]
 800ab32:	1c59      	adds	r1, r3, #1
 800ab34:	687a      	ldr	r2, [r7, #4]
 800ab36:	6211      	str	r1, [r2, #32]
 800ab38:	781a      	ldrb	r2, [r3, #0]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ab44:	b29b      	uxth	r3, r3
 800ab46:	3b01      	subs	r3, #1
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	687a      	ldr	r2, [r7, #4]
 800ab4c:	4619      	mov	r1, r3
 800ab4e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d10f      	bne.n	800ab74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	68da      	ldr	r2, [r3, #12]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ab62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	68da      	ldr	r2, [r3, #12]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ab72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ab74:	2300      	movs	r3, #0
 800ab76:	e000      	b.n	800ab7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ab78:	2302      	movs	r3, #2
  }
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3714      	adds	r7, #20
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bc80      	pop	{r7}
 800ab82:	4770      	bx	lr

0800ab84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68da      	ldr	r2, [r3, #12]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2220      	movs	r2, #32
 800aba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f7ff fe7b 	bl	800a8a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800abaa:	2300      	movs	r3, #0
}
 800abac:	4618      	mov	r0, r3
 800abae:	3708      	adds	r7, #8
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b08c      	sub	sp, #48	@ 0x30
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800abc2:	b2db      	uxtb	r3, r3
 800abc4:	2b22      	cmp	r3, #34	@ 0x22
 800abc6:	f040 80ae 	bne.w	800ad26 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	689b      	ldr	r3, [r3, #8]
 800abce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abd2:	d117      	bne.n	800ac04 <UART_Receive_IT+0x50>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	691b      	ldr	r3, [r3, #16]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d113      	bne.n	800ac04 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800abdc:	2300      	movs	r3, #0
 800abde:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	b29b      	uxth	r3, r3
 800abee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abf2:	b29a      	uxth	r2, r3
 800abf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abfc:	1c9a      	adds	r2, r3, #2
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	629a      	str	r2, [r3, #40]	@ 0x28
 800ac02:	e026      	b.n	800ac52 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac08:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	689b      	ldr	r3, [r3, #8]
 800ac12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac16:	d007      	beq.n	800ac28 <UART_Receive_IT+0x74>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	689b      	ldr	r3, [r3, #8]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d10a      	bne.n	800ac36 <UART_Receive_IT+0x82>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	691b      	ldr	r3, [r3, #16]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d106      	bne.n	800ac36 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	685b      	ldr	r3, [r3, #4]
 800ac2e:	b2da      	uxtb	r2, r3
 800ac30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac32:	701a      	strb	r2, [r3, #0]
 800ac34:	e008      	b.n	800ac48 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	b2db      	uxtb	r3, r3
 800ac3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac42:	b2da      	uxtb	r2, r3
 800ac44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac46:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac4c:	1c5a      	adds	r2, r3, #1
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	3b01      	subs	r3, #1
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	687a      	ldr	r2, [r7, #4]
 800ac5e:	4619      	mov	r1, r3
 800ac60:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d15d      	bne.n	800ad22 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	68da      	ldr	r2, [r3, #12]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f022 0220 	bic.w	r2, r2, #32
 800ac74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	68da      	ldr	r2, [r3, #12]
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ac84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	695a      	ldr	r2, [r3, #20]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f022 0201 	bic.w	r2, r2, #1
 800ac94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2220      	movs	r2, #32
 800ac9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d135      	bne.n	800ad18 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2200      	movs	r2, #0
 800acb0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	330c      	adds	r3, #12
 800acb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	e853 3f00 	ldrex	r3, [r3]
 800acc0:	613b      	str	r3, [r7, #16]
   return(result);
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	f023 0310 	bic.w	r3, r3, #16
 800acc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	330c      	adds	r3, #12
 800acd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acd2:	623a      	str	r2, [r7, #32]
 800acd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd6:	69f9      	ldr	r1, [r7, #28]
 800acd8:	6a3a      	ldr	r2, [r7, #32]
 800acda:	e841 2300 	strex	r3, r2, [r1]
 800acde:	61bb      	str	r3, [r7, #24]
   return(result);
 800ace0:	69bb      	ldr	r3, [r7, #24]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d1e5      	bne.n	800acb2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f003 0310 	and.w	r3, r3, #16
 800acf0:	2b10      	cmp	r3, #16
 800acf2:	d10a      	bne.n	800ad0a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800acf4:	2300      	movs	r3, #0
 800acf6:	60fb      	str	r3, [r7, #12]
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	60fb      	str	r3, [r7, #12]
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	685b      	ldr	r3, [r3, #4]
 800ad06:	60fb      	str	r3, [r7, #12]
 800ad08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ad0e:	4619      	mov	r1, r3
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f7fa f97b 	bl	800500c <HAL_UARTEx_RxEventCallback>
 800ad16:	e002      	b.n	800ad1e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ad18:	6878      	ldr	r0, [r7, #4]
 800ad1a:	f7ff fdca 	bl	800a8b2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	e002      	b.n	800ad28 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800ad22:	2300      	movs	r3, #0
 800ad24:	e000      	b.n	800ad28 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800ad26:	2302      	movs	r3, #2
  }
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3730      	adds	r7, #48	@ 0x30
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b084      	sub	sp, #16
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	691b      	ldr	r3, [r3, #16]
 800ad3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	68da      	ldr	r2, [r3, #12]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	430a      	orrs	r2, r1
 800ad4c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	689a      	ldr	r2, [r3, #8]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	691b      	ldr	r3, [r3, #16]
 800ad56:	431a      	orrs	r2, r3
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	695b      	ldr	r3, [r3, #20]
 800ad5c:	4313      	orrs	r3, r2
 800ad5e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	68db      	ldr	r3, [r3, #12]
 800ad66:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800ad6a:	f023 030c 	bic.w	r3, r3, #12
 800ad6e:	687a      	ldr	r2, [r7, #4]
 800ad70:	6812      	ldr	r2, [r2, #0]
 800ad72:	68b9      	ldr	r1, [r7, #8]
 800ad74:	430b      	orrs	r3, r1
 800ad76:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	695b      	ldr	r3, [r3, #20]
 800ad7e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	699a      	ldr	r2, [r3, #24]
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	430a      	orrs	r2, r1
 800ad8c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4a2c      	ldr	r2, [pc, #176]	@ (800ae44 <UART_SetConfig+0x114>)
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d103      	bne.n	800ada0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800ad98:	f7fd fed8 	bl	8008b4c <HAL_RCC_GetPCLK2Freq>
 800ad9c:	60f8      	str	r0, [r7, #12]
 800ad9e:	e002      	b.n	800ada6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800ada0:	f7fd fec0 	bl	8008b24 <HAL_RCC_GetPCLK1Freq>
 800ada4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ada6:	68fa      	ldr	r2, [r7, #12]
 800ada8:	4613      	mov	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	4413      	add	r3, r2
 800adae:	009a      	lsls	r2, r3, #2
 800adb0:	441a      	add	r2, r3
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800adbc:	4a22      	ldr	r2, [pc, #136]	@ (800ae48 <UART_SetConfig+0x118>)
 800adbe:	fba2 2303 	umull	r2, r3, r2, r3
 800adc2:	095b      	lsrs	r3, r3, #5
 800adc4:	0119      	lsls	r1, r3, #4
 800adc6:	68fa      	ldr	r2, [r7, #12]
 800adc8:	4613      	mov	r3, r2
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	4413      	add	r3, r2
 800adce:	009a      	lsls	r2, r3, #2
 800add0:	441a      	add	r2, r3
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	009b      	lsls	r3, r3, #2
 800add8:	fbb2 f2f3 	udiv	r2, r2, r3
 800addc:	4b1a      	ldr	r3, [pc, #104]	@ (800ae48 <UART_SetConfig+0x118>)
 800adde:	fba3 0302 	umull	r0, r3, r3, r2
 800ade2:	095b      	lsrs	r3, r3, #5
 800ade4:	2064      	movs	r0, #100	@ 0x64
 800ade6:	fb00 f303 	mul.w	r3, r0, r3
 800adea:	1ad3      	subs	r3, r2, r3
 800adec:	011b      	lsls	r3, r3, #4
 800adee:	3332      	adds	r3, #50	@ 0x32
 800adf0:	4a15      	ldr	r2, [pc, #84]	@ (800ae48 <UART_SetConfig+0x118>)
 800adf2:	fba2 2303 	umull	r2, r3, r2, r3
 800adf6:	095b      	lsrs	r3, r3, #5
 800adf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800adfc:	4419      	add	r1, r3
 800adfe:	68fa      	ldr	r2, [r7, #12]
 800ae00:	4613      	mov	r3, r2
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	4413      	add	r3, r2
 800ae06:	009a      	lsls	r2, r3, #2
 800ae08:	441a      	add	r2, r3
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	fbb2 f2f3 	udiv	r2, r2, r3
 800ae14:	4b0c      	ldr	r3, [pc, #48]	@ (800ae48 <UART_SetConfig+0x118>)
 800ae16:	fba3 0302 	umull	r0, r3, r3, r2
 800ae1a:	095b      	lsrs	r3, r3, #5
 800ae1c:	2064      	movs	r0, #100	@ 0x64
 800ae1e:	fb00 f303 	mul.w	r3, r0, r3
 800ae22:	1ad3      	subs	r3, r2, r3
 800ae24:	011b      	lsls	r3, r3, #4
 800ae26:	3332      	adds	r3, #50	@ 0x32
 800ae28:	4a07      	ldr	r2, [pc, #28]	@ (800ae48 <UART_SetConfig+0x118>)
 800ae2a:	fba2 2303 	umull	r2, r3, r2, r3
 800ae2e:	095b      	lsrs	r3, r3, #5
 800ae30:	f003 020f 	and.w	r2, r3, #15
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	440a      	add	r2, r1
 800ae3a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800ae3c:	bf00      	nop
 800ae3e:	3710      	adds	r7, #16
 800ae40:	46bd      	mov	sp, r7
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	40013800 	.word	0x40013800
 800ae48:	51eb851f 	.word	0x51eb851f

0800ae4c <atof>:
 800ae4c:	2100      	movs	r1, #0
 800ae4e:	f000 be67 	b.w	800bb20 <strtod>
	...

0800ae54 <srand>:
 800ae54:	b538      	push	{r3, r4, r5, lr}
 800ae56:	4b10      	ldr	r3, [pc, #64]	@ (800ae98 <srand+0x44>)
 800ae58:	4604      	mov	r4, r0
 800ae5a:	681d      	ldr	r5, [r3, #0]
 800ae5c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800ae5e:	b9b3      	cbnz	r3, 800ae8e <srand+0x3a>
 800ae60:	2018      	movs	r0, #24
 800ae62:	f002 fefb 	bl	800dc5c <malloc>
 800ae66:	4602      	mov	r2, r0
 800ae68:	6328      	str	r0, [r5, #48]	@ 0x30
 800ae6a:	b920      	cbnz	r0, 800ae76 <srand+0x22>
 800ae6c:	2146      	movs	r1, #70	@ 0x46
 800ae6e:	4b0b      	ldr	r3, [pc, #44]	@ (800ae9c <srand+0x48>)
 800ae70:	480b      	ldr	r0, [pc, #44]	@ (800aea0 <srand+0x4c>)
 800ae72:	f001 fcf7 	bl	800c864 <__assert_func>
 800ae76:	490b      	ldr	r1, [pc, #44]	@ (800aea4 <srand+0x50>)
 800ae78:	4b0b      	ldr	r3, [pc, #44]	@ (800aea8 <srand+0x54>)
 800ae7a:	e9c0 1300 	strd	r1, r3, [r0]
 800ae7e:	4b0b      	ldr	r3, [pc, #44]	@ (800aeac <srand+0x58>)
 800ae80:	2100      	movs	r1, #0
 800ae82:	6083      	str	r3, [r0, #8]
 800ae84:	230b      	movs	r3, #11
 800ae86:	8183      	strh	r3, [r0, #12]
 800ae88:	2001      	movs	r0, #1
 800ae8a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800ae92:	611c      	str	r4, [r3, #16]
 800ae94:	615a      	str	r2, [r3, #20]
 800ae96:	bd38      	pop	{r3, r4, r5, pc}
 800ae98:	200001dc 	.word	0x200001dc
 800ae9c:	0800f8ca 	.word	0x0800f8ca
 800aea0:	0800f8e1 	.word	0x0800f8e1
 800aea4:	abcd330e 	.word	0xabcd330e
 800aea8:	e66d1234 	.word	0xe66d1234
 800aeac:	0005deec 	.word	0x0005deec

0800aeb0 <rand>:
 800aeb0:	4b16      	ldr	r3, [pc, #88]	@ (800af0c <rand+0x5c>)
 800aeb2:	b510      	push	{r4, lr}
 800aeb4:	681c      	ldr	r4, [r3, #0]
 800aeb6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aeb8:	b9b3      	cbnz	r3, 800aee8 <rand+0x38>
 800aeba:	2018      	movs	r0, #24
 800aebc:	f002 fece 	bl	800dc5c <malloc>
 800aec0:	4602      	mov	r2, r0
 800aec2:	6320      	str	r0, [r4, #48]	@ 0x30
 800aec4:	b920      	cbnz	r0, 800aed0 <rand+0x20>
 800aec6:	2152      	movs	r1, #82	@ 0x52
 800aec8:	4b11      	ldr	r3, [pc, #68]	@ (800af10 <rand+0x60>)
 800aeca:	4812      	ldr	r0, [pc, #72]	@ (800af14 <rand+0x64>)
 800aecc:	f001 fcca 	bl	800c864 <__assert_func>
 800aed0:	4911      	ldr	r1, [pc, #68]	@ (800af18 <rand+0x68>)
 800aed2:	4b12      	ldr	r3, [pc, #72]	@ (800af1c <rand+0x6c>)
 800aed4:	e9c0 1300 	strd	r1, r3, [r0]
 800aed8:	4b11      	ldr	r3, [pc, #68]	@ (800af20 <rand+0x70>)
 800aeda:	2100      	movs	r1, #0
 800aedc:	6083      	str	r3, [r0, #8]
 800aede:	230b      	movs	r3, #11
 800aee0:	8183      	strh	r3, [r0, #12]
 800aee2:	2001      	movs	r0, #1
 800aee4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800aee8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aeea:	480e      	ldr	r0, [pc, #56]	@ (800af24 <rand+0x74>)
 800aeec:	690b      	ldr	r3, [r1, #16]
 800aeee:	694c      	ldr	r4, [r1, #20]
 800aef0:	4358      	muls	r0, r3
 800aef2:	4a0d      	ldr	r2, [pc, #52]	@ (800af28 <rand+0x78>)
 800aef4:	fb02 0004 	mla	r0, r2, r4, r0
 800aef8:	fba3 3202 	umull	r3, r2, r3, r2
 800aefc:	3301      	adds	r3, #1
 800aefe:	eb40 0002 	adc.w	r0, r0, r2
 800af02:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800af06:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800af0a:	bd10      	pop	{r4, pc}
 800af0c:	200001dc 	.word	0x200001dc
 800af10:	0800f8ca 	.word	0x0800f8ca
 800af14:	0800f8e1 	.word	0x0800f8e1
 800af18:	abcd330e 	.word	0xabcd330e
 800af1c:	e66d1234 	.word	0xe66d1234
 800af20:	0005deec 	.word	0x0005deec
 800af24:	5851f42d 	.word	0x5851f42d
 800af28:	4c957f2d 	.word	0x4c957f2d

0800af2c <sulp>:
 800af2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af30:	460f      	mov	r7, r1
 800af32:	4690      	mov	r8, r2
 800af34:	f003 fac6 	bl	800e4c4 <__ulp>
 800af38:	4604      	mov	r4, r0
 800af3a:	460d      	mov	r5, r1
 800af3c:	f1b8 0f00 	cmp.w	r8, #0
 800af40:	d011      	beq.n	800af66 <sulp+0x3a>
 800af42:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800af46:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	dd0b      	ble.n	800af66 <sulp+0x3a>
 800af4e:	2400      	movs	r4, #0
 800af50:	051b      	lsls	r3, r3, #20
 800af52:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800af56:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800af5a:	4622      	mov	r2, r4
 800af5c:	462b      	mov	r3, r5
 800af5e:	f7f5 fabb 	bl	80004d8 <__aeabi_dmul>
 800af62:	4604      	mov	r4, r0
 800af64:	460d      	mov	r5, r1
 800af66:	4620      	mov	r0, r4
 800af68:	4629      	mov	r1, r5
 800af6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800af70 <_strtod_l>:
 800af70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af74:	b09f      	sub	sp, #124	@ 0x7c
 800af76:	9217      	str	r2, [sp, #92]	@ 0x5c
 800af78:	2200      	movs	r2, #0
 800af7a:	460c      	mov	r4, r1
 800af7c:	921a      	str	r2, [sp, #104]	@ 0x68
 800af7e:	f04f 0a00 	mov.w	sl, #0
 800af82:	f04f 0b00 	mov.w	fp, #0
 800af86:	460a      	mov	r2, r1
 800af88:	9005      	str	r0, [sp, #20]
 800af8a:	9219      	str	r2, [sp, #100]	@ 0x64
 800af8c:	7811      	ldrb	r1, [r2, #0]
 800af8e:	292b      	cmp	r1, #43	@ 0x2b
 800af90:	d048      	beq.n	800b024 <_strtod_l+0xb4>
 800af92:	d836      	bhi.n	800b002 <_strtod_l+0x92>
 800af94:	290d      	cmp	r1, #13
 800af96:	d830      	bhi.n	800affa <_strtod_l+0x8a>
 800af98:	2908      	cmp	r1, #8
 800af9a:	d830      	bhi.n	800affe <_strtod_l+0x8e>
 800af9c:	2900      	cmp	r1, #0
 800af9e:	d039      	beq.n	800b014 <_strtod_l+0xa4>
 800afa0:	2200      	movs	r2, #0
 800afa2:	920e      	str	r2, [sp, #56]	@ 0x38
 800afa4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800afa6:	782a      	ldrb	r2, [r5, #0]
 800afa8:	2a30      	cmp	r2, #48	@ 0x30
 800afaa:	f040 80b0 	bne.w	800b10e <_strtod_l+0x19e>
 800afae:	786a      	ldrb	r2, [r5, #1]
 800afb0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800afb4:	2a58      	cmp	r2, #88	@ 0x58
 800afb6:	d16c      	bne.n	800b092 <_strtod_l+0x122>
 800afb8:	9302      	str	r3, [sp, #8]
 800afba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afbc:	4a8f      	ldr	r2, [pc, #572]	@ (800b1fc <_strtod_l+0x28c>)
 800afbe:	9301      	str	r3, [sp, #4]
 800afc0:	ab1a      	add	r3, sp, #104	@ 0x68
 800afc2:	9300      	str	r3, [sp, #0]
 800afc4:	9805      	ldr	r0, [sp, #20]
 800afc6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800afc8:	a919      	add	r1, sp, #100	@ 0x64
 800afca:	f002 fb75 	bl	800d6b8 <__gethex>
 800afce:	f010 060f 	ands.w	r6, r0, #15
 800afd2:	4604      	mov	r4, r0
 800afd4:	d005      	beq.n	800afe2 <_strtod_l+0x72>
 800afd6:	2e06      	cmp	r6, #6
 800afd8:	d126      	bne.n	800b028 <_strtod_l+0xb8>
 800afda:	2300      	movs	r3, #0
 800afdc:	3501      	adds	r5, #1
 800afde:	9519      	str	r5, [sp, #100]	@ 0x64
 800afe0:	930e      	str	r3, [sp, #56]	@ 0x38
 800afe2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	f040 8582 	bne.w	800baee <_strtod_l+0xb7e>
 800afea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afec:	b1bb      	cbz	r3, 800b01e <_strtod_l+0xae>
 800afee:	4650      	mov	r0, sl
 800aff0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800aff4:	b01f      	add	sp, #124	@ 0x7c
 800aff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affa:	2920      	cmp	r1, #32
 800affc:	d1d0      	bne.n	800afa0 <_strtod_l+0x30>
 800affe:	3201      	adds	r2, #1
 800b000:	e7c3      	b.n	800af8a <_strtod_l+0x1a>
 800b002:	292d      	cmp	r1, #45	@ 0x2d
 800b004:	d1cc      	bne.n	800afa0 <_strtod_l+0x30>
 800b006:	2101      	movs	r1, #1
 800b008:	910e      	str	r1, [sp, #56]	@ 0x38
 800b00a:	1c51      	adds	r1, r2, #1
 800b00c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b00e:	7852      	ldrb	r2, [r2, #1]
 800b010:	2a00      	cmp	r2, #0
 800b012:	d1c7      	bne.n	800afa4 <_strtod_l+0x34>
 800b014:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b016:	9419      	str	r4, [sp, #100]	@ 0x64
 800b018:	2b00      	cmp	r3, #0
 800b01a:	f040 8566 	bne.w	800baea <_strtod_l+0xb7a>
 800b01e:	4650      	mov	r0, sl
 800b020:	4659      	mov	r1, fp
 800b022:	e7e7      	b.n	800aff4 <_strtod_l+0x84>
 800b024:	2100      	movs	r1, #0
 800b026:	e7ef      	b.n	800b008 <_strtod_l+0x98>
 800b028:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b02a:	b13a      	cbz	r2, 800b03c <_strtod_l+0xcc>
 800b02c:	2135      	movs	r1, #53	@ 0x35
 800b02e:	a81c      	add	r0, sp, #112	@ 0x70
 800b030:	f003 fb38 	bl	800e6a4 <__copybits>
 800b034:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b036:	9805      	ldr	r0, [sp, #20]
 800b038:	f002 ff18 	bl	800de6c <_Bfree>
 800b03c:	3e01      	subs	r6, #1
 800b03e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b040:	2e04      	cmp	r6, #4
 800b042:	d806      	bhi.n	800b052 <_strtod_l+0xe2>
 800b044:	e8df f006 	tbb	[pc, r6]
 800b048:	201d0314 	.word	0x201d0314
 800b04c:	14          	.byte	0x14
 800b04d:	00          	.byte	0x00
 800b04e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b052:	05e1      	lsls	r1, r4, #23
 800b054:	bf48      	it	mi
 800b056:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b05a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b05e:	0d1b      	lsrs	r3, r3, #20
 800b060:	051b      	lsls	r3, r3, #20
 800b062:	2b00      	cmp	r3, #0
 800b064:	d1bd      	bne.n	800afe2 <_strtod_l+0x72>
 800b066:	f001 fba5 	bl	800c7b4 <__errno>
 800b06a:	2322      	movs	r3, #34	@ 0x22
 800b06c:	6003      	str	r3, [r0, #0]
 800b06e:	e7b8      	b.n	800afe2 <_strtod_l+0x72>
 800b070:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b074:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b078:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b07c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b080:	e7e7      	b.n	800b052 <_strtod_l+0xe2>
 800b082:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b200 <_strtod_l+0x290>
 800b086:	e7e4      	b.n	800b052 <_strtod_l+0xe2>
 800b088:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b08c:	f04f 3aff 	mov.w	sl, #4294967295
 800b090:	e7df      	b.n	800b052 <_strtod_l+0xe2>
 800b092:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b094:	1c5a      	adds	r2, r3, #1
 800b096:	9219      	str	r2, [sp, #100]	@ 0x64
 800b098:	785b      	ldrb	r3, [r3, #1]
 800b09a:	2b30      	cmp	r3, #48	@ 0x30
 800b09c:	d0f9      	beq.n	800b092 <_strtod_l+0x122>
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d09f      	beq.n	800afe2 <_strtod_l+0x72>
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	2700      	movs	r7, #0
 800b0a6:	220a      	movs	r2, #10
 800b0a8:	46b9      	mov	r9, r7
 800b0aa:	9308      	str	r3, [sp, #32]
 800b0ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b0ae:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b0b0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b0b2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b0b4:	7805      	ldrb	r5, [r0, #0]
 800b0b6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b0ba:	b2d9      	uxtb	r1, r3
 800b0bc:	2909      	cmp	r1, #9
 800b0be:	d928      	bls.n	800b112 <_strtod_l+0x1a2>
 800b0c0:	2201      	movs	r2, #1
 800b0c2:	4950      	ldr	r1, [pc, #320]	@ (800b204 <_strtod_l+0x294>)
 800b0c4:	f001 faf1 	bl	800c6aa <strncmp>
 800b0c8:	2800      	cmp	r0, #0
 800b0ca:	d032      	beq.n	800b132 <_strtod_l+0x1c2>
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	462a      	mov	r2, r5
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	464d      	mov	r5, r9
 800b0d4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b0d6:	2a65      	cmp	r2, #101	@ 0x65
 800b0d8:	d001      	beq.n	800b0de <_strtod_l+0x16e>
 800b0da:	2a45      	cmp	r2, #69	@ 0x45
 800b0dc:	d114      	bne.n	800b108 <_strtod_l+0x198>
 800b0de:	b91d      	cbnz	r5, 800b0e8 <_strtod_l+0x178>
 800b0e0:	9a08      	ldr	r2, [sp, #32]
 800b0e2:	4302      	orrs	r2, r0
 800b0e4:	d096      	beq.n	800b014 <_strtod_l+0xa4>
 800b0e6:	2500      	movs	r5, #0
 800b0e8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b0ea:	1c62      	adds	r2, r4, #1
 800b0ec:	9219      	str	r2, [sp, #100]	@ 0x64
 800b0ee:	7862      	ldrb	r2, [r4, #1]
 800b0f0:	2a2b      	cmp	r2, #43	@ 0x2b
 800b0f2:	d07a      	beq.n	800b1ea <_strtod_l+0x27a>
 800b0f4:	2a2d      	cmp	r2, #45	@ 0x2d
 800b0f6:	d07e      	beq.n	800b1f6 <_strtod_l+0x286>
 800b0f8:	f04f 0c00 	mov.w	ip, #0
 800b0fc:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b100:	2909      	cmp	r1, #9
 800b102:	f240 8085 	bls.w	800b210 <_strtod_l+0x2a0>
 800b106:	9419      	str	r4, [sp, #100]	@ 0x64
 800b108:	f04f 0800 	mov.w	r8, #0
 800b10c:	e0a5      	b.n	800b25a <_strtod_l+0x2ea>
 800b10e:	2300      	movs	r3, #0
 800b110:	e7c8      	b.n	800b0a4 <_strtod_l+0x134>
 800b112:	f1b9 0f08 	cmp.w	r9, #8
 800b116:	bfd8      	it	le
 800b118:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b11a:	f100 0001 	add.w	r0, r0, #1
 800b11e:	bfd6      	itet	le
 800b120:	fb02 3301 	mlale	r3, r2, r1, r3
 800b124:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b128:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b12a:	f109 0901 	add.w	r9, r9, #1
 800b12e:	9019      	str	r0, [sp, #100]	@ 0x64
 800b130:	e7bf      	b.n	800b0b2 <_strtod_l+0x142>
 800b132:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b134:	1c5a      	adds	r2, r3, #1
 800b136:	9219      	str	r2, [sp, #100]	@ 0x64
 800b138:	785a      	ldrb	r2, [r3, #1]
 800b13a:	f1b9 0f00 	cmp.w	r9, #0
 800b13e:	d03b      	beq.n	800b1b8 <_strtod_l+0x248>
 800b140:	464d      	mov	r5, r9
 800b142:	900a      	str	r0, [sp, #40]	@ 0x28
 800b144:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b148:	2b09      	cmp	r3, #9
 800b14a:	d912      	bls.n	800b172 <_strtod_l+0x202>
 800b14c:	2301      	movs	r3, #1
 800b14e:	e7c2      	b.n	800b0d6 <_strtod_l+0x166>
 800b150:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b152:	3001      	adds	r0, #1
 800b154:	1c5a      	adds	r2, r3, #1
 800b156:	9219      	str	r2, [sp, #100]	@ 0x64
 800b158:	785a      	ldrb	r2, [r3, #1]
 800b15a:	2a30      	cmp	r2, #48	@ 0x30
 800b15c:	d0f8      	beq.n	800b150 <_strtod_l+0x1e0>
 800b15e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b162:	2b08      	cmp	r3, #8
 800b164:	f200 84c8 	bhi.w	800baf8 <_strtod_l+0xb88>
 800b168:	900a      	str	r0, [sp, #40]	@ 0x28
 800b16a:	2000      	movs	r0, #0
 800b16c:	4605      	mov	r5, r0
 800b16e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b170:	930c      	str	r3, [sp, #48]	@ 0x30
 800b172:	3a30      	subs	r2, #48	@ 0x30
 800b174:	f100 0301 	add.w	r3, r0, #1
 800b178:	d018      	beq.n	800b1ac <_strtod_l+0x23c>
 800b17a:	462e      	mov	r6, r5
 800b17c:	f04f 0e0a 	mov.w	lr, #10
 800b180:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b182:	4419      	add	r1, r3
 800b184:	910a      	str	r1, [sp, #40]	@ 0x28
 800b186:	1c71      	adds	r1, r6, #1
 800b188:	eba1 0c05 	sub.w	ip, r1, r5
 800b18c:	4563      	cmp	r3, ip
 800b18e:	dc15      	bgt.n	800b1bc <_strtod_l+0x24c>
 800b190:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b194:	182b      	adds	r3, r5, r0
 800b196:	2b08      	cmp	r3, #8
 800b198:	f105 0501 	add.w	r5, r5, #1
 800b19c:	4405      	add	r5, r0
 800b19e:	dc1a      	bgt.n	800b1d6 <_strtod_l+0x266>
 800b1a0:	230a      	movs	r3, #10
 800b1a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b1a4:	fb03 2301 	mla	r3, r3, r1, r2
 800b1a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	1c51      	adds	r1, r2, #1
 800b1b2:	9119      	str	r1, [sp, #100]	@ 0x64
 800b1b4:	7852      	ldrb	r2, [r2, #1]
 800b1b6:	e7c5      	b.n	800b144 <_strtod_l+0x1d4>
 800b1b8:	4648      	mov	r0, r9
 800b1ba:	e7ce      	b.n	800b15a <_strtod_l+0x1ea>
 800b1bc:	2e08      	cmp	r6, #8
 800b1be:	dc05      	bgt.n	800b1cc <_strtod_l+0x25c>
 800b1c0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b1c2:	fb0e f606 	mul.w	r6, lr, r6
 800b1c6:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b1c8:	460e      	mov	r6, r1
 800b1ca:	e7dc      	b.n	800b186 <_strtod_l+0x216>
 800b1cc:	2910      	cmp	r1, #16
 800b1ce:	bfd8      	it	le
 800b1d0:	fb0e f707 	mulle.w	r7, lr, r7
 800b1d4:	e7f8      	b.n	800b1c8 <_strtod_l+0x258>
 800b1d6:	2b0f      	cmp	r3, #15
 800b1d8:	bfdc      	itt	le
 800b1da:	230a      	movle	r3, #10
 800b1dc:	fb03 2707 	mlale	r7, r3, r7, r2
 800b1e0:	e7e3      	b.n	800b1aa <_strtod_l+0x23a>
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	e77a      	b.n	800b0e0 <_strtod_l+0x170>
 800b1ea:	f04f 0c00 	mov.w	ip, #0
 800b1ee:	1ca2      	adds	r2, r4, #2
 800b1f0:	9219      	str	r2, [sp, #100]	@ 0x64
 800b1f2:	78a2      	ldrb	r2, [r4, #2]
 800b1f4:	e782      	b.n	800b0fc <_strtod_l+0x18c>
 800b1f6:	f04f 0c01 	mov.w	ip, #1
 800b1fa:	e7f8      	b.n	800b1ee <_strtod_l+0x27e>
 800b1fc:	0800fb08 	.word	0x0800fb08
 800b200:	7ff00000 	.word	0x7ff00000
 800b204:	0800f939 	.word	0x0800f939
 800b208:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b20a:	1c51      	adds	r1, r2, #1
 800b20c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b20e:	7852      	ldrb	r2, [r2, #1]
 800b210:	2a30      	cmp	r2, #48	@ 0x30
 800b212:	d0f9      	beq.n	800b208 <_strtod_l+0x298>
 800b214:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b218:	2908      	cmp	r1, #8
 800b21a:	f63f af75 	bhi.w	800b108 <_strtod_l+0x198>
 800b21e:	f04f 080a 	mov.w	r8, #10
 800b222:	3a30      	subs	r2, #48	@ 0x30
 800b224:	9209      	str	r2, [sp, #36]	@ 0x24
 800b226:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b228:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b22a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b22c:	1c56      	adds	r6, r2, #1
 800b22e:	9619      	str	r6, [sp, #100]	@ 0x64
 800b230:	7852      	ldrb	r2, [r2, #1]
 800b232:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b236:	f1be 0f09 	cmp.w	lr, #9
 800b23a:	d939      	bls.n	800b2b0 <_strtod_l+0x340>
 800b23c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b23e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b242:	1a76      	subs	r6, r6, r1
 800b244:	2e08      	cmp	r6, #8
 800b246:	dc03      	bgt.n	800b250 <_strtod_l+0x2e0>
 800b248:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b24a:	4588      	cmp	r8, r1
 800b24c:	bfa8      	it	ge
 800b24e:	4688      	movge	r8, r1
 800b250:	f1bc 0f00 	cmp.w	ip, #0
 800b254:	d001      	beq.n	800b25a <_strtod_l+0x2ea>
 800b256:	f1c8 0800 	rsb	r8, r8, #0
 800b25a:	2d00      	cmp	r5, #0
 800b25c:	d14e      	bne.n	800b2fc <_strtod_l+0x38c>
 800b25e:	9908      	ldr	r1, [sp, #32]
 800b260:	4308      	orrs	r0, r1
 800b262:	f47f aebe 	bne.w	800afe2 <_strtod_l+0x72>
 800b266:	2b00      	cmp	r3, #0
 800b268:	f47f aed4 	bne.w	800b014 <_strtod_l+0xa4>
 800b26c:	2a69      	cmp	r2, #105	@ 0x69
 800b26e:	d028      	beq.n	800b2c2 <_strtod_l+0x352>
 800b270:	dc25      	bgt.n	800b2be <_strtod_l+0x34e>
 800b272:	2a49      	cmp	r2, #73	@ 0x49
 800b274:	d025      	beq.n	800b2c2 <_strtod_l+0x352>
 800b276:	2a4e      	cmp	r2, #78	@ 0x4e
 800b278:	f47f aecc 	bne.w	800b014 <_strtod_l+0xa4>
 800b27c:	4999      	ldr	r1, [pc, #612]	@ (800b4e4 <_strtod_l+0x574>)
 800b27e:	a819      	add	r0, sp, #100	@ 0x64
 800b280:	f002 fc3c 	bl	800dafc <__match>
 800b284:	2800      	cmp	r0, #0
 800b286:	f43f aec5 	beq.w	800b014 <_strtod_l+0xa4>
 800b28a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	2b28      	cmp	r3, #40	@ 0x28
 800b290:	d12e      	bne.n	800b2f0 <_strtod_l+0x380>
 800b292:	4995      	ldr	r1, [pc, #596]	@ (800b4e8 <_strtod_l+0x578>)
 800b294:	aa1c      	add	r2, sp, #112	@ 0x70
 800b296:	a819      	add	r0, sp, #100	@ 0x64
 800b298:	f002 fc44 	bl	800db24 <__hexnan>
 800b29c:	2805      	cmp	r0, #5
 800b29e:	d127      	bne.n	800b2f0 <_strtod_l+0x380>
 800b2a0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b2a2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b2a6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b2aa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b2ae:	e698      	b.n	800afe2 <_strtod_l+0x72>
 800b2b0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b2b2:	fb08 2101 	mla	r1, r8, r1, r2
 800b2b6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b2ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2bc:	e7b5      	b.n	800b22a <_strtod_l+0x2ba>
 800b2be:	2a6e      	cmp	r2, #110	@ 0x6e
 800b2c0:	e7da      	b.n	800b278 <_strtod_l+0x308>
 800b2c2:	498a      	ldr	r1, [pc, #552]	@ (800b4ec <_strtod_l+0x57c>)
 800b2c4:	a819      	add	r0, sp, #100	@ 0x64
 800b2c6:	f002 fc19 	bl	800dafc <__match>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	f43f aea2 	beq.w	800b014 <_strtod_l+0xa4>
 800b2d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b2d2:	4987      	ldr	r1, [pc, #540]	@ (800b4f0 <_strtod_l+0x580>)
 800b2d4:	3b01      	subs	r3, #1
 800b2d6:	a819      	add	r0, sp, #100	@ 0x64
 800b2d8:	9319      	str	r3, [sp, #100]	@ 0x64
 800b2da:	f002 fc0f 	bl	800dafc <__match>
 800b2de:	b910      	cbnz	r0, 800b2e6 <_strtod_l+0x376>
 800b2e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b2e2:	3301      	adds	r3, #1
 800b2e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b2e6:	f04f 0a00 	mov.w	sl, #0
 800b2ea:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800b4f4 <_strtod_l+0x584>
 800b2ee:	e678      	b.n	800afe2 <_strtod_l+0x72>
 800b2f0:	4881      	ldr	r0, [pc, #516]	@ (800b4f8 <_strtod_l+0x588>)
 800b2f2:	f001 fab1 	bl	800c858 <nan>
 800b2f6:	4682      	mov	sl, r0
 800b2f8:	468b      	mov	fp, r1
 800b2fa:	e672      	b.n	800afe2 <_strtod_l+0x72>
 800b2fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2fe:	f1b9 0f00 	cmp.w	r9, #0
 800b302:	bf08      	it	eq
 800b304:	46a9      	moveq	r9, r5
 800b306:	eba8 0303 	sub.w	r3, r8, r3
 800b30a:	2d10      	cmp	r5, #16
 800b30c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b30e:	462c      	mov	r4, r5
 800b310:	9309      	str	r3, [sp, #36]	@ 0x24
 800b312:	bfa8      	it	ge
 800b314:	2410      	movge	r4, #16
 800b316:	f7f5 f865 	bl	80003e4 <__aeabi_ui2d>
 800b31a:	2d09      	cmp	r5, #9
 800b31c:	4682      	mov	sl, r0
 800b31e:	468b      	mov	fp, r1
 800b320:	dc11      	bgt.n	800b346 <_strtod_l+0x3d6>
 800b322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b324:	2b00      	cmp	r3, #0
 800b326:	f43f ae5c 	beq.w	800afe2 <_strtod_l+0x72>
 800b32a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b32c:	dd76      	ble.n	800b41c <_strtod_l+0x4ac>
 800b32e:	2b16      	cmp	r3, #22
 800b330:	dc5d      	bgt.n	800b3ee <_strtod_l+0x47e>
 800b332:	4972      	ldr	r1, [pc, #456]	@ (800b4fc <_strtod_l+0x58c>)
 800b334:	4652      	mov	r2, sl
 800b336:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b33a:	465b      	mov	r3, fp
 800b33c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b340:	f7f5 f8ca 	bl	80004d8 <__aeabi_dmul>
 800b344:	e7d7      	b.n	800b2f6 <_strtod_l+0x386>
 800b346:	4b6d      	ldr	r3, [pc, #436]	@ (800b4fc <_strtod_l+0x58c>)
 800b348:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b34c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b350:	f7f5 f8c2 	bl	80004d8 <__aeabi_dmul>
 800b354:	4682      	mov	sl, r0
 800b356:	4638      	mov	r0, r7
 800b358:	468b      	mov	fp, r1
 800b35a:	f7f5 f843 	bl	80003e4 <__aeabi_ui2d>
 800b35e:	4602      	mov	r2, r0
 800b360:	460b      	mov	r3, r1
 800b362:	4650      	mov	r0, sl
 800b364:	4659      	mov	r1, fp
 800b366:	f7f4 ff01 	bl	800016c <__adddf3>
 800b36a:	2d0f      	cmp	r5, #15
 800b36c:	4682      	mov	sl, r0
 800b36e:	468b      	mov	fp, r1
 800b370:	ddd7      	ble.n	800b322 <_strtod_l+0x3b2>
 800b372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b374:	1b2c      	subs	r4, r5, r4
 800b376:	441c      	add	r4, r3
 800b378:	2c00      	cmp	r4, #0
 800b37a:	f340 8093 	ble.w	800b4a4 <_strtod_l+0x534>
 800b37e:	f014 030f 	ands.w	r3, r4, #15
 800b382:	d00a      	beq.n	800b39a <_strtod_l+0x42a>
 800b384:	495d      	ldr	r1, [pc, #372]	@ (800b4fc <_strtod_l+0x58c>)
 800b386:	4652      	mov	r2, sl
 800b388:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b38c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b390:	465b      	mov	r3, fp
 800b392:	f7f5 f8a1 	bl	80004d8 <__aeabi_dmul>
 800b396:	4682      	mov	sl, r0
 800b398:	468b      	mov	fp, r1
 800b39a:	f034 040f 	bics.w	r4, r4, #15
 800b39e:	d073      	beq.n	800b488 <_strtod_l+0x518>
 800b3a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b3a4:	dd49      	ble.n	800b43a <_strtod_l+0x4ca>
 800b3a6:	2400      	movs	r4, #0
 800b3a8:	46a0      	mov	r8, r4
 800b3aa:	46a1      	mov	r9, r4
 800b3ac:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b3ae:	2322      	movs	r3, #34	@ 0x22
 800b3b0:	f04f 0a00 	mov.w	sl, #0
 800b3b4:	9a05      	ldr	r2, [sp, #20]
 800b3b6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800b4f4 <_strtod_l+0x584>
 800b3ba:	6013      	str	r3, [r2, #0]
 800b3bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	f43f ae0f 	beq.w	800afe2 <_strtod_l+0x72>
 800b3c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b3c6:	9805      	ldr	r0, [sp, #20]
 800b3c8:	f002 fd50 	bl	800de6c <_Bfree>
 800b3cc:	4649      	mov	r1, r9
 800b3ce:	9805      	ldr	r0, [sp, #20]
 800b3d0:	f002 fd4c 	bl	800de6c <_Bfree>
 800b3d4:	4641      	mov	r1, r8
 800b3d6:	9805      	ldr	r0, [sp, #20]
 800b3d8:	f002 fd48 	bl	800de6c <_Bfree>
 800b3dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3de:	9805      	ldr	r0, [sp, #20]
 800b3e0:	f002 fd44 	bl	800de6c <_Bfree>
 800b3e4:	4621      	mov	r1, r4
 800b3e6:	9805      	ldr	r0, [sp, #20]
 800b3e8:	f002 fd40 	bl	800de6c <_Bfree>
 800b3ec:	e5f9      	b.n	800afe2 <_strtod_l+0x72>
 800b3ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b3f4:	4293      	cmp	r3, r2
 800b3f6:	dbbc      	blt.n	800b372 <_strtod_l+0x402>
 800b3f8:	4c40      	ldr	r4, [pc, #256]	@ (800b4fc <_strtod_l+0x58c>)
 800b3fa:	f1c5 050f 	rsb	r5, r5, #15
 800b3fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b402:	4652      	mov	r2, sl
 800b404:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b408:	465b      	mov	r3, fp
 800b40a:	f7f5 f865 	bl	80004d8 <__aeabi_dmul>
 800b40e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b410:	1b5d      	subs	r5, r3, r5
 800b412:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b416:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b41a:	e791      	b.n	800b340 <_strtod_l+0x3d0>
 800b41c:	3316      	adds	r3, #22
 800b41e:	dba8      	blt.n	800b372 <_strtod_l+0x402>
 800b420:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b422:	4650      	mov	r0, sl
 800b424:	eba3 0808 	sub.w	r8, r3, r8
 800b428:	4b34      	ldr	r3, [pc, #208]	@ (800b4fc <_strtod_l+0x58c>)
 800b42a:	4659      	mov	r1, fp
 800b42c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b430:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b434:	f7f5 f97a 	bl	800072c <__aeabi_ddiv>
 800b438:	e75d      	b.n	800b2f6 <_strtod_l+0x386>
 800b43a:	2300      	movs	r3, #0
 800b43c:	4650      	mov	r0, sl
 800b43e:	4659      	mov	r1, fp
 800b440:	461e      	mov	r6, r3
 800b442:	4f2f      	ldr	r7, [pc, #188]	@ (800b500 <_strtod_l+0x590>)
 800b444:	1124      	asrs	r4, r4, #4
 800b446:	2c01      	cmp	r4, #1
 800b448:	dc21      	bgt.n	800b48e <_strtod_l+0x51e>
 800b44a:	b10b      	cbz	r3, 800b450 <_strtod_l+0x4e0>
 800b44c:	4682      	mov	sl, r0
 800b44e:	468b      	mov	fp, r1
 800b450:	492b      	ldr	r1, [pc, #172]	@ (800b500 <_strtod_l+0x590>)
 800b452:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b456:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b45a:	4652      	mov	r2, sl
 800b45c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b460:	465b      	mov	r3, fp
 800b462:	f7f5 f839 	bl	80004d8 <__aeabi_dmul>
 800b466:	4b23      	ldr	r3, [pc, #140]	@ (800b4f4 <_strtod_l+0x584>)
 800b468:	460a      	mov	r2, r1
 800b46a:	400b      	ands	r3, r1
 800b46c:	4925      	ldr	r1, [pc, #148]	@ (800b504 <_strtod_l+0x594>)
 800b46e:	4682      	mov	sl, r0
 800b470:	428b      	cmp	r3, r1
 800b472:	d898      	bhi.n	800b3a6 <_strtod_l+0x436>
 800b474:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b478:	428b      	cmp	r3, r1
 800b47a:	bf86      	itte	hi
 800b47c:	f04f 3aff 	movhi.w	sl, #4294967295
 800b480:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800b508 <_strtod_l+0x598>
 800b484:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b488:	2300      	movs	r3, #0
 800b48a:	9308      	str	r3, [sp, #32]
 800b48c:	e076      	b.n	800b57c <_strtod_l+0x60c>
 800b48e:	07e2      	lsls	r2, r4, #31
 800b490:	d504      	bpl.n	800b49c <_strtod_l+0x52c>
 800b492:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b496:	f7f5 f81f 	bl	80004d8 <__aeabi_dmul>
 800b49a:	2301      	movs	r3, #1
 800b49c:	3601      	adds	r6, #1
 800b49e:	1064      	asrs	r4, r4, #1
 800b4a0:	3708      	adds	r7, #8
 800b4a2:	e7d0      	b.n	800b446 <_strtod_l+0x4d6>
 800b4a4:	d0f0      	beq.n	800b488 <_strtod_l+0x518>
 800b4a6:	4264      	negs	r4, r4
 800b4a8:	f014 020f 	ands.w	r2, r4, #15
 800b4ac:	d00a      	beq.n	800b4c4 <_strtod_l+0x554>
 800b4ae:	4b13      	ldr	r3, [pc, #76]	@ (800b4fc <_strtod_l+0x58c>)
 800b4b0:	4650      	mov	r0, sl
 800b4b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4b6:	4659      	mov	r1, fp
 800b4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4bc:	f7f5 f936 	bl	800072c <__aeabi_ddiv>
 800b4c0:	4682      	mov	sl, r0
 800b4c2:	468b      	mov	fp, r1
 800b4c4:	1124      	asrs	r4, r4, #4
 800b4c6:	d0df      	beq.n	800b488 <_strtod_l+0x518>
 800b4c8:	2c1f      	cmp	r4, #31
 800b4ca:	dd1f      	ble.n	800b50c <_strtod_l+0x59c>
 800b4cc:	2400      	movs	r4, #0
 800b4ce:	46a0      	mov	r8, r4
 800b4d0:	46a1      	mov	r9, r4
 800b4d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b4d4:	2322      	movs	r3, #34	@ 0x22
 800b4d6:	9a05      	ldr	r2, [sp, #20]
 800b4d8:	f04f 0a00 	mov.w	sl, #0
 800b4dc:	f04f 0b00 	mov.w	fp, #0
 800b4e0:	6013      	str	r3, [r2, #0]
 800b4e2:	e76b      	b.n	800b3bc <_strtod_l+0x44c>
 800b4e4:	0800f948 	.word	0x0800f948
 800b4e8:	0800faf4 	.word	0x0800faf4
 800b4ec:	0800f940 	.word	0x0800f940
 800b4f0:	0800f9b6 	.word	0x0800f9b6
 800b4f4:	7ff00000 	.word	0x7ff00000
 800b4f8:	0800f9b2 	.word	0x0800f9b2
 800b4fc:	0800fb80 	.word	0x0800fb80
 800b500:	0800fb58 	.word	0x0800fb58
 800b504:	7ca00000 	.word	0x7ca00000
 800b508:	7fefffff 	.word	0x7fefffff
 800b50c:	f014 0310 	ands.w	r3, r4, #16
 800b510:	bf18      	it	ne
 800b512:	236a      	movne	r3, #106	@ 0x6a
 800b514:	4650      	mov	r0, sl
 800b516:	9308      	str	r3, [sp, #32]
 800b518:	4659      	mov	r1, fp
 800b51a:	2300      	movs	r3, #0
 800b51c:	4e77      	ldr	r6, [pc, #476]	@ (800b6fc <_strtod_l+0x78c>)
 800b51e:	07e7      	lsls	r7, r4, #31
 800b520:	d504      	bpl.n	800b52c <_strtod_l+0x5bc>
 800b522:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b526:	f7f4 ffd7 	bl	80004d8 <__aeabi_dmul>
 800b52a:	2301      	movs	r3, #1
 800b52c:	1064      	asrs	r4, r4, #1
 800b52e:	f106 0608 	add.w	r6, r6, #8
 800b532:	d1f4      	bne.n	800b51e <_strtod_l+0x5ae>
 800b534:	b10b      	cbz	r3, 800b53a <_strtod_l+0x5ca>
 800b536:	4682      	mov	sl, r0
 800b538:	468b      	mov	fp, r1
 800b53a:	9b08      	ldr	r3, [sp, #32]
 800b53c:	b1b3      	cbz	r3, 800b56c <_strtod_l+0x5fc>
 800b53e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b542:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b546:	2b00      	cmp	r3, #0
 800b548:	4659      	mov	r1, fp
 800b54a:	dd0f      	ble.n	800b56c <_strtod_l+0x5fc>
 800b54c:	2b1f      	cmp	r3, #31
 800b54e:	dd58      	ble.n	800b602 <_strtod_l+0x692>
 800b550:	2b34      	cmp	r3, #52	@ 0x34
 800b552:	bfd8      	it	le
 800b554:	f04f 33ff 	movle.w	r3, #4294967295
 800b558:	f04f 0a00 	mov.w	sl, #0
 800b55c:	bfcf      	iteee	gt
 800b55e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b562:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b566:	4093      	lslle	r3, r2
 800b568:	ea03 0b01 	andle.w	fp, r3, r1
 800b56c:	2200      	movs	r2, #0
 800b56e:	2300      	movs	r3, #0
 800b570:	4650      	mov	r0, sl
 800b572:	4659      	mov	r1, fp
 800b574:	f7f5 fa18 	bl	80009a8 <__aeabi_dcmpeq>
 800b578:	2800      	cmp	r0, #0
 800b57a:	d1a7      	bne.n	800b4cc <_strtod_l+0x55c>
 800b57c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b57e:	464a      	mov	r2, r9
 800b580:	9300      	str	r3, [sp, #0]
 800b582:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b584:	462b      	mov	r3, r5
 800b586:	9805      	ldr	r0, [sp, #20]
 800b588:	f002 fcd8 	bl	800df3c <__s2b>
 800b58c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b58e:	2800      	cmp	r0, #0
 800b590:	f43f af09 	beq.w	800b3a6 <_strtod_l+0x436>
 800b594:	2400      	movs	r4, #0
 800b596:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b59a:	2a00      	cmp	r2, #0
 800b59c:	eba3 0308 	sub.w	r3, r3, r8
 800b5a0:	bfa8      	it	ge
 800b5a2:	2300      	movge	r3, #0
 800b5a4:	46a0      	mov	r8, r4
 800b5a6:	9312      	str	r3, [sp, #72]	@ 0x48
 800b5a8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b5ac:	9316      	str	r3, [sp, #88]	@ 0x58
 800b5ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5b0:	9805      	ldr	r0, [sp, #20]
 800b5b2:	6859      	ldr	r1, [r3, #4]
 800b5b4:	f002 fc1a 	bl	800ddec <_Balloc>
 800b5b8:	4681      	mov	r9, r0
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	f43f aef7 	beq.w	800b3ae <_strtod_l+0x43e>
 800b5c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5c2:	300c      	adds	r0, #12
 800b5c4:	691a      	ldr	r2, [r3, #16]
 800b5c6:	f103 010c 	add.w	r1, r3, #12
 800b5ca:	3202      	adds	r2, #2
 800b5cc:	0092      	lsls	r2, r2, #2
 800b5ce:	f001 f934 	bl	800c83a <memcpy>
 800b5d2:	ab1c      	add	r3, sp, #112	@ 0x70
 800b5d4:	9301      	str	r3, [sp, #4]
 800b5d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b5d8:	9300      	str	r3, [sp, #0]
 800b5da:	4652      	mov	r2, sl
 800b5dc:	465b      	mov	r3, fp
 800b5de:	9805      	ldr	r0, [sp, #20]
 800b5e0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b5e4:	f002 ffd6 	bl	800e594 <__d2b>
 800b5e8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	f43f aedf 	beq.w	800b3ae <_strtod_l+0x43e>
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	9805      	ldr	r0, [sp, #20]
 800b5f4:	f002 fd38 	bl	800e068 <__i2b>
 800b5f8:	4680      	mov	r8, r0
 800b5fa:	b948      	cbnz	r0, 800b610 <_strtod_l+0x6a0>
 800b5fc:	f04f 0800 	mov.w	r8, #0
 800b600:	e6d5      	b.n	800b3ae <_strtod_l+0x43e>
 800b602:	f04f 32ff 	mov.w	r2, #4294967295
 800b606:	fa02 f303 	lsl.w	r3, r2, r3
 800b60a:	ea03 0a0a 	and.w	sl, r3, sl
 800b60e:	e7ad      	b.n	800b56c <_strtod_l+0x5fc>
 800b610:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b612:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b614:	2d00      	cmp	r5, #0
 800b616:	bfab      	itete	ge
 800b618:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b61a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b61c:	18ef      	addge	r7, r5, r3
 800b61e:	1b5e      	sublt	r6, r3, r5
 800b620:	9b08      	ldr	r3, [sp, #32]
 800b622:	bfa8      	it	ge
 800b624:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b626:	eba5 0503 	sub.w	r5, r5, r3
 800b62a:	4415      	add	r5, r2
 800b62c:	4b34      	ldr	r3, [pc, #208]	@ (800b700 <_strtod_l+0x790>)
 800b62e:	f105 35ff 	add.w	r5, r5, #4294967295
 800b632:	bfb8      	it	lt
 800b634:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b636:	429d      	cmp	r5, r3
 800b638:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b63c:	da50      	bge.n	800b6e0 <_strtod_l+0x770>
 800b63e:	1b5b      	subs	r3, r3, r5
 800b640:	2b1f      	cmp	r3, #31
 800b642:	f04f 0101 	mov.w	r1, #1
 800b646:	eba2 0203 	sub.w	r2, r2, r3
 800b64a:	dc3d      	bgt.n	800b6c8 <_strtod_l+0x758>
 800b64c:	fa01 f303 	lsl.w	r3, r1, r3
 800b650:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b652:	2300      	movs	r3, #0
 800b654:	9310      	str	r3, [sp, #64]	@ 0x40
 800b656:	18bd      	adds	r5, r7, r2
 800b658:	9b08      	ldr	r3, [sp, #32]
 800b65a:	42af      	cmp	r7, r5
 800b65c:	4416      	add	r6, r2
 800b65e:	441e      	add	r6, r3
 800b660:	463b      	mov	r3, r7
 800b662:	bfa8      	it	ge
 800b664:	462b      	movge	r3, r5
 800b666:	42b3      	cmp	r3, r6
 800b668:	bfa8      	it	ge
 800b66a:	4633      	movge	r3, r6
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	bfc2      	ittt	gt
 800b670:	1aed      	subgt	r5, r5, r3
 800b672:	1af6      	subgt	r6, r6, r3
 800b674:	1aff      	subgt	r7, r7, r3
 800b676:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b678:	2b00      	cmp	r3, #0
 800b67a:	dd16      	ble.n	800b6aa <_strtod_l+0x73a>
 800b67c:	4641      	mov	r1, r8
 800b67e:	461a      	mov	r2, r3
 800b680:	9805      	ldr	r0, [sp, #20]
 800b682:	f002 fda9 	bl	800e1d8 <__pow5mult>
 800b686:	4680      	mov	r8, r0
 800b688:	2800      	cmp	r0, #0
 800b68a:	d0b7      	beq.n	800b5fc <_strtod_l+0x68c>
 800b68c:	4601      	mov	r1, r0
 800b68e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b690:	9805      	ldr	r0, [sp, #20]
 800b692:	f002 fcff 	bl	800e094 <__multiply>
 800b696:	900a      	str	r0, [sp, #40]	@ 0x28
 800b698:	2800      	cmp	r0, #0
 800b69a:	f43f ae88 	beq.w	800b3ae <_strtod_l+0x43e>
 800b69e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6a0:	9805      	ldr	r0, [sp, #20]
 800b6a2:	f002 fbe3 	bl	800de6c <_Bfree>
 800b6a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6aa:	2d00      	cmp	r5, #0
 800b6ac:	dc1d      	bgt.n	800b6ea <_strtod_l+0x77a>
 800b6ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	dd27      	ble.n	800b704 <_strtod_l+0x794>
 800b6b4:	4649      	mov	r1, r9
 800b6b6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b6b8:	9805      	ldr	r0, [sp, #20]
 800b6ba:	f002 fd8d 	bl	800e1d8 <__pow5mult>
 800b6be:	4681      	mov	r9, r0
 800b6c0:	bb00      	cbnz	r0, 800b704 <_strtod_l+0x794>
 800b6c2:	f04f 0900 	mov.w	r9, #0
 800b6c6:	e672      	b.n	800b3ae <_strtod_l+0x43e>
 800b6c8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b6cc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b6d0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b6d4:	35e2      	adds	r5, #226	@ 0xe2
 800b6d6:	fa01 f305 	lsl.w	r3, r1, r5
 800b6da:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6dc:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b6de:	e7ba      	b.n	800b656 <_strtod_l+0x6e6>
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b6e8:	e7b5      	b.n	800b656 <_strtod_l+0x6e6>
 800b6ea:	462a      	mov	r2, r5
 800b6ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6ee:	9805      	ldr	r0, [sp, #20]
 800b6f0:	f002 fdcc 	bl	800e28c <__lshift>
 800b6f4:	901a      	str	r0, [sp, #104]	@ 0x68
 800b6f6:	2800      	cmp	r0, #0
 800b6f8:	d1d9      	bne.n	800b6ae <_strtod_l+0x73e>
 800b6fa:	e658      	b.n	800b3ae <_strtod_l+0x43e>
 800b6fc:	0800fb20 	.word	0x0800fb20
 800b700:	fffffc02 	.word	0xfffffc02
 800b704:	2e00      	cmp	r6, #0
 800b706:	dd07      	ble.n	800b718 <_strtod_l+0x7a8>
 800b708:	4649      	mov	r1, r9
 800b70a:	4632      	mov	r2, r6
 800b70c:	9805      	ldr	r0, [sp, #20]
 800b70e:	f002 fdbd 	bl	800e28c <__lshift>
 800b712:	4681      	mov	r9, r0
 800b714:	2800      	cmp	r0, #0
 800b716:	d0d4      	beq.n	800b6c2 <_strtod_l+0x752>
 800b718:	2f00      	cmp	r7, #0
 800b71a:	dd08      	ble.n	800b72e <_strtod_l+0x7be>
 800b71c:	4641      	mov	r1, r8
 800b71e:	463a      	mov	r2, r7
 800b720:	9805      	ldr	r0, [sp, #20]
 800b722:	f002 fdb3 	bl	800e28c <__lshift>
 800b726:	4680      	mov	r8, r0
 800b728:	2800      	cmp	r0, #0
 800b72a:	f43f ae40 	beq.w	800b3ae <_strtod_l+0x43e>
 800b72e:	464a      	mov	r2, r9
 800b730:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b732:	9805      	ldr	r0, [sp, #20]
 800b734:	f002 fe32 	bl	800e39c <__mdiff>
 800b738:	4604      	mov	r4, r0
 800b73a:	2800      	cmp	r0, #0
 800b73c:	f43f ae37 	beq.w	800b3ae <_strtod_l+0x43e>
 800b740:	68c3      	ldr	r3, [r0, #12]
 800b742:	4641      	mov	r1, r8
 800b744:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b746:	2300      	movs	r3, #0
 800b748:	60c3      	str	r3, [r0, #12]
 800b74a:	f002 fe0b 	bl	800e364 <__mcmp>
 800b74e:	2800      	cmp	r0, #0
 800b750:	da3d      	bge.n	800b7ce <_strtod_l+0x85e>
 800b752:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b754:	ea53 030a 	orrs.w	r3, r3, sl
 800b758:	d163      	bne.n	800b822 <_strtod_l+0x8b2>
 800b75a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d15f      	bne.n	800b822 <_strtod_l+0x8b2>
 800b762:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b766:	0d1b      	lsrs	r3, r3, #20
 800b768:	051b      	lsls	r3, r3, #20
 800b76a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b76e:	d958      	bls.n	800b822 <_strtod_l+0x8b2>
 800b770:	6963      	ldr	r3, [r4, #20]
 800b772:	b913      	cbnz	r3, 800b77a <_strtod_l+0x80a>
 800b774:	6923      	ldr	r3, [r4, #16]
 800b776:	2b01      	cmp	r3, #1
 800b778:	dd53      	ble.n	800b822 <_strtod_l+0x8b2>
 800b77a:	4621      	mov	r1, r4
 800b77c:	2201      	movs	r2, #1
 800b77e:	9805      	ldr	r0, [sp, #20]
 800b780:	f002 fd84 	bl	800e28c <__lshift>
 800b784:	4641      	mov	r1, r8
 800b786:	4604      	mov	r4, r0
 800b788:	f002 fdec 	bl	800e364 <__mcmp>
 800b78c:	2800      	cmp	r0, #0
 800b78e:	dd48      	ble.n	800b822 <_strtod_l+0x8b2>
 800b790:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b794:	9a08      	ldr	r2, [sp, #32]
 800b796:	0d1b      	lsrs	r3, r3, #20
 800b798:	051b      	lsls	r3, r3, #20
 800b79a:	2a00      	cmp	r2, #0
 800b79c:	d062      	beq.n	800b864 <_strtod_l+0x8f4>
 800b79e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b7a2:	d85f      	bhi.n	800b864 <_strtod_l+0x8f4>
 800b7a4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b7a8:	f67f ae94 	bls.w	800b4d4 <_strtod_l+0x564>
 800b7ac:	4650      	mov	r0, sl
 800b7ae:	4659      	mov	r1, fp
 800b7b0:	4ba3      	ldr	r3, [pc, #652]	@ (800ba40 <_strtod_l+0xad0>)
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	f7f4 fe90 	bl	80004d8 <__aeabi_dmul>
 800b7b8:	4ba2      	ldr	r3, [pc, #648]	@ (800ba44 <_strtod_l+0xad4>)
 800b7ba:	4682      	mov	sl, r0
 800b7bc:	400b      	ands	r3, r1
 800b7be:	468b      	mov	fp, r1
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	f47f adff 	bne.w	800b3c4 <_strtod_l+0x454>
 800b7c6:	2322      	movs	r3, #34	@ 0x22
 800b7c8:	9a05      	ldr	r2, [sp, #20]
 800b7ca:	6013      	str	r3, [r2, #0]
 800b7cc:	e5fa      	b.n	800b3c4 <_strtod_l+0x454>
 800b7ce:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b7d2:	d165      	bne.n	800b8a0 <_strtod_l+0x930>
 800b7d4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b7d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7da:	b35a      	cbz	r2, 800b834 <_strtod_l+0x8c4>
 800b7dc:	4a9a      	ldr	r2, [pc, #616]	@ (800ba48 <_strtod_l+0xad8>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d12b      	bne.n	800b83a <_strtod_l+0x8ca>
 800b7e2:	9b08      	ldr	r3, [sp, #32]
 800b7e4:	4651      	mov	r1, sl
 800b7e6:	b303      	cbz	r3, 800b82a <_strtod_l+0x8ba>
 800b7e8:	465a      	mov	r2, fp
 800b7ea:	4b96      	ldr	r3, [pc, #600]	@ (800ba44 <_strtod_l+0xad4>)
 800b7ec:	4013      	ands	r3, r2
 800b7ee:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b7f2:	f04f 32ff 	mov.w	r2, #4294967295
 800b7f6:	d81b      	bhi.n	800b830 <_strtod_l+0x8c0>
 800b7f8:	0d1b      	lsrs	r3, r3, #20
 800b7fa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b7fe:	fa02 f303 	lsl.w	r3, r2, r3
 800b802:	4299      	cmp	r1, r3
 800b804:	d119      	bne.n	800b83a <_strtod_l+0x8ca>
 800b806:	4b91      	ldr	r3, [pc, #580]	@ (800ba4c <_strtod_l+0xadc>)
 800b808:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d102      	bne.n	800b814 <_strtod_l+0x8a4>
 800b80e:	3101      	adds	r1, #1
 800b810:	f43f adcd 	beq.w	800b3ae <_strtod_l+0x43e>
 800b814:	f04f 0a00 	mov.w	sl, #0
 800b818:	4b8a      	ldr	r3, [pc, #552]	@ (800ba44 <_strtod_l+0xad4>)
 800b81a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b81c:	401a      	ands	r2, r3
 800b81e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b822:	9b08      	ldr	r3, [sp, #32]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d1c1      	bne.n	800b7ac <_strtod_l+0x83c>
 800b828:	e5cc      	b.n	800b3c4 <_strtod_l+0x454>
 800b82a:	f04f 33ff 	mov.w	r3, #4294967295
 800b82e:	e7e8      	b.n	800b802 <_strtod_l+0x892>
 800b830:	4613      	mov	r3, r2
 800b832:	e7e6      	b.n	800b802 <_strtod_l+0x892>
 800b834:	ea53 030a 	orrs.w	r3, r3, sl
 800b838:	d0aa      	beq.n	800b790 <_strtod_l+0x820>
 800b83a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b83c:	b1db      	cbz	r3, 800b876 <_strtod_l+0x906>
 800b83e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b840:	4213      	tst	r3, r2
 800b842:	d0ee      	beq.n	800b822 <_strtod_l+0x8b2>
 800b844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b846:	4650      	mov	r0, sl
 800b848:	4659      	mov	r1, fp
 800b84a:	9a08      	ldr	r2, [sp, #32]
 800b84c:	b1bb      	cbz	r3, 800b87e <_strtod_l+0x90e>
 800b84e:	f7ff fb6d 	bl	800af2c <sulp>
 800b852:	4602      	mov	r2, r0
 800b854:	460b      	mov	r3, r1
 800b856:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b85a:	f7f4 fc87 	bl	800016c <__adddf3>
 800b85e:	4682      	mov	sl, r0
 800b860:	468b      	mov	fp, r1
 800b862:	e7de      	b.n	800b822 <_strtod_l+0x8b2>
 800b864:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b868:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b86c:	f04f 3aff 	mov.w	sl, #4294967295
 800b870:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b874:	e7d5      	b.n	800b822 <_strtod_l+0x8b2>
 800b876:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b878:	ea13 0f0a 	tst.w	r3, sl
 800b87c:	e7e1      	b.n	800b842 <_strtod_l+0x8d2>
 800b87e:	f7ff fb55 	bl	800af2c <sulp>
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b88a:	f7f4 fc6d 	bl	8000168 <__aeabi_dsub>
 800b88e:	2200      	movs	r2, #0
 800b890:	2300      	movs	r3, #0
 800b892:	4682      	mov	sl, r0
 800b894:	468b      	mov	fp, r1
 800b896:	f7f5 f887 	bl	80009a8 <__aeabi_dcmpeq>
 800b89a:	2800      	cmp	r0, #0
 800b89c:	d0c1      	beq.n	800b822 <_strtod_l+0x8b2>
 800b89e:	e619      	b.n	800b4d4 <_strtod_l+0x564>
 800b8a0:	4641      	mov	r1, r8
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	f002 fece 	bl	800e644 <__ratio>
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b8ae:	4606      	mov	r6, r0
 800b8b0:	460f      	mov	r7, r1
 800b8b2:	f7f5 f88d 	bl	80009d0 <__aeabi_dcmple>
 800b8b6:	2800      	cmp	r0, #0
 800b8b8:	d06d      	beq.n	800b996 <_strtod_l+0xa26>
 800b8ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d178      	bne.n	800b9b2 <_strtod_l+0xa42>
 800b8c0:	f1ba 0f00 	cmp.w	sl, #0
 800b8c4:	d156      	bne.n	800b974 <_strtod_l+0xa04>
 800b8c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d158      	bne.n	800b982 <_strtod_l+0xa12>
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	4639      	mov	r1, r7
 800b8d6:	4b5e      	ldr	r3, [pc, #376]	@ (800ba50 <_strtod_l+0xae0>)
 800b8d8:	f7f5 f870 	bl	80009bc <__aeabi_dcmplt>
 800b8dc:	2800      	cmp	r0, #0
 800b8de:	d157      	bne.n	800b990 <_strtod_l+0xa20>
 800b8e0:	4630      	mov	r0, r6
 800b8e2:	4639      	mov	r1, r7
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	4b5b      	ldr	r3, [pc, #364]	@ (800ba54 <_strtod_l+0xae4>)
 800b8e8:	f7f4 fdf6 	bl	80004d8 <__aeabi_dmul>
 800b8ec:	4606      	mov	r6, r0
 800b8ee:	460f      	mov	r7, r1
 800b8f0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b8f4:	9606      	str	r6, [sp, #24]
 800b8f6:	9307      	str	r3, [sp, #28]
 800b8f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8fc:	4d51      	ldr	r5, [pc, #324]	@ (800ba44 <_strtod_l+0xad4>)
 800b8fe:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b902:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b904:	401d      	ands	r5, r3
 800b906:	4b54      	ldr	r3, [pc, #336]	@ (800ba58 <_strtod_l+0xae8>)
 800b908:	429d      	cmp	r5, r3
 800b90a:	f040 80ab 	bne.w	800ba64 <_strtod_l+0xaf4>
 800b90e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b910:	4650      	mov	r0, sl
 800b912:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b916:	4659      	mov	r1, fp
 800b918:	f002 fdd4 	bl	800e4c4 <__ulp>
 800b91c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b920:	f7f4 fdda 	bl	80004d8 <__aeabi_dmul>
 800b924:	4652      	mov	r2, sl
 800b926:	465b      	mov	r3, fp
 800b928:	f7f4 fc20 	bl	800016c <__adddf3>
 800b92c:	460b      	mov	r3, r1
 800b92e:	4945      	ldr	r1, [pc, #276]	@ (800ba44 <_strtod_l+0xad4>)
 800b930:	4a4a      	ldr	r2, [pc, #296]	@ (800ba5c <_strtod_l+0xaec>)
 800b932:	4019      	ands	r1, r3
 800b934:	4291      	cmp	r1, r2
 800b936:	4682      	mov	sl, r0
 800b938:	d942      	bls.n	800b9c0 <_strtod_l+0xa50>
 800b93a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b93c:	4b43      	ldr	r3, [pc, #268]	@ (800ba4c <_strtod_l+0xadc>)
 800b93e:	429a      	cmp	r2, r3
 800b940:	d103      	bne.n	800b94a <_strtod_l+0x9da>
 800b942:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b944:	3301      	adds	r3, #1
 800b946:	f43f ad32 	beq.w	800b3ae <_strtod_l+0x43e>
 800b94a:	f04f 3aff 	mov.w	sl, #4294967295
 800b94e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800ba4c <_strtod_l+0xadc>
 800b952:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b954:	9805      	ldr	r0, [sp, #20]
 800b956:	f002 fa89 	bl	800de6c <_Bfree>
 800b95a:	4649      	mov	r1, r9
 800b95c:	9805      	ldr	r0, [sp, #20]
 800b95e:	f002 fa85 	bl	800de6c <_Bfree>
 800b962:	4641      	mov	r1, r8
 800b964:	9805      	ldr	r0, [sp, #20]
 800b966:	f002 fa81 	bl	800de6c <_Bfree>
 800b96a:	4621      	mov	r1, r4
 800b96c:	9805      	ldr	r0, [sp, #20]
 800b96e:	f002 fa7d 	bl	800de6c <_Bfree>
 800b972:	e61c      	b.n	800b5ae <_strtod_l+0x63e>
 800b974:	f1ba 0f01 	cmp.w	sl, #1
 800b978:	d103      	bne.n	800b982 <_strtod_l+0xa12>
 800b97a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f43f ada9 	beq.w	800b4d4 <_strtod_l+0x564>
 800b982:	2200      	movs	r2, #0
 800b984:	4b36      	ldr	r3, [pc, #216]	@ (800ba60 <_strtod_l+0xaf0>)
 800b986:	2600      	movs	r6, #0
 800b988:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b98c:	4f30      	ldr	r7, [pc, #192]	@ (800ba50 <_strtod_l+0xae0>)
 800b98e:	e7b3      	b.n	800b8f8 <_strtod_l+0x988>
 800b990:	2600      	movs	r6, #0
 800b992:	4f30      	ldr	r7, [pc, #192]	@ (800ba54 <_strtod_l+0xae4>)
 800b994:	e7ac      	b.n	800b8f0 <_strtod_l+0x980>
 800b996:	4630      	mov	r0, r6
 800b998:	4639      	mov	r1, r7
 800b99a:	4b2e      	ldr	r3, [pc, #184]	@ (800ba54 <_strtod_l+0xae4>)
 800b99c:	2200      	movs	r2, #0
 800b99e:	f7f4 fd9b 	bl	80004d8 <__aeabi_dmul>
 800b9a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9a4:	4606      	mov	r6, r0
 800b9a6:	460f      	mov	r7, r1
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d0a1      	beq.n	800b8f0 <_strtod_l+0x980>
 800b9ac:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b9b0:	e7a2      	b.n	800b8f8 <_strtod_l+0x988>
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	4b26      	ldr	r3, [pc, #152]	@ (800ba50 <_strtod_l+0xae0>)
 800b9b6:	4616      	mov	r6, r2
 800b9b8:	461f      	mov	r7, r3
 800b9ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b9be:	e79b      	b.n	800b8f8 <_strtod_l+0x988>
 800b9c0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b9c4:	9b08      	ldr	r3, [sp, #32]
 800b9c6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d1c1      	bne.n	800b952 <_strtod_l+0x9e2>
 800b9ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b9d2:	0d1b      	lsrs	r3, r3, #20
 800b9d4:	051b      	lsls	r3, r3, #20
 800b9d6:	429d      	cmp	r5, r3
 800b9d8:	d1bb      	bne.n	800b952 <_strtod_l+0x9e2>
 800b9da:	4630      	mov	r0, r6
 800b9dc:	4639      	mov	r1, r7
 800b9de:	f7f5 fbb7 	bl	8001150 <__aeabi_d2lz>
 800b9e2:	f7f4 fd4b 	bl	800047c <__aeabi_l2d>
 800b9e6:	4602      	mov	r2, r0
 800b9e8:	460b      	mov	r3, r1
 800b9ea:	4630      	mov	r0, r6
 800b9ec:	4639      	mov	r1, r7
 800b9ee:	f7f4 fbbb 	bl	8000168 <__aeabi_dsub>
 800b9f2:	460b      	mov	r3, r1
 800b9f4:	4602      	mov	r2, r0
 800b9f6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b9fa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b9fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba00:	ea46 060a 	orr.w	r6, r6, sl
 800ba04:	431e      	orrs	r6, r3
 800ba06:	d06a      	beq.n	800bade <_strtod_l+0xb6e>
 800ba08:	a309      	add	r3, pc, #36	@ (adr r3, 800ba30 <_strtod_l+0xac0>)
 800ba0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba0e:	f7f4 ffd5 	bl	80009bc <__aeabi_dcmplt>
 800ba12:	2800      	cmp	r0, #0
 800ba14:	f47f acd6 	bne.w	800b3c4 <_strtod_l+0x454>
 800ba18:	a307      	add	r3, pc, #28	@ (adr r3, 800ba38 <_strtod_l+0xac8>)
 800ba1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba22:	f7f4 ffe9 	bl	80009f8 <__aeabi_dcmpgt>
 800ba26:	2800      	cmp	r0, #0
 800ba28:	d093      	beq.n	800b952 <_strtod_l+0x9e2>
 800ba2a:	e4cb      	b.n	800b3c4 <_strtod_l+0x454>
 800ba2c:	f3af 8000 	nop.w
 800ba30:	94a03595 	.word	0x94a03595
 800ba34:	3fdfffff 	.word	0x3fdfffff
 800ba38:	35afe535 	.word	0x35afe535
 800ba3c:	3fe00000 	.word	0x3fe00000
 800ba40:	39500000 	.word	0x39500000
 800ba44:	7ff00000 	.word	0x7ff00000
 800ba48:	000fffff 	.word	0x000fffff
 800ba4c:	7fefffff 	.word	0x7fefffff
 800ba50:	3ff00000 	.word	0x3ff00000
 800ba54:	3fe00000 	.word	0x3fe00000
 800ba58:	7fe00000 	.word	0x7fe00000
 800ba5c:	7c9fffff 	.word	0x7c9fffff
 800ba60:	bff00000 	.word	0xbff00000
 800ba64:	9b08      	ldr	r3, [sp, #32]
 800ba66:	b323      	cbz	r3, 800bab2 <_strtod_l+0xb42>
 800ba68:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ba6c:	d821      	bhi.n	800bab2 <_strtod_l+0xb42>
 800ba6e:	a328      	add	r3, pc, #160	@ (adr r3, 800bb10 <_strtod_l+0xba0>)
 800ba70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba74:	4630      	mov	r0, r6
 800ba76:	4639      	mov	r1, r7
 800ba78:	f7f4 ffaa 	bl	80009d0 <__aeabi_dcmple>
 800ba7c:	b1a0      	cbz	r0, 800baa8 <_strtod_l+0xb38>
 800ba7e:	4639      	mov	r1, r7
 800ba80:	4630      	mov	r0, r6
 800ba82:	f7f5 f801 	bl	8000a88 <__aeabi_d2uiz>
 800ba86:	2801      	cmp	r0, #1
 800ba88:	bf38      	it	cc
 800ba8a:	2001      	movcc	r0, #1
 800ba8c:	f7f4 fcaa 	bl	80003e4 <__aeabi_ui2d>
 800ba90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba92:	4606      	mov	r6, r0
 800ba94:	460f      	mov	r7, r1
 800ba96:	b9fb      	cbnz	r3, 800bad8 <_strtod_l+0xb68>
 800ba98:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ba9c:	9014      	str	r0, [sp, #80]	@ 0x50
 800ba9e:	9315      	str	r3, [sp, #84]	@ 0x54
 800baa0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800baa4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800baa8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800baaa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800baae:	1b5b      	subs	r3, r3, r5
 800bab0:	9311      	str	r3, [sp, #68]	@ 0x44
 800bab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bab6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800baba:	f002 fd03 	bl	800e4c4 <__ulp>
 800babe:	4602      	mov	r2, r0
 800bac0:	460b      	mov	r3, r1
 800bac2:	4650      	mov	r0, sl
 800bac4:	4659      	mov	r1, fp
 800bac6:	f7f4 fd07 	bl	80004d8 <__aeabi_dmul>
 800baca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bace:	f7f4 fb4d 	bl	800016c <__adddf3>
 800bad2:	4682      	mov	sl, r0
 800bad4:	468b      	mov	fp, r1
 800bad6:	e775      	b.n	800b9c4 <_strtod_l+0xa54>
 800bad8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800badc:	e7e0      	b.n	800baa0 <_strtod_l+0xb30>
 800bade:	a30e      	add	r3, pc, #56	@ (adr r3, 800bb18 <_strtod_l+0xba8>)
 800bae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae4:	f7f4 ff6a 	bl	80009bc <__aeabi_dcmplt>
 800bae8:	e79d      	b.n	800ba26 <_strtod_l+0xab6>
 800baea:	2300      	movs	r3, #0
 800baec:	930e      	str	r3, [sp, #56]	@ 0x38
 800baee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800baf0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800baf2:	6013      	str	r3, [r2, #0]
 800baf4:	f7ff ba79 	b.w	800afea <_strtod_l+0x7a>
 800baf8:	2a65      	cmp	r2, #101	@ 0x65
 800bafa:	f43f ab72 	beq.w	800b1e2 <_strtod_l+0x272>
 800bafe:	2a45      	cmp	r2, #69	@ 0x45
 800bb00:	f43f ab6f 	beq.w	800b1e2 <_strtod_l+0x272>
 800bb04:	2301      	movs	r3, #1
 800bb06:	f7ff bbaa 	b.w	800b25e <_strtod_l+0x2ee>
 800bb0a:	bf00      	nop
 800bb0c:	f3af 8000 	nop.w
 800bb10:	ffc00000 	.word	0xffc00000
 800bb14:	41dfffff 	.word	0x41dfffff
 800bb18:	94a03595 	.word	0x94a03595
 800bb1c:	3fcfffff 	.word	0x3fcfffff

0800bb20 <strtod>:
 800bb20:	460a      	mov	r2, r1
 800bb22:	4601      	mov	r1, r0
 800bb24:	4802      	ldr	r0, [pc, #8]	@ (800bb30 <strtod+0x10>)
 800bb26:	4b03      	ldr	r3, [pc, #12]	@ (800bb34 <strtod+0x14>)
 800bb28:	6800      	ldr	r0, [r0, #0]
 800bb2a:	f7ff ba21 	b.w	800af70 <_strtod_l>
 800bb2e:	bf00      	nop
 800bb30:	200001dc 	.word	0x200001dc
 800bb34:	20000070 	.word	0x20000070

0800bb38 <__cvt>:
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb3e:	461d      	mov	r5, r3
 800bb40:	bfbb      	ittet	lt
 800bb42:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800bb46:	461d      	movlt	r5, r3
 800bb48:	2300      	movge	r3, #0
 800bb4a:	232d      	movlt	r3, #45	@ 0x2d
 800bb4c:	b088      	sub	sp, #32
 800bb4e:	4614      	mov	r4, r2
 800bb50:	bfb8      	it	lt
 800bb52:	4614      	movlt	r4, r2
 800bb54:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bb56:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800bb58:	7013      	strb	r3, [r2, #0]
 800bb5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bb5c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800bb60:	f023 0820 	bic.w	r8, r3, #32
 800bb64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bb68:	d005      	beq.n	800bb76 <__cvt+0x3e>
 800bb6a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bb6e:	d100      	bne.n	800bb72 <__cvt+0x3a>
 800bb70:	3601      	adds	r6, #1
 800bb72:	2302      	movs	r3, #2
 800bb74:	e000      	b.n	800bb78 <__cvt+0x40>
 800bb76:	2303      	movs	r3, #3
 800bb78:	aa07      	add	r2, sp, #28
 800bb7a:	9204      	str	r2, [sp, #16]
 800bb7c:	aa06      	add	r2, sp, #24
 800bb7e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800bb82:	e9cd 3600 	strd	r3, r6, [sp]
 800bb86:	4622      	mov	r2, r4
 800bb88:	462b      	mov	r3, r5
 800bb8a:	f000 ff11 	bl	800c9b0 <_dtoa_r>
 800bb8e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bb92:	4607      	mov	r7, r0
 800bb94:	d119      	bne.n	800bbca <__cvt+0x92>
 800bb96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb98:	07db      	lsls	r3, r3, #31
 800bb9a:	d50e      	bpl.n	800bbba <__cvt+0x82>
 800bb9c:	eb00 0906 	add.w	r9, r0, r6
 800bba0:	2200      	movs	r2, #0
 800bba2:	2300      	movs	r3, #0
 800bba4:	4620      	mov	r0, r4
 800bba6:	4629      	mov	r1, r5
 800bba8:	f7f4 fefe 	bl	80009a8 <__aeabi_dcmpeq>
 800bbac:	b108      	cbz	r0, 800bbb2 <__cvt+0x7a>
 800bbae:	f8cd 901c 	str.w	r9, [sp, #28]
 800bbb2:	2230      	movs	r2, #48	@ 0x30
 800bbb4:	9b07      	ldr	r3, [sp, #28]
 800bbb6:	454b      	cmp	r3, r9
 800bbb8:	d31e      	bcc.n	800bbf8 <__cvt+0xc0>
 800bbba:	4638      	mov	r0, r7
 800bbbc:	9b07      	ldr	r3, [sp, #28]
 800bbbe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800bbc0:	1bdb      	subs	r3, r3, r7
 800bbc2:	6013      	str	r3, [r2, #0]
 800bbc4:	b008      	add	sp, #32
 800bbc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bbce:	eb00 0906 	add.w	r9, r0, r6
 800bbd2:	d1e5      	bne.n	800bba0 <__cvt+0x68>
 800bbd4:	7803      	ldrb	r3, [r0, #0]
 800bbd6:	2b30      	cmp	r3, #48	@ 0x30
 800bbd8:	d10a      	bne.n	800bbf0 <__cvt+0xb8>
 800bbda:	2200      	movs	r2, #0
 800bbdc:	2300      	movs	r3, #0
 800bbde:	4620      	mov	r0, r4
 800bbe0:	4629      	mov	r1, r5
 800bbe2:	f7f4 fee1 	bl	80009a8 <__aeabi_dcmpeq>
 800bbe6:	b918      	cbnz	r0, 800bbf0 <__cvt+0xb8>
 800bbe8:	f1c6 0601 	rsb	r6, r6, #1
 800bbec:	f8ca 6000 	str.w	r6, [sl]
 800bbf0:	f8da 3000 	ldr.w	r3, [sl]
 800bbf4:	4499      	add	r9, r3
 800bbf6:	e7d3      	b.n	800bba0 <__cvt+0x68>
 800bbf8:	1c59      	adds	r1, r3, #1
 800bbfa:	9107      	str	r1, [sp, #28]
 800bbfc:	701a      	strb	r2, [r3, #0]
 800bbfe:	e7d9      	b.n	800bbb4 <__cvt+0x7c>

0800bc00 <__exponent>:
 800bc00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc02:	2900      	cmp	r1, #0
 800bc04:	bfb6      	itet	lt
 800bc06:	232d      	movlt	r3, #45	@ 0x2d
 800bc08:	232b      	movge	r3, #43	@ 0x2b
 800bc0a:	4249      	neglt	r1, r1
 800bc0c:	2909      	cmp	r1, #9
 800bc0e:	7002      	strb	r2, [r0, #0]
 800bc10:	7043      	strb	r3, [r0, #1]
 800bc12:	dd29      	ble.n	800bc68 <__exponent+0x68>
 800bc14:	f10d 0307 	add.w	r3, sp, #7
 800bc18:	461d      	mov	r5, r3
 800bc1a:	270a      	movs	r7, #10
 800bc1c:	fbb1 f6f7 	udiv	r6, r1, r7
 800bc20:	461a      	mov	r2, r3
 800bc22:	fb07 1416 	mls	r4, r7, r6, r1
 800bc26:	3430      	adds	r4, #48	@ 0x30
 800bc28:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bc2c:	460c      	mov	r4, r1
 800bc2e:	2c63      	cmp	r4, #99	@ 0x63
 800bc30:	4631      	mov	r1, r6
 800bc32:	f103 33ff 	add.w	r3, r3, #4294967295
 800bc36:	dcf1      	bgt.n	800bc1c <__exponent+0x1c>
 800bc38:	3130      	adds	r1, #48	@ 0x30
 800bc3a:	1e94      	subs	r4, r2, #2
 800bc3c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bc40:	4623      	mov	r3, r4
 800bc42:	1c41      	adds	r1, r0, #1
 800bc44:	42ab      	cmp	r3, r5
 800bc46:	d30a      	bcc.n	800bc5e <__exponent+0x5e>
 800bc48:	f10d 0309 	add.w	r3, sp, #9
 800bc4c:	1a9b      	subs	r3, r3, r2
 800bc4e:	42ac      	cmp	r4, r5
 800bc50:	bf88      	it	hi
 800bc52:	2300      	movhi	r3, #0
 800bc54:	3302      	adds	r3, #2
 800bc56:	4403      	add	r3, r0
 800bc58:	1a18      	subs	r0, r3, r0
 800bc5a:	b003      	add	sp, #12
 800bc5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc5e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bc62:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bc66:	e7ed      	b.n	800bc44 <__exponent+0x44>
 800bc68:	2330      	movs	r3, #48	@ 0x30
 800bc6a:	3130      	adds	r1, #48	@ 0x30
 800bc6c:	7083      	strb	r3, [r0, #2]
 800bc6e:	70c1      	strb	r1, [r0, #3]
 800bc70:	1d03      	adds	r3, r0, #4
 800bc72:	e7f1      	b.n	800bc58 <__exponent+0x58>

0800bc74 <_printf_float>:
 800bc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc78:	b091      	sub	sp, #68	@ 0x44
 800bc7a:	460c      	mov	r4, r1
 800bc7c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800bc80:	4616      	mov	r6, r2
 800bc82:	461f      	mov	r7, r3
 800bc84:	4605      	mov	r5, r0
 800bc86:	f000 fd4b 	bl	800c720 <_localeconv_r>
 800bc8a:	6803      	ldr	r3, [r0, #0]
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	9308      	str	r3, [sp, #32]
 800bc90:	f7f4 fa5e 	bl	8000150 <strlen>
 800bc94:	2300      	movs	r3, #0
 800bc96:	930e      	str	r3, [sp, #56]	@ 0x38
 800bc98:	f8d8 3000 	ldr.w	r3, [r8]
 800bc9c:	9009      	str	r0, [sp, #36]	@ 0x24
 800bc9e:	3307      	adds	r3, #7
 800bca0:	f023 0307 	bic.w	r3, r3, #7
 800bca4:	f103 0208 	add.w	r2, r3, #8
 800bca8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bcac:	f8d4 b000 	ldr.w	fp, [r4]
 800bcb0:	f8c8 2000 	str.w	r2, [r8]
 800bcb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bcb8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bcbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bcbe:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800bcc2:	f04f 32ff 	mov.w	r2, #4294967295
 800bcc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bcca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bcce:	4b9c      	ldr	r3, [pc, #624]	@ (800bf40 <_printf_float+0x2cc>)
 800bcd0:	f7f4 fe9c 	bl	8000a0c <__aeabi_dcmpun>
 800bcd4:	bb70      	cbnz	r0, 800bd34 <_printf_float+0xc0>
 800bcd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bcda:	f04f 32ff 	mov.w	r2, #4294967295
 800bcde:	4b98      	ldr	r3, [pc, #608]	@ (800bf40 <_printf_float+0x2cc>)
 800bce0:	f7f4 fe76 	bl	80009d0 <__aeabi_dcmple>
 800bce4:	bb30      	cbnz	r0, 800bd34 <_printf_float+0xc0>
 800bce6:	2200      	movs	r2, #0
 800bce8:	2300      	movs	r3, #0
 800bcea:	4640      	mov	r0, r8
 800bcec:	4649      	mov	r1, r9
 800bcee:	f7f4 fe65 	bl	80009bc <__aeabi_dcmplt>
 800bcf2:	b110      	cbz	r0, 800bcfa <_printf_float+0x86>
 800bcf4:	232d      	movs	r3, #45	@ 0x2d
 800bcf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcfa:	4a92      	ldr	r2, [pc, #584]	@ (800bf44 <_printf_float+0x2d0>)
 800bcfc:	4b92      	ldr	r3, [pc, #584]	@ (800bf48 <_printf_float+0x2d4>)
 800bcfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bd02:	bf8c      	ite	hi
 800bd04:	4690      	movhi	r8, r2
 800bd06:	4698      	movls	r8, r3
 800bd08:	2303      	movs	r3, #3
 800bd0a:	f04f 0900 	mov.w	r9, #0
 800bd0e:	6123      	str	r3, [r4, #16]
 800bd10:	f02b 0304 	bic.w	r3, fp, #4
 800bd14:	6023      	str	r3, [r4, #0]
 800bd16:	4633      	mov	r3, r6
 800bd18:	4621      	mov	r1, r4
 800bd1a:	4628      	mov	r0, r5
 800bd1c:	9700      	str	r7, [sp, #0]
 800bd1e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800bd20:	f000 f9d4 	bl	800c0cc <_printf_common>
 800bd24:	3001      	adds	r0, #1
 800bd26:	f040 8090 	bne.w	800be4a <_printf_float+0x1d6>
 800bd2a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd2e:	b011      	add	sp, #68	@ 0x44
 800bd30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd34:	4642      	mov	r2, r8
 800bd36:	464b      	mov	r3, r9
 800bd38:	4640      	mov	r0, r8
 800bd3a:	4649      	mov	r1, r9
 800bd3c:	f7f4 fe66 	bl	8000a0c <__aeabi_dcmpun>
 800bd40:	b148      	cbz	r0, 800bd56 <_printf_float+0xe2>
 800bd42:	464b      	mov	r3, r9
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	bfb8      	it	lt
 800bd48:	232d      	movlt	r3, #45	@ 0x2d
 800bd4a:	4a80      	ldr	r2, [pc, #512]	@ (800bf4c <_printf_float+0x2d8>)
 800bd4c:	bfb8      	it	lt
 800bd4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bd52:	4b7f      	ldr	r3, [pc, #508]	@ (800bf50 <_printf_float+0x2dc>)
 800bd54:	e7d3      	b.n	800bcfe <_printf_float+0x8a>
 800bd56:	6863      	ldr	r3, [r4, #4]
 800bd58:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800bd5c:	1c5a      	adds	r2, r3, #1
 800bd5e:	d13f      	bne.n	800bde0 <_printf_float+0x16c>
 800bd60:	2306      	movs	r3, #6
 800bd62:	6063      	str	r3, [r4, #4]
 800bd64:	2200      	movs	r2, #0
 800bd66:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800bd6a:	6023      	str	r3, [r4, #0]
 800bd6c:	9206      	str	r2, [sp, #24]
 800bd6e:	aa0e      	add	r2, sp, #56	@ 0x38
 800bd70:	e9cd a204 	strd	sl, r2, [sp, #16]
 800bd74:	aa0d      	add	r2, sp, #52	@ 0x34
 800bd76:	9203      	str	r2, [sp, #12]
 800bd78:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800bd7c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bd80:	6863      	ldr	r3, [r4, #4]
 800bd82:	4642      	mov	r2, r8
 800bd84:	9300      	str	r3, [sp, #0]
 800bd86:	4628      	mov	r0, r5
 800bd88:	464b      	mov	r3, r9
 800bd8a:	910a      	str	r1, [sp, #40]	@ 0x28
 800bd8c:	f7ff fed4 	bl	800bb38 <__cvt>
 800bd90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bd92:	4680      	mov	r8, r0
 800bd94:	2947      	cmp	r1, #71	@ 0x47
 800bd96:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800bd98:	d128      	bne.n	800bdec <_printf_float+0x178>
 800bd9a:	1cc8      	adds	r0, r1, #3
 800bd9c:	db02      	blt.n	800bda4 <_printf_float+0x130>
 800bd9e:	6863      	ldr	r3, [r4, #4]
 800bda0:	4299      	cmp	r1, r3
 800bda2:	dd40      	ble.n	800be26 <_printf_float+0x1b2>
 800bda4:	f1aa 0a02 	sub.w	sl, sl, #2
 800bda8:	fa5f fa8a 	uxtb.w	sl, sl
 800bdac:	4652      	mov	r2, sl
 800bdae:	3901      	subs	r1, #1
 800bdb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bdb4:	910d      	str	r1, [sp, #52]	@ 0x34
 800bdb6:	f7ff ff23 	bl	800bc00 <__exponent>
 800bdba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdbc:	4681      	mov	r9, r0
 800bdbe:	1813      	adds	r3, r2, r0
 800bdc0:	2a01      	cmp	r2, #1
 800bdc2:	6123      	str	r3, [r4, #16]
 800bdc4:	dc02      	bgt.n	800bdcc <_printf_float+0x158>
 800bdc6:	6822      	ldr	r2, [r4, #0]
 800bdc8:	07d2      	lsls	r2, r2, #31
 800bdca:	d501      	bpl.n	800bdd0 <_printf_float+0x15c>
 800bdcc:	3301      	adds	r3, #1
 800bdce:	6123      	str	r3, [r4, #16]
 800bdd0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d09e      	beq.n	800bd16 <_printf_float+0xa2>
 800bdd8:	232d      	movs	r3, #45	@ 0x2d
 800bdda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdde:	e79a      	b.n	800bd16 <_printf_float+0xa2>
 800bde0:	2947      	cmp	r1, #71	@ 0x47
 800bde2:	d1bf      	bne.n	800bd64 <_printf_float+0xf0>
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d1bd      	bne.n	800bd64 <_printf_float+0xf0>
 800bde8:	2301      	movs	r3, #1
 800bdea:	e7ba      	b.n	800bd62 <_printf_float+0xee>
 800bdec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bdf0:	d9dc      	bls.n	800bdac <_printf_float+0x138>
 800bdf2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bdf6:	d118      	bne.n	800be2a <_printf_float+0x1b6>
 800bdf8:	2900      	cmp	r1, #0
 800bdfa:	6863      	ldr	r3, [r4, #4]
 800bdfc:	dd0b      	ble.n	800be16 <_printf_float+0x1a2>
 800bdfe:	6121      	str	r1, [r4, #16]
 800be00:	b913      	cbnz	r3, 800be08 <_printf_float+0x194>
 800be02:	6822      	ldr	r2, [r4, #0]
 800be04:	07d0      	lsls	r0, r2, #31
 800be06:	d502      	bpl.n	800be0e <_printf_float+0x19a>
 800be08:	3301      	adds	r3, #1
 800be0a:	440b      	add	r3, r1
 800be0c:	6123      	str	r3, [r4, #16]
 800be0e:	f04f 0900 	mov.w	r9, #0
 800be12:	65a1      	str	r1, [r4, #88]	@ 0x58
 800be14:	e7dc      	b.n	800bdd0 <_printf_float+0x15c>
 800be16:	b913      	cbnz	r3, 800be1e <_printf_float+0x1aa>
 800be18:	6822      	ldr	r2, [r4, #0]
 800be1a:	07d2      	lsls	r2, r2, #31
 800be1c:	d501      	bpl.n	800be22 <_printf_float+0x1ae>
 800be1e:	3302      	adds	r3, #2
 800be20:	e7f4      	b.n	800be0c <_printf_float+0x198>
 800be22:	2301      	movs	r3, #1
 800be24:	e7f2      	b.n	800be0c <_printf_float+0x198>
 800be26:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800be2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be2c:	4299      	cmp	r1, r3
 800be2e:	db05      	blt.n	800be3c <_printf_float+0x1c8>
 800be30:	6823      	ldr	r3, [r4, #0]
 800be32:	6121      	str	r1, [r4, #16]
 800be34:	07d8      	lsls	r0, r3, #31
 800be36:	d5ea      	bpl.n	800be0e <_printf_float+0x19a>
 800be38:	1c4b      	adds	r3, r1, #1
 800be3a:	e7e7      	b.n	800be0c <_printf_float+0x198>
 800be3c:	2900      	cmp	r1, #0
 800be3e:	bfcc      	ite	gt
 800be40:	2201      	movgt	r2, #1
 800be42:	f1c1 0202 	rsble	r2, r1, #2
 800be46:	4413      	add	r3, r2
 800be48:	e7e0      	b.n	800be0c <_printf_float+0x198>
 800be4a:	6823      	ldr	r3, [r4, #0]
 800be4c:	055a      	lsls	r2, r3, #21
 800be4e:	d407      	bmi.n	800be60 <_printf_float+0x1ec>
 800be50:	6923      	ldr	r3, [r4, #16]
 800be52:	4642      	mov	r2, r8
 800be54:	4631      	mov	r1, r6
 800be56:	4628      	mov	r0, r5
 800be58:	47b8      	blx	r7
 800be5a:	3001      	adds	r0, #1
 800be5c:	d12b      	bne.n	800beb6 <_printf_float+0x242>
 800be5e:	e764      	b.n	800bd2a <_printf_float+0xb6>
 800be60:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800be64:	f240 80dc 	bls.w	800c020 <_printf_float+0x3ac>
 800be68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be6c:	2200      	movs	r2, #0
 800be6e:	2300      	movs	r3, #0
 800be70:	f7f4 fd9a 	bl	80009a8 <__aeabi_dcmpeq>
 800be74:	2800      	cmp	r0, #0
 800be76:	d033      	beq.n	800bee0 <_printf_float+0x26c>
 800be78:	2301      	movs	r3, #1
 800be7a:	4631      	mov	r1, r6
 800be7c:	4628      	mov	r0, r5
 800be7e:	4a35      	ldr	r2, [pc, #212]	@ (800bf54 <_printf_float+0x2e0>)
 800be80:	47b8      	blx	r7
 800be82:	3001      	adds	r0, #1
 800be84:	f43f af51 	beq.w	800bd2a <_printf_float+0xb6>
 800be88:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800be8c:	4543      	cmp	r3, r8
 800be8e:	db02      	blt.n	800be96 <_printf_float+0x222>
 800be90:	6823      	ldr	r3, [r4, #0]
 800be92:	07d8      	lsls	r0, r3, #31
 800be94:	d50f      	bpl.n	800beb6 <_printf_float+0x242>
 800be96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800be9a:	4631      	mov	r1, r6
 800be9c:	4628      	mov	r0, r5
 800be9e:	47b8      	blx	r7
 800bea0:	3001      	adds	r0, #1
 800bea2:	f43f af42 	beq.w	800bd2a <_printf_float+0xb6>
 800bea6:	f04f 0900 	mov.w	r9, #0
 800beaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800beae:	f104 0a1a 	add.w	sl, r4, #26
 800beb2:	45c8      	cmp	r8, r9
 800beb4:	dc09      	bgt.n	800beca <_printf_float+0x256>
 800beb6:	6823      	ldr	r3, [r4, #0]
 800beb8:	079b      	lsls	r3, r3, #30
 800beba:	f100 8102 	bmi.w	800c0c2 <_printf_float+0x44e>
 800bebe:	68e0      	ldr	r0, [r4, #12]
 800bec0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bec2:	4298      	cmp	r0, r3
 800bec4:	bfb8      	it	lt
 800bec6:	4618      	movlt	r0, r3
 800bec8:	e731      	b.n	800bd2e <_printf_float+0xba>
 800beca:	2301      	movs	r3, #1
 800becc:	4652      	mov	r2, sl
 800bece:	4631      	mov	r1, r6
 800bed0:	4628      	mov	r0, r5
 800bed2:	47b8      	blx	r7
 800bed4:	3001      	adds	r0, #1
 800bed6:	f43f af28 	beq.w	800bd2a <_printf_float+0xb6>
 800beda:	f109 0901 	add.w	r9, r9, #1
 800bede:	e7e8      	b.n	800beb2 <_printf_float+0x23e>
 800bee0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	dc38      	bgt.n	800bf58 <_printf_float+0x2e4>
 800bee6:	2301      	movs	r3, #1
 800bee8:	4631      	mov	r1, r6
 800beea:	4628      	mov	r0, r5
 800beec:	4a19      	ldr	r2, [pc, #100]	@ (800bf54 <_printf_float+0x2e0>)
 800beee:	47b8      	blx	r7
 800bef0:	3001      	adds	r0, #1
 800bef2:	f43f af1a 	beq.w	800bd2a <_printf_float+0xb6>
 800bef6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800befa:	ea59 0303 	orrs.w	r3, r9, r3
 800befe:	d102      	bne.n	800bf06 <_printf_float+0x292>
 800bf00:	6823      	ldr	r3, [r4, #0]
 800bf02:	07d9      	lsls	r1, r3, #31
 800bf04:	d5d7      	bpl.n	800beb6 <_printf_float+0x242>
 800bf06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bf0a:	4631      	mov	r1, r6
 800bf0c:	4628      	mov	r0, r5
 800bf0e:	47b8      	blx	r7
 800bf10:	3001      	adds	r0, #1
 800bf12:	f43f af0a 	beq.w	800bd2a <_printf_float+0xb6>
 800bf16:	f04f 0a00 	mov.w	sl, #0
 800bf1a:	f104 0b1a 	add.w	fp, r4, #26
 800bf1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf20:	425b      	negs	r3, r3
 800bf22:	4553      	cmp	r3, sl
 800bf24:	dc01      	bgt.n	800bf2a <_printf_float+0x2b6>
 800bf26:	464b      	mov	r3, r9
 800bf28:	e793      	b.n	800be52 <_printf_float+0x1de>
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	465a      	mov	r2, fp
 800bf2e:	4631      	mov	r1, r6
 800bf30:	4628      	mov	r0, r5
 800bf32:	47b8      	blx	r7
 800bf34:	3001      	adds	r0, #1
 800bf36:	f43f aef8 	beq.w	800bd2a <_printf_float+0xb6>
 800bf3a:	f10a 0a01 	add.w	sl, sl, #1
 800bf3e:	e7ee      	b.n	800bf1e <_printf_float+0x2aa>
 800bf40:	7fefffff 	.word	0x7fefffff
 800bf44:	0800f93f 	.word	0x0800f93f
 800bf48:	0800f93b 	.word	0x0800f93b
 800bf4c:	0800f947 	.word	0x0800f947
 800bf50:	0800f943 	.word	0x0800f943
 800bf54:	0800f94b 	.word	0x0800f94b
 800bf58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bf5a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bf5e:	4553      	cmp	r3, sl
 800bf60:	bfa8      	it	ge
 800bf62:	4653      	movge	r3, sl
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	4699      	mov	r9, r3
 800bf68:	dc36      	bgt.n	800bfd8 <_printf_float+0x364>
 800bf6a:	f04f 0b00 	mov.w	fp, #0
 800bf6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bf72:	f104 021a 	add.w	r2, r4, #26
 800bf76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bf78:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf7a:	eba3 0309 	sub.w	r3, r3, r9
 800bf7e:	455b      	cmp	r3, fp
 800bf80:	dc31      	bgt.n	800bfe6 <_printf_float+0x372>
 800bf82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf84:	459a      	cmp	sl, r3
 800bf86:	dc3a      	bgt.n	800bffe <_printf_float+0x38a>
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	07da      	lsls	r2, r3, #31
 800bf8c:	d437      	bmi.n	800bffe <_printf_float+0x38a>
 800bf8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf90:	ebaa 0903 	sub.w	r9, sl, r3
 800bf94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf96:	ebaa 0303 	sub.w	r3, sl, r3
 800bf9a:	4599      	cmp	r9, r3
 800bf9c:	bfa8      	it	ge
 800bf9e:	4699      	movge	r9, r3
 800bfa0:	f1b9 0f00 	cmp.w	r9, #0
 800bfa4:	dc33      	bgt.n	800c00e <_printf_float+0x39a>
 800bfa6:	f04f 0800 	mov.w	r8, #0
 800bfaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bfae:	f104 0b1a 	add.w	fp, r4, #26
 800bfb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfb4:	ebaa 0303 	sub.w	r3, sl, r3
 800bfb8:	eba3 0309 	sub.w	r3, r3, r9
 800bfbc:	4543      	cmp	r3, r8
 800bfbe:	f77f af7a 	ble.w	800beb6 <_printf_float+0x242>
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	465a      	mov	r2, fp
 800bfc6:	4631      	mov	r1, r6
 800bfc8:	4628      	mov	r0, r5
 800bfca:	47b8      	blx	r7
 800bfcc:	3001      	adds	r0, #1
 800bfce:	f43f aeac 	beq.w	800bd2a <_printf_float+0xb6>
 800bfd2:	f108 0801 	add.w	r8, r8, #1
 800bfd6:	e7ec      	b.n	800bfb2 <_printf_float+0x33e>
 800bfd8:	4642      	mov	r2, r8
 800bfda:	4631      	mov	r1, r6
 800bfdc:	4628      	mov	r0, r5
 800bfde:	47b8      	blx	r7
 800bfe0:	3001      	adds	r0, #1
 800bfe2:	d1c2      	bne.n	800bf6a <_printf_float+0x2f6>
 800bfe4:	e6a1      	b.n	800bd2a <_printf_float+0xb6>
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	4631      	mov	r1, r6
 800bfea:	4628      	mov	r0, r5
 800bfec:	920a      	str	r2, [sp, #40]	@ 0x28
 800bfee:	47b8      	blx	r7
 800bff0:	3001      	adds	r0, #1
 800bff2:	f43f ae9a 	beq.w	800bd2a <_printf_float+0xb6>
 800bff6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bff8:	f10b 0b01 	add.w	fp, fp, #1
 800bffc:	e7bb      	b.n	800bf76 <_printf_float+0x302>
 800bffe:	4631      	mov	r1, r6
 800c000:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c004:	4628      	mov	r0, r5
 800c006:	47b8      	blx	r7
 800c008:	3001      	adds	r0, #1
 800c00a:	d1c0      	bne.n	800bf8e <_printf_float+0x31a>
 800c00c:	e68d      	b.n	800bd2a <_printf_float+0xb6>
 800c00e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c010:	464b      	mov	r3, r9
 800c012:	4631      	mov	r1, r6
 800c014:	4628      	mov	r0, r5
 800c016:	4442      	add	r2, r8
 800c018:	47b8      	blx	r7
 800c01a:	3001      	adds	r0, #1
 800c01c:	d1c3      	bne.n	800bfa6 <_printf_float+0x332>
 800c01e:	e684      	b.n	800bd2a <_printf_float+0xb6>
 800c020:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c024:	f1ba 0f01 	cmp.w	sl, #1
 800c028:	dc01      	bgt.n	800c02e <_printf_float+0x3ba>
 800c02a:	07db      	lsls	r3, r3, #31
 800c02c:	d536      	bpl.n	800c09c <_printf_float+0x428>
 800c02e:	2301      	movs	r3, #1
 800c030:	4642      	mov	r2, r8
 800c032:	4631      	mov	r1, r6
 800c034:	4628      	mov	r0, r5
 800c036:	47b8      	blx	r7
 800c038:	3001      	adds	r0, #1
 800c03a:	f43f ae76 	beq.w	800bd2a <_printf_float+0xb6>
 800c03e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c042:	4631      	mov	r1, r6
 800c044:	4628      	mov	r0, r5
 800c046:	47b8      	blx	r7
 800c048:	3001      	adds	r0, #1
 800c04a:	f43f ae6e 	beq.w	800bd2a <_printf_float+0xb6>
 800c04e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c052:	2200      	movs	r2, #0
 800c054:	2300      	movs	r3, #0
 800c056:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c05a:	f7f4 fca5 	bl	80009a8 <__aeabi_dcmpeq>
 800c05e:	b9c0      	cbnz	r0, 800c092 <_printf_float+0x41e>
 800c060:	4653      	mov	r3, sl
 800c062:	f108 0201 	add.w	r2, r8, #1
 800c066:	4631      	mov	r1, r6
 800c068:	4628      	mov	r0, r5
 800c06a:	47b8      	blx	r7
 800c06c:	3001      	adds	r0, #1
 800c06e:	d10c      	bne.n	800c08a <_printf_float+0x416>
 800c070:	e65b      	b.n	800bd2a <_printf_float+0xb6>
 800c072:	2301      	movs	r3, #1
 800c074:	465a      	mov	r2, fp
 800c076:	4631      	mov	r1, r6
 800c078:	4628      	mov	r0, r5
 800c07a:	47b8      	blx	r7
 800c07c:	3001      	adds	r0, #1
 800c07e:	f43f ae54 	beq.w	800bd2a <_printf_float+0xb6>
 800c082:	f108 0801 	add.w	r8, r8, #1
 800c086:	45d0      	cmp	r8, sl
 800c088:	dbf3      	blt.n	800c072 <_printf_float+0x3fe>
 800c08a:	464b      	mov	r3, r9
 800c08c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c090:	e6e0      	b.n	800be54 <_printf_float+0x1e0>
 800c092:	f04f 0800 	mov.w	r8, #0
 800c096:	f104 0b1a 	add.w	fp, r4, #26
 800c09a:	e7f4      	b.n	800c086 <_printf_float+0x412>
 800c09c:	2301      	movs	r3, #1
 800c09e:	4642      	mov	r2, r8
 800c0a0:	e7e1      	b.n	800c066 <_printf_float+0x3f2>
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	464a      	mov	r2, r9
 800c0a6:	4631      	mov	r1, r6
 800c0a8:	4628      	mov	r0, r5
 800c0aa:	47b8      	blx	r7
 800c0ac:	3001      	adds	r0, #1
 800c0ae:	f43f ae3c 	beq.w	800bd2a <_printf_float+0xb6>
 800c0b2:	f108 0801 	add.w	r8, r8, #1
 800c0b6:	68e3      	ldr	r3, [r4, #12]
 800c0b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c0ba:	1a5b      	subs	r3, r3, r1
 800c0bc:	4543      	cmp	r3, r8
 800c0be:	dcf0      	bgt.n	800c0a2 <_printf_float+0x42e>
 800c0c0:	e6fd      	b.n	800bebe <_printf_float+0x24a>
 800c0c2:	f04f 0800 	mov.w	r8, #0
 800c0c6:	f104 0919 	add.w	r9, r4, #25
 800c0ca:	e7f4      	b.n	800c0b6 <_printf_float+0x442>

0800c0cc <_printf_common>:
 800c0cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0d0:	4616      	mov	r6, r2
 800c0d2:	4698      	mov	r8, r3
 800c0d4:	688a      	ldr	r2, [r1, #8]
 800c0d6:	690b      	ldr	r3, [r1, #16]
 800c0d8:	4607      	mov	r7, r0
 800c0da:	4293      	cmp	r3, r2
 800c0dc:	bfb8      	it	lt
 800c0de:	4613      	movlt	r3, r2
 800c0e0:	6033      	str	r3, [r6, #0]
 800c0e2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c0e6:	460c      	mov	r4, r1
 800c0e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c0ec:	b10a      	cbz	r2, 800c0f2 <_printf_common+0x26>
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	6033      	str	r3, [r6, #0]
 800c0f2:	6823      	ldr	r3, [r4, #0]
 800c0f4:	0699      	lsls	r1, r3, #26
 800c0f6:	bf42      	ittt	mi
 800c0f8:	6833      	ldrmi	r3, [r6, #0]
 800c0fa:	3302      	addmi	r3, #2
 800c0fc:	6033      	strmi	r3, [r6, #0]
 800c0fe:	6825      	ldr	r5, [r4, #0]
 800c100:	f015 0506 	ands.w	r5, r5, #6
 800c104:	d106      	bne.n	800c114 <_printf_common+0x48>
 800c106:	f104 0a19 	add.w	sl, r4, #25
 800c10a:	68e3      	ldr	r3, [r4, #12]
 800c10c:	6832      	ldr	r2, [r6, #0]
 800c10e:	1a9b      	subs	r3, r3, r2
 800c110:	42ab      	cmp	r3, r5
 800c112:	dc2b      	bgt.n	800c16c <_printf_common+0xa0>
 800c114:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c118:	6822      	ldr	r2, [r4, #0]
 800c11a:	3b00      	subs	r3, #0
 800c11c:	bf18      	it	ne
 800c11e:	2301      	movne	r3, #1
 800c120:	0692      	lsls	r2, r2, #26
 800c122:	d430      	bmi.n	800c186 <_printf_common+0xba>
 800c124:	4641      	mov	r1, r8
 800c126:	4638      	mov	r0, r7
 800c128:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c12c:	47c8      	blx	r9
 800c12e:	3001      	adds	r0, #1
 800c130:	d023      	beq.n	800c17a <_printf_common+0xae>
 800c132:	6823      	ldr	r3, [r4, #0]
 800c134:	6922      	ldr	r2, [r4, #16]
 800c136:	f003 0306 	and.w	r3, r3, #6
 800c13a:	2b04      	cmp	r3, #4
 800c13c:	bf14      	ite	ne
 800c13e:	2500      	movne	r5, #0
 800c140:	6833      	ldreq	r3, [r6, #0]
 800c142:	f04f 0600 	mov.w	r6, #0
 800c146:	bf08      	it	eq
 800c148:	68e5      	ldreq	r5, [r4, #12]
 800c14a:	f104 041a 	add.w	r4, r4, #26
 800c14e:	bf08      	it	eq
 800c150:	1aed      	subeq	r5, r5, r3
 800c152:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c156:	bf08      	it	eq
 800c158:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c15c:	4293      	cmp	r3, r2
 800c15e:	bfc4      	itt	gt
 800c160:	1a9b      	subgt	r3, r3, r2
 800c162:	18ed      	addgt	r5, r5, r3
 800c164:	42b5      	cmp	r5, r6
 800c166:	d11a      	bne.n	800c19e <_printf_common+0xd2>
 800c168:	2000      	movs	r0, #0
 800c16a:	e008      	b.n	800c17e <_printf_common+0xb2>
 800c16c:	2301      	movs	r3, #1
 800c16e:	4652      	mov	r2, sl
 800c170:	4641      	mov	r1, r8
 800c172:	4638      	mov	r0, r7
 800c174:	47c8      	blx	r9
 800c176:	3001      	adds	r0, #1
 800c178:	d103      	bne.n	800c182 <_printf_common+0xb6>
 800c17a:	f04f 30ff 	mov.w	r0, #4294967295
 800c17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c182:	3501      	adds	r5, #1
 800c184:	e7c1      	b.n	800c10a <_printf_common+0x3e>
 800c186:	2030      	movs	r0, #48	@ 0x30
 800c188:	18e1      	adds	r1, r4, r3
 800c18a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c18e:	1c5a      	adds	r2, r3, #1
 800c190:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c194:	4422      	add	r2, r4
 800c196:	3302      	adds	r3, #2
 800c198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c19c:	e7c2      	b.n	800c124 <_printf_common+0x58>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	4622      	mov	r2, r4
 800c1a2:	4641      	mov	r1, r8
 800c1a4:	4638      	mov	r0, r7
 800c1a6:	47c8      	blx	r9
 800c1a8:	3001      	adds	r0, #1
 800c1aa:	d0e6      	beq.n	800c17a <_printf_common+0xae>
 800c1ac:	3601      	adds	r6, #1
 800c1ae:	e7d9      	b.n	800c164 <_printf_common+0x98>

0800c1b0 <_printf_i>:
 800c1b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c1b4:	7e0f      	ldrb	r7, [r1, #24]
 800c1b6:	4691      	mov	r9, r2
 800c1b8:	2f78      	cmp	r7, #120	@ 0x78
 800c1ba:	4680      	mov	r8, r0
 800c1bc:	460c      	mov	r4, r1
 800c1be:	469a      	mov	sl, r3
 800c1c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c1c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c1c6:	d807      	bhi.n	800c1d8 <_printf_i+0x28>
 800c1c8:	2f62      	cmp	r7, #98	@ 0x62
 800c1ca:	d80a      	bhi.n	800c1e2 <_printf_i+0x32>
 800c1cc:	2f00      	cmp	r7, #0
 800c1ce:	f000 80d1 	beq.w	800c374 <_printf_i+0x1c4>
 800c1d2:	2f58      	cmp	r7, #88	@ 0x58
 800c1d4:	f000 80b8 	beq.w	800c348 <_printf_i+0x198>
 800c1d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c1e0:	e03a      	b.n	800c258 <_printf_i+0xa8>
 800c1e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c1e6:	2b15      	cmp	r3, #21
 800c1e8:	d8f6      	bhi.n	800c1d8 <_printf_i+0x28>
 800c1ea:	a101      	add	r1, pc, #4	@ (adr r1, 800c1f0 <_printf_i+0x40>)
 800c1ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c1f0:	0800c249 	.word	0x0800c249
 800c1f4:	0800c25d 	.word	0x0800c25d
 800c1f8:	0800c1d9 	.word	0x0800c1d9
 800c1fc:	0800c1d9 	.word	0x0800c1d9
 800c200:	0800c1d9 	.word	0x0800c1d9
 800c204:	0800c1d9 	.word	0x0800c1d9
 800c208:	0800c25d 	.word	0x0800c25d
 800c20c:	0800c1d9 	.word	0x0800c1d9
 800c210:	0800c1d9 	.word	0x0800c1d9
 800c214:	0800c1d9 	.word	0x0800c1d9
 800c218:	0800c1d9 	.word	0x0800c1d9
 800c21c:	0800c35b 	.word	0x0800c35b
 800c220:	0800c287 	.word	0x0800c287
 800c224:	0800c315 	.word	0x0800c315
 800c228:	0800c1d9 	.word	0x0800c1d9
 800c22c:	0800c1d9 	.word	0x0800c1d9
 800c230:	0800c37d 	.word	0x0800c37d
 800c234:	0800c1d9 	.word	0x0800c1d9
 800c238:	0800c287 	.word	0x0800c287
 800c23c:	0800c1d9 	.word	0x0800c1d9
 800c240:	0800c1d9 	.word	0x0800c1d9
 800c244:	0800c31d 	.word	0x0800c31d
 800c248:	6833      	ldr	r3, [r6, #0]
 800c24a:	1d1a      	adds	r2, r3, #4
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	6032      	str	r2, [r6, #0]
 800c250:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c254:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c258:	2301      	movs	r3, #1
 800c25a:	e09c      	b.n	800c396 <_printf_i+0x1e6>
 800c25c:	6833      	ldr	r3, [r6, #0]
 800c25e:	6820      	ldr	r0, [r4, #0]
 800c260:	1d19      	adds	r1, r3, #4
 800c262:	6031      	str	r1, [r6, #0]
 800c264:	0606      	lsls	r6, r0, #24
 800c266:	d501      	bpl.n	800c26c <_printf_i+0xbc>
 800c268:	681d      	ldr	r5, [r3, #0]
 800c26a:	e003      	b.n	800c274 <_printf_i+0xc4>
 800c26c:	0645      	lsls	r5, r0, #25
 800c26e:	d5fb      	bpl.n	800c268 <_printf_i+0xb8>
 800c270:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c274:	2d00      	cmp	r5, #0
 800c276:	da03      	bge.n	800c280 <_printf_i+0xd0>
 800c278:	232d      	movs	r3, #45	@ 0x2d
 800c27a:	426d      	negs	r5, r5
 800c27c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c280:	230a      	movs	r3, #10
 800c282:	4858      	ldr	r0, [pc, #352]	@ (800c3e4 <_printf_i+0x234>)
 800c284:	e011      	b.n	800c2aa <_printf_i+0xfa>
 800c286:	6821      	ldr	r1, [r4, #0]
 800c288:	6833      	ldr	r3, [r6, #0]
 800c28a:	0608      	lsls	r0, r1, #24
 800c28c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c290:	d402      	bmi.n	800c298 <_printf_i+0xe8>
 800c292:	0649      	lsls	r1, r1, #25
 800c294:	bf48      	it	mi
 800c296:	b2ad      	uxthmi	r5, r5
 800c298:	2f6f      	cmp	r7, #111	@ 0x6f
 800c29a:	6033      	str	r3, [r6, #0]
 800c29c:	bf14      	ite	ne
 800c29e:	230a      	movne	r3, #10
 800c2a0:	2308      	moveq	r3, #8
 800c2a2:	4850      	ldr	r0, [pc, #320]	@ (800c3e4 <_printf_i+0x234>)
 800c2a4:	2100      	movs	r1, #0
 800c2a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c2aa:	6866      	ldr	r6, [r4, #4]
 800c2ac:	2e00      	cmp	r6, #0
 800c2ae:	60a6      	str	r6, [r4, #8]
 800c2b0:	db05      	blt.n	800c2be <_printf_i+0x10e>
 800c2b2:	6821      	ldr	r1, [r4, #0]
 800c2b4:	432e      	orrs	r6, r5
 800c2b6:	f021 0104 	bic.w	r1, r1, #4
 800c2ba:	6021      	str	r1, [r4, #0]
 800c2bc:	d04b      	beq.n	800c356 <_printf_i+0x1a6>
 800c2be:	4616      	mov	r6, r2
 800c2c0:	fbb5 f1f3 	udiv	r1, r5, r3
 800c2c4:	fb03 5711 	mls	r7, r3, r1, r5
 800c2c8:	5dc7      	ldrb	r7, [r0, r7]
 800c2ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c2ce:	462f      	mov	r7, r5
 800c2d0:	42bb      	cmp	r3, r7
 800c2d2:	460d      	mov	r5, r1
 800c2d4:	d9f4      	bls.n	800c2c0 <_printf_i+0x110>
 800c2d6:	2b08      	cmp	r3, #8
 800c2d8:	d10b      	bne.n	800c2f2 <_printf_i+0x142>
 800c2da:	6823      	ldr	r3, [r4, #0]
 800c2dc:	07df      	lsls	r7, r3, #31
 800c2de:	d508      	bpl.n	800c2f2 <_printf_i+0x142>
 800c2e0:	6923      	ldr	r3, [r4, #16]
 800c2e2:	6861      	ldr	r1, [r4, #4]
 800c2e4:	4299      	cmp	r1, r3
 800c2e6:	bfde      	ittt	le
 800c2e8:	2330      	movle	r3, #48	@ 0x30
 800c2ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c2ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c2f2:	1b92      	subs	r2, r2, r6
 800c2f4:	6122      	str	r2, [r4, #16]
 800c2f6:	464b      	mov	r3, r9
 800c2f8:	4621      	mov	r1, r4
 800c2fa:	4640      	mov	r0, r8
 800c2fc:	f8cd a000 	str.w	sl, [sp]
 800c300:	aa03      	add	r2, sp, #12
 800c302:	f7ff fee3 	bl	800c0cc <_printf_common>
 800c306:	3001      	adds	r0, #1
 800c308:	d14a      	bne.n	800c3a0 <_printf_i+0x1f0>
 800c30a:	f04f 30ff 	mov.w	r0, #4294967295
 800c30e:	b004      	add	sp, #16
 800c310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c314:	6823      	ldr	r3, [r4, #0]
 800c316:	f043 0320 	orr.w	r3, r3, #32
 800c31a:	6023      	str	r3, [r4, #0]
 800c31c:	2778      	movs	r7, #120	@ 0x78
 800c31e:	4832      	ldr	r0, [pc, #200]	@ (800c3e8 <_printf_i+0x238>)
 800c320:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c324:	6823      	ldr	r3, [r4, #0]
 800c326:	6831      	ldr	r1, [r6, #0]
 800c328:	061f      	lsls	r7, r3, #24
 800c32a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c32e:	d402      	bmi.n	800c336 <_printf_i+0x186>
 800c330:	065f      	lsls	r7, r3, #25
 800c332:	bf48      	it	mi
 800c334:	b2ad      	uxthmi	r5, r5
 800c336:	6031      	str	r1, [r6, #0]
 800c338:	07d9      	lsls	r1, r3, #31
 800c33a:	bf44      	itt	mi
 800c33c:	f043 0320 	orrmi.w	r3, r3, #32
 800c340:	6023      	strmi	r3, [r4, #0]
 800c342:	b11d      	cbz	r5, 800c34c <_printf_i+0x19c>
 800c344:	2310      	movs	r3, #16
 800c346:	e7ad      	b.n	800c2a4 <_printf_i+0xf4>
 800c348:	4826      	ldr	r0, [pc, #152]	@ (800c3e4 <_printf_i+0x234>)
 800c34a:	e7e9      	b.n	800c320 <_printf_i+0x170>
 800c34c:	6823      	ldr	r3, [r4, #0]
 800c34e:	f023 0320 	bic.w	r3, r3, #32
 800c352:	6023      	str	r3, [r4, #0]
 800c354:	e7f6      	b.n	800c344 <_printf_i+0x194>
 800c356:	4616      	mov	r6, r2
 800c358:	e7bd      	b.n	800c2d6 <_printf_i+0x126>
 800c35a:	6833      	ldr	r3, [r6, #0]
 800c35c:	6825      	ldr	r5, [r4, #0]
 800c35e:	1d18      	adds	r0, r3, #4
 800c360:	6961      	ldr	r1, [r4, #20]
 800c362:	6030      	str	r0, [r6, #0]
 800c364:	062e      	lsls	r6, r5, #24
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	d501      	bpl.n	800c36e <_printf_i+0x1be>
 800c36a:	6019      	str	r1, [r3, #0]
 800c36c:	e002      	b.n	800c374 <_printf_i+0x1c4>
 800c36e:	0668      	lsls	r0, r5, #25
 800c370:	d5fb      	bpl.n	800c36a <_printf_i+0x1ba>
 800c372:	8019      	strh	r1, [r3, #0]
 800c374:	2300      	movs	r3, #0
 800c376:	4616      	mov	r6, r2
 800c378:	6123      	str	r3, [r4, #16]
 800c37a:	e7bc      	b.n	800c2f6 <_printf_i+0x146>
 800c37c:	6833      	ldr	r3, [r6, #0]
 800c37e:	2100      	movs	r1, #0
 800c380:	1d1a      	adds	r2, r3, #4
 800c382:	6032      	str	r2, [r6, #0]
 800c384:	681e      	ldr	r6, [r3, #0]
 800c386:	6862      	ldr	r2, [r4, #4]
 800c388:	4630      	mov	r0, r6
 800c38a:	f000 fa48 	bl	800c81e <memchr>
 800c38e:	b108      	cbz	r0, 800c394 <_printf_i+0x1e4>
 800c390:	1b80      	subs	r0, r0, r6
 800c392:	6060      	str	r0, [r4, #4]
 800c394:	6863      	ldr	r3, [r4, #4]
 800c396:	6123      	str	r3, [r4, #16]
 800c398:	2300      	movs	r3, #0
 800c39a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c39e:	e7aa      	b.n	800c2f6 <_printf_i+0x146>
 800c3a0:	4632      	mov	r2, r6
 800c3a2:	4649      	mov	r1, r9
 800c3a4:	4640      	mov	r0, r8
 800c3a6:	6923      	ldr	r3, [r4, #16]
 800c3a8:	47d0      	blx	sl
 800c3aa:	3001      	adds	r0, #1
 800c3ac:	d0ad      	beq.n	800c30a <_printf_i+0x15a>
 800c3ae:	6823      	ldr	r3, [r4, #0]
 800c3b0:	079b      	lsls	r3, r3, #30
 800c3b2:	d413      	bmi.n	800c3dc <_printf_i+0x22c>
 800c3b4:	68e0      	ldr	r0, [r4, #12]
 800c3b6:	9b03      	ldr	r3, [sp, #12]
 800c3b8:	4298      	cmp	r0, r3
 800c3ba:	bfb8      	it	lt
 800c3bc:	4618      	movlt	r0, r3
 800c3be:	e7a6      	b.n	800c30e <_printf_i+0x15e>
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	4632      	mov	r2, r6
 800c3c4:	4649      	mov	r1, r9
 800c3c6:	4640      	mov	r0, r8
 800c3c8:	47d0      	blx	sl
 800c3ca:	3001      	adds	r0, #1
 800c3cc:	d09d      	beq.n	800c30a <_printf_i+0x15a>
 800c3ce:	3501      	adds	r5, #1
 800c3d0:	68e3      	ldr	r3, [r4, #12]
 800c3d2:	9903      	ldr	r1, [sp, #12]
 800c3d4:	1a5b      	subs	r3, r3, r1
 800c3d6:	42ab      	cmp	r3, r5
 800c3d8:	dcf2      	bgt.n	800c3c0 <_printf_i+0x210>
 800c3da:	e7eb      	b.n	800c3b4 <_printf_i+0x204>
 800c3dc:	2500      	movs	r5, #0
 800c3de:	f104 0619 	add.w	r6, r4, #25
 800c3e2:	e7f5      	b.n	800c3d0 <_printf_i+0x220>
 800c3e4:	0800f94d 	.word	0x0800f94d
 800c3e8:	0800f95e 	.word	0x0800f95e

0800c3ec <std>:
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	b510      	push	{r4, lr}
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	e9c0 3300 	strd	r3, r3, [r0]
 800c3f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c3fa:	6083      	str	r3, [r0, #8]
 800c3fc:	8181      	strh	r1, [r0, #12]
 800c3fe:	6643      	str	r3, [r0, #100]	@ 0x64
 800c400:	81c2      	strh	r2, [r0, #14]
 800c402:	6183      	str	r3, [r0, #24]
 800c404:	4619      	mov	r1, r3
 800c406:	2208      	movs	r2, #8
 800c408:	305c      	adds	r0, #92	@ 0x5c
 800c40a:	f000 f92a 	bl	800c662 <memset>
 800c40e:	4b0d      	ldr	r3, [pc, #52]	@ (800c444 <std+0x58>)
 800c410:	6224      	str	r4, [r4, #32]
 800c412:	6263      	str	r3, [r4, #36]	@ 0x24
 800c414:	4b0c      	ldr	r3, [pc, #48]	@ (800c448 <std+0x5c>)
 800c416:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c418:	4b0c      	ldr	r3, [pc, #48]	@ (800c44c <std+0x60>)
 800c41a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c41c:	4b0c      	ldr	r3, [pc, #48]	@ (800c450 <std+0x64>)
 800c41e:	6323      	str	r3, [r4, #48]	@ 0x30
 800c420:	4b0c      	ldr	r3, [pc, #48]	@ (800c454 <std+0x68>)
 800c422:	429c      	cmp	r4, r3
 800c424:	d006      	beq.n	800c434 <std+0x48>
 800c426:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c42a:	4294      	cmp	r4, r2
 800c42c:	d002      	beq.n	800c434 <std+0x48>
 800c42e:	33d0      	adds	r3, #208	@ 0xd0
 800c430:	429c      	cmp	r4, r3
 800c432:	d105      	bne.n	800c440 <std+0x54>
 800c434:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c43c:	f000 b9e4 	b.w	800c808 <__retarget_lock_init_recursive>
 800c440:	bd10      	pop	{r4, pc}
 800c442:	bf00      	nop
 800c444:	0800c5dd 	.word	0x0800c5dd
 800c448:	0800c5ff 	.word	0x0800c5ff
 800c44c:	0800c637 	.word	0x0800c637
 800c450:	0800c65b 	.word	0x0800c65b
 800c454:	2000133c 	.word	0x2000133c

0800c458 <stdio_exit_handler>:
 800c458:	4a02      	ldr	r2, [pc, #8]	@ (800c464 <stdio_exit_handler+0xc>)
 800c45a:	4903      	ldr	r1, [pc, #12]	@ (800c468 <stdio_exit_handler+0x10>)
 800c45c:	4803      	ldr	r0, [pc, #12]	@ (800c46c <stdio_exit_handler+0x14>)
 800c45e:	f000 b869 	b.w	800c534 <_fwalk_sglue>
 800c462:	bf00      	nop
 800c464:	20000064 	.word	0x20000064
 800c468:	0800eaf5 	.word	0x0800eaf5
 800c46c:	200001e0 	.word	0x200001e0

0800c470 <cleanup_stdio>:
 800c470:	6841      	ldr	r1, [r0, #4]
 800c472:	4b0c      	ldr	r3, [pc, #48]	@ (800c4a4 <cleanup_stdio+0x34>)
 800c474:	b510      	push	{r4, lr}
 800c476:	4299      	cmp	r1, r3
 800c478:	4604      	mov	r4, r0
 800c47a:	d001      	beq.n	800c480 <cleanup_stdio+0x10>
 800c47c:	f002 fb3a 	bl	800eaf4 <_fflush_r>
 800c480:	68a1      	ldr	r1, [r4, #8]
 800c482:	4b09      	ldr	r3, [pc, #36]	@ (800c4a8 <cleanup_stdio+0x38>)
 800c484:	4299      	cmp	r1, r3
 800c486:	d002      	beq.n	800c48e <cleanup_stdio+0x1e>
 800c488:	4620      	mov	r0, r4
 800c48a:	f002 fb33 	bl	800eaf4 <_fflush_r>
 800c48e:	68e1      	ldr	r1, [r4, #12]
 800c490:	4b06      	ldr	r3, [pc, #24]	@ (800c4ac <cleanup_stdio+0x3c>)
 800c492:	4299      	cmp	r1, r3
 800c494:	d004      	beq.n	800c4a0 <cleanup_stdio+0x30>
 800c496:	4620      	mov	r0, r4
 800c498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c49c:	f002 bb2a 	b.w	800eaf4 <_fflush_r>
 800c4a0:	bd10      	pop	{r4, pc}
 800c4a2:	bf00      	nop
 800c4a4:	2000133c 	.word	0x2000133c
 800c4a8:	200013a4 	.word	0x200013a4
 800c4ac:	2000140c 	.word	0x2000140c

0800c4b0 <global_stdio_init.part.0>:
 800c4b0:	b510      	push	{r4, lr}
 800c4b2:	4b0b      	ldr	r3, [pc, #44]	@ (800c4e0 <global_stdio_init.part.0+0x30>)
 800c4b4:	4c0b      	ldr	r4, [pc, #44]	@ (800c4e4 <global_stdio_init.part.0+0x34>)
 800c4b6:	4a0c      	ldr	r2, [pc, #48]	@ (800c4e8 <global_stdio_init.part.0+0x38>)
 800c4b8:	4620      	mov	r0, r4
 800c4ba:	601a      	str	r2, [r3, #0]
 800c4bc:	2104      	movs	r1, #4
 800c4be:	2200      	movs	r2, #0
 800c4c0:	f7ff ff94 	bl	800c3ec <std>
 800c4c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c4c8:	2201      	movs	r2, #1
 800c4ca:	2109      	movs	r1, #9
 800c4cc:	f7ff ff8e 	bl	800c3ec <std>
 800c4d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c4d4:	2202      	movs	r2, #2
 800c4d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4da:	2112      	movs	r1, #18
 800c4dc:	f7ff bf86 	b.w	800c3ec <std>
 800c4e0:	20001474 	.word	0x20001474
 800c4e4:	2000133c 	.word	0x2000133c
 800c4e8:	0800c459 	.word	0x0800c459

0800c4ec <__sfp_lock_acquire>:
 800c4ec:	4801      	ldr	r0, [pc, #4]	@ (800c4f4 <__sfp_lock_acquire+0x8>)
 800c4ee:	f000 b98c 	b.w	800c80a <__retarget_lock_acquire_recursive>
 800c4f2:	bf00      	nop
 800c4f4:	2000147d 	.word	0x2000147d

0800c4f8 <__sfp_lock_release>:
 800c4f8:	4801      	ldr	r0, [pc, #4]	@ (800c500 <__sfp_lock_release+0x8>)
 800c4fa:	f000 b987 	b.w	800c80c <__retarget_lock_release_recursive>
 800c4fe:	bf00      	nop
 800c500:	2000147d 	.word	0x2000147d

0800c504 <__sinit>:
 800c504:	b510      	push	{r4, lr}
 800c506:	4604      	mov	r4, r0
 800c508:	f7ff fff0 	bl	800c4ec <__sfp_lock_acquire>
 800c50c:	6a23      	ldr	r3, [r4, #32]
 800c50e:	b11b      	cbz	r3, 800c518 <__sinit+0x14>
 800c510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c514:	f7ff bff0 	b.w	800c4f8 <__sfp_lock_release>
 800c518:	4b04      	ldr	r3, [pc, #16]	@ (800c52c <__sinit+0x28>)
 800c51a:	6223      	str	r3, [r4, #32]
 800c51c:	4b04      	ldr	r3, [pc, #16]	@ (800c530 <__sinit+0x2c>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d1f5      	bne.n	800c510 <__sinit+0xc>
 800c524:	f7ff ffc4 	bl	800c4b0 <global_stdio_init.part.0>
 800c528:	e7f2      	b.n	800c510 <__sinit+0xc>
 800c52a:	bf00      	nop
 800c52c:	0800c471 	.word	0x0800c471
 800c530:	20001474 	.word	0x20001474

0800c534 <_fwalk_sglue>:
 800c534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c538:	4607      	mov	r7, r0
 800c53a:	4688      	mov	r8, r1
 800c53c:	4614      	mov	r4, r2
 800c53e:	2600      	movs	r6, #0
 800c540:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c544:	f1b9 0901 	subs.w	r9, r9, #1
 800c548:	d505      	bpl.n	800c556 <_fwalk_sglue+0x22>
 800c54a:	6824      	ldr	r4, [r4, #0]
 800c54c:	2c00      	cmp	r4, #0
 800c54e:	d1f7      	bne.n	800c540 <_fwalk_sglue+0xc>
 800c550:	4630      	mov	r0, r6
 800c552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c556:	89ab      	ldrh	r3, [r5, #12]
 800c558:	2b01      	cmp	r3, #1
 800c55a:	d907      	bls.n	800c56c <_fwalk_sglue+0x38>
 800c55c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c560:	3301      	adds	r3, #1
 800c562:	d003      	beq.n	800c56c <_fwalk_sglue+0x38>
 800c564:	4629      	mov	r1, r5
 800c566:	4638      	mov	r0, r7
 800c568:	47c0      	blx	r8
 800c56a:	4306      	orrs	r6, r0
 800c56c:	3568      	adds	r5, #104	@ 0x68
 800c56e:	e7e9      	b.n	800c544 <_fwalk_sglue+0x10>

0800c570 <sniprintf>:
 800c570:	b40c      	push	{r2, r3}
 800c572:	b530      	push	{r4, r5, lr}
 800c574:	4b18      	ldr	r3, [pc, #96]	@ (800c5d8 <sniprintf+0x68>)
 800c576:	1e0c      	subs	r4, r1, #0
 800c578:	681d      	ldr	r5, [r3, #0]
 800c57a:	b09d      	sub	sp, #116	@ 0x74
 800c57c:	da08      	bge.n	800c590 <sniprintf+0x20>
 800c57e:	238b      	movs	r3, #139	@ 0x8b
 800c580:	f04f 30ff 	mov.w	r0, #4294967295
 800c584:	602b      	str	r3, [r5, #0]
 800c586:	b01d      	add	sp, #116	@ 0x74
 800c588:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c58c:	b002      	add	sp, #8
 800c58e:	4770      	bx	lr
 800c590:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c594:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c598:	f04f 0300 	mov.w	r3, #0
 800c59c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c59e:	bf0c      	ite	eq
 800c5a0:	4623      	moveq	r3, r4
 800c5a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c5a6:	9304      	str	r3, [sp, #16]
 800c5a8:	9307      	str	r3, [sp, #28]
 800c5aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c5ae:	9002      	str	r0, [sp, #8]
 800c5b0:	9006      	str	r0, [sp, #24]
 800c5b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c5b6:	4628      	mov	r0, r5
 800c5b8:	ab21      	add	r3, sp, #132	@ 0x84
 800c5ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c5bc:	a902      	add	r1, sp, #8
 800c5be:	9301      	str	r3, [sp, #4]
 800c5c0:	f002 f91c 	bl	800e7fc <_svfiprintf_r>
 800c5c4:	1c43      	adds	r3, r0, #1
 800c5c6:	bfbc      	itt	lt
 800c5c8:	238b      	movlt	r3, #139	@ 0x8b
 800c5ca:	602b      	strlt	r3, [r5, #0]
 800c5cc:	2c00      	cmp	r4, #0
 800c5ce:	d0da      	beq.n	800c586 <sniprintf+0x16>
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	9b02      	ldr	r3, [sp, #8]
 800c5d4:	701a      	strb	r2, [r3, #0]
 800c5d6:	e7d6      	b.n	800c586 <sniprintf+0x16>
 800c5d8:	200001dc 	.word	0x200001dc

0800c5dc <__sread>:
 800c5dc:	b510      	push	{r4, lr}
 800c5de:	460c      	mov	r4, r1
 800c5e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5e4:	f000 f8c2 	bl	800c76c <_read_r>
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	bfab      	itete	ge
 800c5ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c5ee:	89a3      	ldrhlt	r3, [r4, #12]
 800c5f0:	181b      	addge	r3, r3, r0
 800c5f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c5f6:	bfac      	ite	ge
 800c5f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c5fa:	81a3      	strhlt	r3, [r4, #12]
 800c5fc:	bd10      	pop	{r4, pc}

0800c5fe <__swrite>:
 800c5fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c602:	461f      	mov	r7, r3
 800c604:	898b      	ldrh	r3, [r1, #12]
 800c606:	4605      	mov	r5, r0
 800c608:	05db      	lsls	r3, r3, #23
 800c60a:	460c      	mov	r4, r1
 800c60c:	4616      	mov	r6, r2
 800c60e:	d505      	bpl.n	800c61c <__swrite+0x1e>
 800c610:	2302      	movs	r3, #2
 800c612:	2200      	movs	r2, #0
 800c614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c618:	f000 f896 	bl	800c748 <_lseek_r>
 800c61c:	89a3      	ldrh	r3, [r4, #12]
 800c61e:	4632      	mov	r2, r6
 800c620:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c624:	81a3      	strh	r3, [r4, #12]
 800c626:	4628      	mov	r0, r5
 800c628:	463b      	mov	r3, r7
 800c62a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c62e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c632:	f000 b8ad 	b.w	800c790 <_write_r>

0800c636 <__sseek>:
 800c636:	b510      	push	{r4, lr}
 800c638:	460c      	mov	r4, r1
 800c63a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c63e:	f000 f883 	bl	800c748 <_lseek_r>
 800c642:	1c43      	adds	r3, r0, #1
 800c644:	89a3      	ldrh	r3, [r4, #12]
 800c646:	bf15      	itete	ne
 800c648:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c64a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c64e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c652:	81a3      	strheq	r3, [r4, #12]
 800c654:	bf18      	it	ne
 800c656:	81a3      	strhne	r3, [r4, #12]
 800c658:	bd10      	pop	{r4, pc}

0800c65a <__sclose>:
 800c65a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c65e:	f000 b863 	b.w	800c728 <_close_r>

0800c662 <memset>:
 800c662:	4603      	mov	r3, r0
 800c664:	4402      	add	r2, r0
 800c666:	4293      	cmp	r3, r2
 800c668:	d100      	bne.n	800c66c <memset+0xa>
 800c66a:	4770      	bx	lr
 800c66c:	f803 1b01 	strb.w	r1, [r3], #1
 800c670:	e7f9      	b.n	800c666 <memset+0x4>

0800c672 <strcat>:
 800c672:	4602      	mov	r2, r0
 800c674:	b510      	push	{r4, lr}
 800c676:	7814      	ldrb	r4, [r2, #0]
 800c678:	4613      	mov	r3, r2
 800c67a:	3201      	adds	r2, #1
 800c67c:	2c00      	cmp	r4, #0
 800c67e:	d1fa      	bne.n	800c676 <strcat+0x4>
 800c680:	3b01      	subs	r3, #1
 800c682:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c686:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c68a:	2a00      	cmp	r2, #0
 800c68c:	d1f9      	bne.n	800c682 <strcat+0x10>
 800c68e:	bd10      	pop	{r4, pc}

0800c690 <strchr>:
 800c690:	4603      	mov	r3, r0
 800c692:	b2c9      	uxtb	r1, r1
 800c694:	4618      	mov	r0, r3
 800c696:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c69a:	b112      	cbz	r2, 800c6a2 <strchr+0x12>
 800c69c:	428a      	cmp	r2, r1
 800c69e:	d1f9      	bne.n	800c694 <strchr+0x4>
 800c6a0:	4770      	bx	lr
 800c6a2:	2900      	cmp	r1, #0
 800c6a4:	bf18      	it	ne
 800c6a6:	2000      	movne	r0, #0
 800c6a8:	4770      	bx	lr

0800c6aa <strncmp>:
 800c6aa:	b510      	push	{r4, lr}
 800c6ac:	b16a      	cbz	r2, 800c6ca <strncmp+0x20>
 800c6ae:	3901      	subs	r1, #1
 800c6b0:	1884      	adds	r4, r0, r2
 800c6b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6b6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c6ba:	429a      	cmp	r2, r3
 800c6bc:	d103      	bne.n	800c6c6 <strncmp+0x1c>
 800c6be:	42a0      	cmp	r0, r4
 800c6c0:	d001      	beq.n	800c6c6 <strncmp+0x1c>
 800c6c2:	2a00      	cmp	r2, #0
 800c6c4:	d1f5      	bne.n	800c6b2 <strncmp+0x8>
 800c6c6:	1ad0      	subs	r0, r2, r3
 800c6c8:	bd10      	pop	{r4, pc}
 800c6ca:	4610      	mov	r0, r2
 800c6cc:	e7fc      	b.n	800c6c8 <strncmp+0x1e>

0800c6ce <strncpy>:
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	b510      	push	{r4, lr}
 800c6d2:	3901      	subs	r1, #1
 800c6d4:	b132      	cbz	r2, 800c6e4 <strncpy+0x16>
 800c6d6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c6da:	3a01      	subs	r2, #1
 800c6dc:	f803 4b01 	strb.w	r4, [r3], #1
 800c6e0:	2c00      	cmp	r4, #0
 800c6e2:	d1f7      	bne.n	800c6d4 <strncpy+0x6>
 800c6e4:	2100      	movs	r1, #0
 800c6e6:	441a      	add	r2, r3
 800c6e8:	4293      	cmp	r3, r2
 800c6ea:	d100      	bne.n	800c6ee <strncpy+0x20>
 800c6ec:	bd10      	pop	{r4, pc}
 800c6ee:	f803 1b01 	strb.w	r1, [r3], #1
 800c6f2:	e7f9      	b.n	800c6e8 <strncpy+0x1a>

0800c6f4 <strstr>:
 800c6f4:	780a      	ldrb	r2, [r1, #0]
 800c6f6:	b570      	push	{r4, r5, r6, lr}
 800c6f8:	b96a      	cbnz	r2, 800c716 <strstr+0x22>
 800c6fa:	bd70      	pop	{r4, r5, r6, pc}
 800c6fc:	429a      	cmp	r2, r3
 800c6fe:	d109      	bne.n	800c714 <strstr+0x20>
 800c700:	460c      	mov	r4, r1
 800c702:	4605      	mov	r5, r0
 800c704:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d0f6      	beq.n	800c6fa <strstr+0x6>
 800c70c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800c710:	429e      	cmp	r6, r3
 800c712:	d0f7      	beq.n	800c704 <strstr+0x10>
 800c714:	3001      	adds	r0, #1
 800c716:	7803      	ldrb	r3, [r0, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d1ef      	bne.n	800c6fc <strstr+0x8>
 800c71c:	4618      	mov	r0, r3
 800c71e:	e7ec      	b.n	800c6fa <strstr+0x6>

0800c720 <_localeconv_r>:
 800c720:	4800      	ldr	r0, [pc, #0]	@ (800c724 <_localeconv_r+0x4>)
 800c722:	4770      	bx	lr
 800c724:	20000160 	.word	0x20000160

0800c728 <_close_r>:
 800c728:	b538      	push	{r3, r4, r5, lr}
 800c72a:	2300      	movs	r3, #0
 800c72c:	4d05      	ldr	r5, [pc, #20]	@ (800c744 <_close_r+0x1c>)
 800c72e:	4604      	mov	r4, r0
 800c730:	4608      	mov	r0, r1
 800c732:	602b      	str	r3, [r5, #0]
 800c734:	f7f8 ffab 	bl	800568e <_close>
 800c738:	1c43      	adds	r3, r0, #1
 800c73a:	d102      	bne.n	800c742 <_close_r+0x1a>
 800c73c:	682b      	ldr	r3, [r5, #0]
 800c73e:	b103      	cbz	r3, 800c742 <_close_r+0x1a>
 800c740:	6023      	str	r3, [r4, #0]
 800c742:	bd38      	pop	{r3, r4, r5, pc}
 800c744:	20001478 	.word	0x20001478

0800c748 <_lseek_r>:
 800c748:	b538      	push	{r3, r4, r5, lr}
 800c74a:	4604      	mov	r4, r0
 800c74c:	4608      	mov	r0, r1
 800c74e:	4611      	mov	r1, r2
 800c750:	2200      	movs	r2, #0
 800c752:	4d05      	ldr	r5, [pc, #20]	@ (800c768 <_lseek_r+0x20>)
 800c754:	602a      	str	r2, [r5, #0]
 800c756:	461a      	mov	r2, r3
 800c758:	f7f8 ffbd 	bl	80056d6 <_lseek>
 800c75c:	1c43      	adds	r3, r0, #1
 800c75e:	d102      	bne.n	800c766 <_lseek_r+0x1e>
 800c760:	682b      	ldr	r3, [r5, #0]
 800c762:	b103      	cbz	r3, 800c766 <_lseek_r+0x1e>
 800c764:	6023      	str	r3, [r4, #0]
 800c766:	bd38      	pop	{r3, r4, r5, pc}
 800c768:	20001478 	.word	0x20001478

0800c76c <_read_r>:
 800c76c:	b538      	push	{r3, r4, r5, lr}
 800c76e:	4604      	mov	r4, r0
 800c770:	4608      	mov	r0, r1
 800c772:	4611      	mov	r1, r2
 800c774:	2200      	movs	r2, #0
 800c776:	4d05      	ldr	r5, [pc, #20]	@ (800c78c <_read_r+0x20>)
 800c778:	602a      	str	r2, [r5, #0]
 800c77a:	461a      	mov	r2, r3
 800c77c:	f7f8 ff4e 	bl	800561c <_read>
 800c780:	1c43      	adds	r3, r0, #1
 800c782:	d102      	bne.n	800c78a <_read_r+0x1e>
 800c784:	682b      	ldr	r3, [r5, #0]
 800c786:	b103      	cbz	r3, 800c78a <_read_r+0x1e>
 800c788:	6023      	str	r3, [r4, #0]
 800c78a:	bd38      	pop	{r3, r4, r5, pc}
 800c78c:	20001478 	.word	0x20001478

0800c790 <_write_r>:
 800c790:	b538      	push	{r3, r4, r5, lr}
 800c792:	4604      	mov	r4, r0
 800c794:	4608      	mov	r0, r1
 800c796:	4611      	mov	r1, r2
 800c798:	2200      	movs	r2, #0
 800c79a:	4d05      	ldr	r5, [pc, #20]	@ (800c7b0 <_write_r+0x20>)
 800c79c:	602a      	str	r2, [r5, #0]
 800c79e:	461a      	mov	r2, r3
 800c7a0:	f7f8 ff59 	bl	8005656 <_write>
 800c7a4:	1c43      	adds	r3, r0, #1
 800c7a6:	d102      	bne.n	800c7ae <_write_r+0x1e>
 800c7a8:	682b      	ldr	r3, [r5, #0]
 800c7aa:	b103      	cbz	r3, 800c7ae <_write_r+0x1e>
 800c7ac:	6023      	str	r3, [r4, #0]
 800c7ae:	bd38      	pop	{r3, r4, r5, pc}
 800c7b0:	20001478 	.word	0x20001478

0800c7b4 <__errno>:
 800c7b4:	4b01      	ldr	r3, [pc, #4]	@ (800c7bc <__errno+0x8>)
 800c7b6:	6818      	ldr	r0, [r3, #0]
 800c7b8:	4770      	bx	lr
 800c7ba:	bf00      	nop
 800c7bc:	200001dc 	.word	0x200001dc

0800c7c0 <__libc_init_array>:
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	2600      	movs	r6, #0
 800c7c4:	4d0c      	ldr	r5, [pc, #48]	@ (800c7f8 <__libc_init_array+0x38>)
 800c7c6:	4c0d      	ldr	r4, [pc, #52]	@ (800c7fc <__libc_init_array+0x3c>)
 800c7c8:	1b64      	subs	r4, r4, r5
 800c7ca:	10a4      	asrs	r4, r4, #2
 800c7cc:	42a6      	cmp	r6, r4
 800c7ce:	d109      	bne.n	800c7e4 <__libc_init_array+0x24>
 800c7d0:	f002 fce0 	bl	800f194 <_init>
 800c7d4:	2600      	movs	r6, #0
 800c7d6:	4d0a      	ldr	r5, [pc, #40]	@ (800c800 <__libc_init_array+0x40>)
 800c7d8:	4c0a      	ldr	r4, [pc, #40]	@ (800c804 <__libc_init_array+0x44>)
 800c7da:	1b64      	subs	r4, r4, r5
 800c7dc:	10a4      	asrs	r4, r4, #2
 800c7de:	42a6      	cmp	r6, r4
 800c7e0:	d105      	bne.n	800c7ee <__libc_init_array+0x2e>
 800c7e2:	bd70      	pop	{r4, r5, r6, pc}
 800c7e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7e8:	4798      	blx	r3
 800c7ea:	3601      	adds	r6, #1
 800c7ec:	e7ee      	b.n	800c7cc <__libc_init_array+0xc>
 800c7ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7f2:	4798      	blx	r3
 800c7f4:	3601      	adds	r6, #1
 800c7f6:	e7f2      	b.n	800c7de <__libc_init_array+0x1e>
 800c7f8:	0800fd54 	.word	0x0800fd54
 800c7fc:	0800fd54 	.word	0x0800fd54
 800c800:	0800fd54 	.word	0x0800fd54
 800c804:	0800fd58 	.word	0x0800fd58

0800c808 <__retarget_lock_init_recursive>:
 800c808:	4770      	bx	lr

0800c80a <__retarget_lock_acquire_recursive>:
 800c80a:	4770      	bx	lr

0800c80c <__retarget_lock_release_recursive>:
 800c80c:	4770      	bx	lr

0800c80e <strcpy>:
 800c80e:	4603      	mov	r3, r0
 800c810:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c814:	f803 2b01 	strb.w	r2, [r3], #1
 800c818:	2a00      	cmp	r2, #0
 800c81a:	d1f9      	bne.n	800c810 <strcpy+0x2>
 800c81c:	4770      	bx	lr

0800c81e <memchr>:
 800c81e:	4603      	mov	r3, r0
 800c820:	b510      	push	{r4, lr}
 800c822:	b2c9      	uxtb	r1, r1
 800c824:	4402      	add	r2, r0
 800c826:	4293      	cmp	r3, r2
 800c828:	4618      	mov	r0, r3
 800c82a:	d101      	bne.n	800c830 <memchr+0x12>
 800c82c:	2000      	movs	r0, #0
 800c82e:	e003      	b.n	800c838 <memchr+0x1a>
 800c830:	7804      	ldrb	r4, [r0, #0]
 800c832:	3301      	adds	r3, #1
 800c834:	428c      	cmp	r4, r1
 800c836:	d1f6      	bne.n	800c826 <memchr+0x8>
 800c838:	bd10      	pop	{r4, pc}

0800c83a <memcpy>:
 800c83a:	440a      	add	r2, r1
 800c83c:	4291      	cmp	r1, r2
 800c83e:	f100 33ff 	add.w	r3, r0, #4294967295
 800c842:	d100      	bne.n	800c846 <memcpy+0xc>
 800c844:	4770      	bx	lr
 800c846:	b510      	push	{r4, lr}
 800c848:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c84c:	4291      	cmp	r1, r2
 800c84e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c852:	d1f9      	bne.n	800c848 <memcpy+0xe>
 800c854:	bd10      	pop	{r4, pc}
	...

0800c858 <nan>:
 800c858:	2000      	movs	r0, #0
 800c85a:	4901      	ldr	r1, [pc, #4]	@ (800c860 <nan+0x8>)
 800c85c:	4770      	bx	lr
 800c85e:	bf00      	nop
 800c860:	7ff80000 	.word	0x7ff80000

0800c864 <__assert_func>:
 800c864:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c866:	4614      	mov	r4, r2
 800c868:	461a      	mov	r2, r3
 800c86a:	4b09      	ldr	r3, [pc, #36]	@ (800c890 <__assert_func+0x2c>)
 800c86c:	4605      	mov	r5, r0
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	68d8      	ldr	r0, [r3, #12]
 800c872:	b14c      	cbz	r4, 800c888 <__assert_func+0x24>
 800c874:	4b07      	ldr	r3, [pc, #28]	@ (800c894 <__assert_func+0x30>)
 800c876:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c87a:	9100      	str	r1, [sp, #0]
 800c87c:	462b      	mov	r3, r5
 800c87e:	4906      	ldr	r1, [pc, #24]	@ (800c898 <__assert_func+0x34>)
 800c880:	f002 f960 	bl	800eb44 <fiprintf>
 800c884:	f002 f99a 	bl	800ebbc <abort>
 800c888:	4b04      	ldr	r3, [pc, #16]	@ (800c89c <__assert_func+0x38>)
 800c88a:	461c      	mov	r4, r3
 800c88c:	e7f3      	b.n	800c876 <__assert_func+0x12>
 800c88e:	bf00      	nop
 800c890:	200001dc 	.word	0x200001dc
 800c894:	0800f977 	.word	0x0800f977
 800c898:	0800f984 	.word	0x0800f984
 800c89c:	0800f9b2 	.word	0x0800f9b2

0800c8a0 <quorem>:
 800c8a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a4:	6903      	ldr	r3, [r0, #16]
 800c8a6:	690c      	ldr	r4, [r1, #16]
 800c8a8:	4607      	mov	r7, r0
 800c8aa:	42a3      	cmp	r3, r4
 800c8ac:	db7e      	blt.n	800c9ac <quorem+0x10c>
 800c8ae:	3c01      	subs	r4, #1
 800c8b0:	00a3      	lsls	r3, r4, #2
 800c8b2:	f100 0514 	add.w	r5, r0, #20
 800c8b6:	f101 0814 	add.w	r8, r1, #20
 800c8ba:	9300      	str	r3, [sp, #0]
 800c8bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c8c0:	9301      	str	r3, [sp, #4]
 800c8c2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c8c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	429a      	cmp	r2, r3
 800c8ce:	fbb2 f6f3 	udiv	r6, r2, r3
 800c8d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c8d6:	d32e      	bcc.n	800c936 <quorem+0x96>
 800c8d8:	f04f 0a00 	mov.w	sl, #0
 800c8dc:	46c4      	mov	ip, r8
 800c8de:	46ae      	mov	lr, r5
 800c8e0:	46d3      	mov	fp, sl
 800c8e2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c8e6:	b298      	uxth	r0, r3
 800c8e8:	fb06 a000 	mla	r0, r6, r0, sl
 800c8ec:	0c1b      	lsrs	r3, r3, #16
 800c8ee:	0c02      	lsrs	r2, r0, #16
 800c8f0:	fb06 2303 	mla	r3, r6, r3, r2
 800c8f4:	f8de 2000 	ldr.w	r2, [lr]
 800c8f8:	b280      	uxth	r0, r0
 800c8fa:	b292      	uxth	r2, r2
 800c8fc:	1a12      	subs	r2, r2, r0
 800c8fe:	445a      	add	r2, fp
 800c900:	f8de 0000 	ldr.w	r0, [lr]
 800c904:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c908:	b29b      	uxth	r3, r3
 800c90a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c90e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c912:	b292      	uxth	r2, r2
 800c914:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c918:	45e1      	cmp	r9, ip
 800c91a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c91e:	f84e 2b04 	str.w	r2, [lr], #4
 800c922:	d2de      	bcs.n	800c8e2 <quorem+0x42>
 800c924:	9b00      	ldr	r3, [sp, #0]
 800c926:	58eb      	ldr	r3, [r5, r3]
 800c928:	b92b      	cbnz	r3, 800c936 <quorem+0x96>
 800c92a:	9b01      	ldr	r3, [sp, #4]
 800c92c:	3b04      	subs	r3, #4
 800c92e:	429d      	cmp	r5, r3
 800c930:	461a      	mov	r2, r3
 800c932:	d32f      	bcc.n	800c994 <quorem+0xf4>
 800c934:	613c      	str	r4, [r7, #16]
 800c936:	4638      	mov	r0, r7
 800c938:	f001 fd14 	bl	800e364 <__mcmp>
 800c93c:	2800      	cmp	r0, #0
 800c93e:	db25      	blt.n	800c98c <quorem+0xec>
 800c940:	4629      	mov	r1, r5
 800c942:	2000      	movs	r0, #0
 800c944:	f858 2b04 	ldr.w	r2, [r8], #4
 800c948:	f8d1 c000 	ldr.w	ip, [r1]
 800c94c:	fa1f fe82 	uxth.w	lr, r2
 800c950:	fa1f f38c 	uxth.w	r3, ip
 800c954:	eba3 030e 	sub.w	r3, r3, lr
 800c958:	4403      	add	r3, r0
 800c95a:	0c12      	lsrs	r2, r2, #16
 800c95c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c960:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c964:	b29b      	uxth	r3, r3
 800c966:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c96a:	45c1      	cmp	r9, r8
 800c96c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c970:	f841 3b04 	str.w	r3, [r1], #4
 800c974:	d2e6      	bcs.n	800c944 <quorem+0xa4>
 800c976:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c97a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c97e:	b922      	cbnz	r2, 800c98a <quorem+0xea>
 800c980:	3b04      	subs	r3, #4
 800c982:	429d      	cmp	r5, r3
 800c984:	461a      	mov	r2, r3
 800c986:	d30b      	bcc.n	800c9a0 <quorem+0x100>
 800c988:	613c      	str	r4, [r7, #16]
 800c98a:	3601      	adds	r6, #1
 800c98c:	4630      	mov	r0, r6
 800c98e:	b003      	add	sp, #12
 800c990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c994:	6812      	ldr	r2, [r2, #0]
 800c996:	3b04      	subs	r3, #4
 800c998:	2a00      	cmp	r2, #0
 800c99a:	d1cb      	bne.n	800c934 <quorem+0x94>
 800c99c:	3c01      	subs	r4, #1
 800c99e:	e7c6      	b.n	800c92e <quorem+0x8e>
 800c9a0:	6812      	ldr	r2, [r2, #0]
 800c9a2:	3b04      	subs	r3, #4
 800c9a4:	2a00      	cmp	r2, #0
 800c9a6:	d1ef      	bne.n	800c988 <quorem+0xe8>
 800c9a8:	3c01      	subs	r4, #1
 800c9aa:	e7ea      	b.n	800c982 <quorem+0xe2>
 800c9ac:	2000      	movs	r0, #0
 800c9ae:	e7ee      	b.n	800c98e <quorem+0xee>

0800c9b0 <_dtoa_r>:
 800c9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9b4:	4614      	mov	r4, r2
 800c9b6:	461d      	mov	r5, r3
 800c9b8:	69c7      	ldr	r7, [r0, #28]
 800c9ba:	b097      	sub	sp, #92	@ 0x5c
 800c9bc:	4681      	mov	r9, r0
 800c9be:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c9c2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c9c4:	b97f      	cbnz	r7, 800c9e6 <_dtoa_r+0x36>
 800c9c6:	2010      	movs	r0, #16
 800c9c8:	f001 f948 	bl	800dc5c <malloc>
 800c9cc:	4602      	mov	r2, r0
 800c9ce:	f8c9 001c 	str.w	r0, [r9, #28]
 800c9d2:	b920      	cbnz	r0, 800c9de <_dtoa_r+0x2e>
 800c9d4:	21ef      	movs	r1, #239	@ 0xef
 800c9d6:	4bac      	ldr	r3, [pc, #688]	@ (800cc88 <_dtoa_r+0x2d8>)
 800c9d8:	48ac      	ldr	r0, [pc, #688]	@ (800cc8c <_dtoa_r+0x2dc>)
 800c9da:	f7ff ff43 	bl	800c864 <__assert_func>
 800c9de:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c9e2:	6007      	str	r7, [r0, #0]
 800c9e4:	60c7      	str	r7, [r0, #12]
 800c9e6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c9ea:	6819      	ldr	r1, [r3, #0]
 800c9ec:	b159      	cbz	r1, 800ca06 <_dtoa_r+0x56>
 800c9ee:	685a      	ldr	r2, [r3, #4]
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	4093      	lsls	r3, r2
 800c9f4:	604a      	str	r2, [r1, #4]
 800c9f6:	608b      	str	r3, [r1, #8]
 800c9f8:	4648      	mov	r0, r9
 800c9fa:	f001 fa37 	bl	800de6c <_Bfree>
 800c9fe:	2200      	movs	r2, #0
 800ca00:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ca04:	601a      	str	r2, [r3, #0]
 800ca06:	1e2b      	subs	r3, r5, #0
 800ca08:	bfaf      	iteee	ge
 800ca0a:	2300      	movge	r3, #0
 800ca0c:	2201      	movlt	r2, #1
 800ca0e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ca12:	9307      	strlt	r3, [sp, #28]
 800ca14:	bfa8      	it	ge
 800ca16:	6033      	strge	r3, [r6, #0]
 800ca18:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800ca1c:	4b9c      	ldr	r3, [pc, #624]	@ (800cc90 <_dtoa_r+0x2e0>)
 800ca1e:	bfb8      	it	lt
 800ca20:	6032      	strlt	r2, [r6, #0]
 800ca22:	ea33 0308 	bics.w	r3, r3, r8
 800ca26:	d112      	bne.n	800ca4e <_dtoa_r+0x9e>
 800ca28:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ca2c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ca2e:	6013      	str	r3, [r2, #0]
 800ca30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ca34:	4323      	orrs	r3, r4
 800ca36:	f000 855e 	beq.w	800d4f6 <_dtoa_r+0xb46>
 800ca3a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ca3c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cc94 <_dtoa_r+0x2e4>
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	f000 8560 	beq.w	800d506 <_dtoa_r+0xb56>
 800ca46:	f10a 0303 	add.w	r3, sl, #3
 800ca4a:	f000 bd5a 	b.w	800d502 <_dtoa_r+0xb52>
 800ca4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca52:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ca56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	f7f3 ffa3 	bl	80009a8 <__aeabi_dcmpeq>
 800ca62:	4607      	mov	r7, r0
 800ca64:	b158      	cbz	r0, 800ca7e <_dtoa_r+0xce>
 800ca66:	2301      	movs	r3, #1
 800ca68:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ca6a:	6013      	str	r3, [r2, #0]
 800ca6c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ca6e:	b113      	cbz	r3, 800ca76 <_dtoa_r+0xc6>
 800ca70:	4b89      	ldr	r3, [pc, #548]	@ (800cc98 <_dtoa_r+0x2e8>)
 800ca72:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ca74:	6013      	str	r3, [r2, #0]
 800ca76:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800cc9c <_dtoa_r+0x2ec>
 800ca7a:	f000 bd44 	b.w	800d506 <_dtoa_r+0xb56>
 800ca7e:	ab14      	add	r3, sp, #80	@ 0x50
 800ca80:	9301      	str	r3, [sp, #4]
 800ca82:	ab15      	add	r3, sp, #84	@ 0x54
 800ca84:	9300      	str	r3, [sp, #0]
 800ca86:	4648      	mov	r0, r9
 800ca88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ca8c:	f001 fd82 	bl	800e594 <__d2b>
 800ca90:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800ca94:	9003      	str	r0, [sp, #12]
 800ca96:	2e00      	cmp	r6, #0
 800ca98:	d078      	beq.n	800cb8c <_dtoa_r+0x1dc>
 800ca9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800caa0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800caa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800caa8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800caac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cab0:	9712      	str	r7, [sp, #72]	@ 0x48
 800cab2:	4619      	mov	r1, r3
 800cab4:	2200      	movs	r2, #0
 800cab6:	4b7a      	ldr	r3, [pc, #488]	@ (800cca0 <_dtoa_r+0x2f0>)
 800cab8:	f7f3 fb56 	bl	8000168 <__aeabi_dsub>
 800cabc:	a36c      	add	r3, pc, #432	@ (adr r3, 800cc70 <_dtoa_r+0x2c0>)
 800cabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac2:	f7f3 fd09 	bl	80004d8 <__aeabi_dmul>
 800cac6:	a36c      	add	r3, pc, #432	@ (adr r3, 800cc78 <_dtoa_r+0x2c8>)
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	f7f3 fb4e 	bl	800016c <__adddf3>
 800cad0:	4604      	mov	r4, r0
 800cad2:	4630      	mov	r0, r6
 800cad4:	460d      	mov	r5, r1
 800cad6:	f7f3 fc95 	bl	8000404 <__aeabi_i2d>
 800cada:	a369      	add	r3, pc, #420	@ (adr r3, 800cc80 <_dtoa_r+0x2d0>)
 800cadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae0:	f7f3 fcfa 	bl	80004d8 <__aeabi_dmul>
 800cae4:	4602      	mov	r2, r0
 800cae6:	460b      	mov	r3, r1
 800cae8:	4620      	mov	r0, r4
 800caea:	4629      	mov	r1, r5
 800caec:	f7f3 fb3e 	bl	800016c <__adddf3>
 800caf0:	4604      	mov	r4, r0
 800caf2:	460d      	mov	r5, r1
 800caf4:	f7f3 ffa0 	bl	8000a38 <__aeabi_d2iz>
 800caf8:	2200      	movs	r2, #0
 800cafa:	4607      	mov	r7, r0
 800cafc:	2300      	movs	r3, #0
 800cafe:	4620      	mov	r0, r4
 800cb00:	4629      	mov	r1, r5
 800cb02:	f7f3 ff5b 	bl	80009bc <__aeabi_dcmplt>
 800cb06:	b140      	cbz	r0, 800cb1a <_dtoa_r+0x16a>
 800cb08:	4638      	mov	r0, r7
 800cb0a:	f7f3 fc7b 	bl	8000404 <__aeabi_i2d>
 800cb0e:	4622      	mov	r2, r4
 800cb10:	462b      	mov	r3, r5
 800cb12:	f7f3 ff49 	bl	80009a8 <__aeabi_dcmpeq>
 800cb16:	b900      	cbnz	r0, 800cb1a <_dtoa_r+0x16a>
 800cb18:	3f01      	subs	r7, #1
 800cb1a:	2f16      	cmp	r7, #22
 800cb1c:	d854      	bhi.n	800cbc8 <_dtoa_r+0x218>
 800cb1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb22:	4b60      	ldr	r3, [pc, #384]	@ (800cca4 <_dtoa_r+0x2f4>)
 800cb24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	f7f3 ff46 	bl	80009bc <__aeabi_dcmplt>
 800cb30:	2800      	cmp	r0, #0
 800cb32:	d04b      	beq.n	800cbcc <_dtoa_r+0x21c>
 800cb34:	2300      	movs	r3, #0
 800cb36:	3f01      	subs	r7, #1
 800cb38:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cb3a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cb3c:	1b9b      	subs	r3, r3, r6
 800cb3e:	1e5a      	subs	r2, r3, #1
 800cb40:	bf49      	itett	mi
 800cb42:	f1c3 0301 	rsbmi	r3, r3, #1
 800cb46:	2300      	movpl	r3, #0
 800cb48:	9304      	strmi	r3, [sp, #16]
 800cb4a:	2300      	movmi	r3, #0
 800cb4c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb4e:	bf54      	ite	pl
 800cb50:	9304      	strpl	r3, [sp, #16]
 800cb52:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800cb54:	2f00      	cmp	r7, #0
 800cb56:	db3b      	blt.n	800cbd0 <_dtoa_r+0x220>
 800cb58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb5a:	970e      	str	r7, [sp, #56]	@ 0x38
 800cb5c:	443b      	add	r3, r7
 800cb5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb60:	2300      	movs	r3, #0
 800cb62:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb64:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cb66:	2b09      	cmp	r3, #9
 800cb68:	d865      	bhi.n	800cc36 <_dtoa_r+0x286>
 800cb6a:	2b05      	cmp	r3, #5
 800cb6c:	bfc4      	itt	gt
 800cb6e:	3b04      	subgt	r3, #4
 800cb70:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800cb72:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cb74:	bfc8      	it	gt
 800cb76:	2400      	movgt	r4, #0
 800cb78:	f1a3 0302 	sub.w	r3, r3, #2
 800cb7c:	bfd8      	it	le
 800cb7e:	2401      	movle	r4, #1
 800cb80:	2b03      	cmp	r3, #3
 800cb82:	d864      	bhi.n	800cc4e <_dtoa_r+0x29e>
 800cb84:	e8df f003 	tbb	[pc, r3]
 800cb88:	2c385553 	.word	0x2c385553
 800cb8c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cb90:	441e      	add	r6, r3
 800cb92:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cb96:	2b20      	cmp	r3, #32
 800cb98:	bfc1      	itttt	gt
 800cb9a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cb9e:	fa08 f803 	lslgt.w	r8, r8, r3
 800cba2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cba6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cbaa:	bfd6      	itet	le
 800cbac:	f1c3 0320 	rsble	r3, r3, #32
 800cbb0:	ea48 0003 	orrgt.w	r0, r8, r3
 800cbb4:	fa04 f003 	lslle.w	r0, r4, r3
 800cbb8:	f7f3 fc14 	bl	80003e4 <__aeabi_ui2d>
 800cbbc:	2201      	movs	r2, #1
 800cbbe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cbc2:	3e01      	subs	r6, #1
 800cbc4:	9212      	str	r2, [sp, #72]	@ 0x48
 800cbc6:	e774      	b.n	800cab2 <_dtoa_r+0x102>
 800cbc8:	2301      	movs	r3, #1
 800cbca:	e7b5      	b.n	800cb38 <_dtoa_r+0x188>
 800cbcc:	900f      	str	r0, [sp, #60]	@ 0x3c
 800cbce:	e7b4      	b.n	800cb3a <_dtoa_r+0x18a>
 800cbd0:	9b04      	ldr	r3, [sp, #16]
 800cbd2:	1bdb      	subs	r3, r3, r7
 800cbd4:	9304      	str	r3, [sp, #16]
 800cbd6:	427b      	negs	r3, r7
 800cbd8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cbda:	2300      	movs	r3, #0
 800cbdc:	930e      	str	r3, [sp, #56]	@ 0x38
 800cbde:	e7c1      	b.n	800cb64 <_dtoa_r+0x1b4>
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbe4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cbe6:	eb07 0b03 	add.w	fp, r7, r3
 800cbea:	f10b 0301 	add.w	r3, fp, #1
 800cbee:	2b01      	cmp	r3, #1
 800cbf0:	9308      	str	r3, [sp, #32]
 800cbf2:	bfb8      	it	lt
 800cbf4:	2301      	movlt	r3, #1
 800cbf6:	e006      	b.n	800cc06 <_dtoa_r+0x256>
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbfc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	dd28      	ble.n	800cc54 <_dtoa_r+0x2a4>
 800cc02:	469b      	mov	fp, r3
 800cc04:	9308      	str	r3, [sp, #32]
 800cc06:	2100      	movs	r1, #0
 800cc08:	2204      	movs	r2, #4
 800cc0a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cc0e:	f102 0514 	add.w	r5, r2, #20
 800cc12:	429d      	cmp	r5, r3
 800cc14:	d926      	bls.n	800cc64 <_dtoa_r+0x2b4>
 800cc16:	6041      	str	r1, [r0, #4]
 800cc18:	4648      	mov	r0, r9
 800cc1a:	f001 f8e7 	bl	800ddec <_Balloc>
 800cc1e:	4682      	mov	sl, r0
 800cc20:	2800      	cmp	r0, #0
 800cc22:	d143      	bne.n	800ccac <_dtoa_r+0x2fc>
 800cc24:	4602      	mov	r2, r0
 800cc26:	f240 11af 	movw	r1, #431	@ 0x1af
 800cc2a:	4b1f      	ldr	r3, [pc, #124]	@ (800cca8 <_dtoa_r+0x2f8>)
 800cc2c:	e6d4      	b.n	800c9d8 <_dtoa_r+0x28>
 800cc2e:	2300      	movs	r3, #0
 800cc30:	e7e3      	b.n	800cbfa <_dtoa_r+0x24a>
 800cc32:	2300      	movs	r3, #0
 800cc34:	e7d5      	b.n	800cbe2 <_dtoa_r+0x232>
 800cc36:	2401      	movs	r4, #1
 800cc38:	2300      	movs	r3, #0
 800cc3a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cc3c:	9320      	str	r3, [sp, #128]	@ 0x80
 800cc3e:	f04f 3bff 	mov.w	fp, #4294967295
 800cc42:	2200      	movs	r2, #0
 800cc44:	2312      	movs	r3, #18
 800cc46:	f8cd b020 	str.w	fp, [sp, #32]
 800cc4a:	9221      	str	r2, [sp, #132]	@ 0x84
 800cc4c:	e7db      	b.n	800cc06 <_dtoa_r+0x256>
 800cc4e:	2301      	movs	r3, #1
 800cc50:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc52:	e7f4      	b.n	800cc3e <_dtoa_r+0x28e>
 800cc54:	f04f 0b01 	mov.w	fp, #1
 800cc58:	465b      	mov	r3, fp
 800cc5a:	f8cd b020 	str.w	fp, [sp, #32]
 800cc5e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800cc62:	e7d0      	b.n	800cc06 <_dtoa_r+0x256>
 800cc64:	3101      	adds	r1, #1
 800cc66:	0052      	lsls	r2, r2, #1
 800cc68:	e7d1      	b.n	800cc0e <_dtoa_r+0x25e>
 800cc6a:	bf00      	nop
 800cc6c:	f3af 8000 	nop.w
 800cc70:	636f4361 	.word	0x636f4361
 800cc74:	3fd287a7 	.word	0x3fd287a7
 800cc78:	8b60c8b3 	.word	0x8b60c8b3
 800cc7c:	3fc68a28 	.word	0x3fc68a28
 800cc80:	509f79fb 	.word	0x509f79fb
 800cc84:	3fd34413 	.word	0x3fd34413
 800cc88:	0800f8ca 	.word	0x0800f8ca
 800cc8c:	0800f9c0 	.word	0x0800f9c0
 800cc90:	7ff00000 	.word	0x7ff00000
 800cc94:	0800f9bc 	.word	0x0800f9bc
 800cc98:	0800f94c 	.word	0x0800f94c
 800cc9c:	0800f94b 	.word	0x0800f94b
 800cca0:	3ff80000 	.word	0x3ff80000
 800cca4:	0800fb80 	.word	0x0800fb80
 800cca8:	0800fa18 	.word	0x0800fa18
 800ccac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ccb0:	6018      	str	r0, [r3, #0]
 800ccb2:	9b08      	ldr	r3, [sp, #32]
 800ccb4:	2b0e      	cmp	r3, #14
 800ccb6:	f200 80a1 	bhi.w	800cdfc <_dtoa_r+0x44c>
 800ccba:	2c00      	cmp	r4, #0
 800ccbc:	f000 809e 	beq.w	800cdfc <_dtoa_r+0x44c>
 800ccc0:	2f00      	cmp	r7, #0
 800ccc2:	dd33      	ble.n	800cd2c <_dtoa_r+0x37c>
 800ccc4:	4b9c      	ldr	r3, [pc, #624]	@ (800cf38 <_dtoa_r+0x588>)
 800ccc6:	f007 020f 	and.w	r2, r7, #15
 800ccca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ccce:	05f8      	lsls	r0, r7, #23
 800ccd0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ccd4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ccd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ccdc:	d516      	bpl.n	800cd0c <_dtoa_r+0x35c>
 800ccde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cce2:	4b96      	ldr	r3, [pc, #600]	@ (800cf3c <_dtoa_r+0x58c>)
 800cce4:	2603      	movs	r6, #3
 800cce6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ccea:	f7f3 fd1f 	bl	800072c <__aeabi_ddiv>
 800ccee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ccf2:	f004 040f 	and.w	r4, r4, #15
 800ccf6:	4d91      	ldr	r5, [pc, #580]	@ (800cf3c <_dtoa_r+0x58c>)
 800ccf8:	b954      	cbnz	r4, 800cd10 <_dtoa_r+0x360>
 800ccfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ccfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd02:	f7f3 fd13 	bl	800072c <__aeabi_ddiv>
 800cd06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cd0a:	e028      	b.n	800cd5e <_dtoa_r+0x3ae>
 800cd0c:	2602      	movs	r6, #2
 800cd0e:	e7f2      	b.n	800ccf6 <_dtoa_r+0x346>
 800cd10:	07e1      	lsls	r1, r4, #31
 800cd12:	d508      	bpl.n	800cd26 <_dtoa_r+0x376>
 800cd14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cd18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd1c:	f7f3 fbdc 	bl	80004d8 <__aeabi_dmul>
 800cd20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cd24:	3601      	adds	r6, #1
 800cd26:	1064      	asrs	r4, r4, #1
 800cd28:	3508      	adds	r5, #8
 800cd2a:	e7e5      	b.n	800ccf8 <_dtoa_r+0x348>
 800cd2c:	f000 80af 	beq.w	800ce8e <_dtoa_r+0x4de>
 800cd30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd34:	427c      	negs	r4, r7
 800cd36:	4b80      	ldr	r3, [pc, #512]	@ (800cf38 <_dtoa_r+0x588>)
 800cd38:	f004 020f 	and.w	r2, r4, #15
 800cd3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd44:	f7f3 fbc8 	bl	80004d8 <__aeabi_dmul>
 800cd48:	2602      	movs	r6, #2
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cd50:	4d7a      	ldr	r5, [pc, #488]	@ (800cf3c <_dtoa_r+0x58c>)
 800cd52:	1124      	asrs	r4, r4, #4
 800cd54:	2c00      	cmp	r4, #0
 800cd56:	f040 808f 	bne.w	800ce78 <_dtoa_r+0x4c8>
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d1d3      	bne.n	800cd06 <_dtoa_r+0x356>
 800cd5e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cd62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	f000 8094 	beq.w	800ce92 <_dtoa_r+0x4e2>
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	4620      	mov	r0, r4
 800cd6e:	4629      	mov	r1, r5
 800cd70:	4b73      	ldr	r3, [pc, #460]	@ (800cf40 <_dtoa_r+0x590>)
 800cd72:	f7f3 fe23 	bl	80009bc <__aeabi_dcmplt>
 800cd76:	2800      	cmp	r0, #0
 800cd78:	f000 808b 	beq.w	800ce92 <_dtoa_r+0x4e2>
 800cd7c:	9b08      	ldr	r3, [sp, #32]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	f000 8087 	beq.w	800ce92 <_dtoa_r+0x4e2>
 800cd84:	f1bb 0f00 	cmp.w	fp, #0
 800cd88:	dd34      	ble.n	800cdf4 <_dtoa_r+0x444>
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	4629      	mov	r1, r5
 800cd90:	4b6c      	ldr	r3, [pc, #432]	@ (800cf44 <_dtoa_r+0x594>)
 800cd92:	f7f3 fba1 	bl	80004d8 <__aeabi_dmul>
 800cd96:	465c      	mov	r4, fp
 800cd98:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cd9c:	f107 38ff 	add.w	r8, r7, #4294967295
 800cda0:	3601      	adds	r6, #1
 800cda2:	4630      	mov	r0, r6
 800cda4:	f7f3 fb2e 	bl	8000404 <__aeabi_i2d>
 800cda8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cdac:	f7f3 fb94 	bl	80004d8 <__aeabi_dmul>
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	4b65      	ldr	r3, [pc, #404]	@ (800cf48 <_dtoa_r+0x598>)
 800cdb4:	f7f3 f9da 	bl	800016c <__adddf3>
 800cdb8:	4605      	mov	r5, r0
 800cdba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cdbe:	2c00      	cmp	r4, #0
 800cdc0:	d16a      	bne.n	800ce98 <_dtoa_r+0x4e8>
 800cdc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	4b60      	ldr	r3, [pc, #384]	@ (800cf4c <_dtoa_r+0x59c>)
 800cdca:	f7f3 f9cd 	bl	8000168 <__aeabi_dsub>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	460b      	mov	r3, r1
 800cdd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cdd6:	462a      	mov	r2, r5
 800cdd8:	4633      	mov	r3, r6
 800cdda:	f7f3 fe0d 	bl	80009f8 <__aeabi_dcmpgt>
 800cdde:	2800      	cmp	r0, #0
 800cde0:	f040 8298 	bne.w	800d314 <_dtoa_r+0x964>
 800cde4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cde8:	462a      	mov	r2, r5
 800cdea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cdee:	f7f3 fde5 	bl	80009bc <__aeabi_dcmplt>
 800cdf2:	bb38      	cbnz	r0, 800ce44 <_dtoa_r+0x494>
 800cdf4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cdf8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800cdfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	f2c0 8157 	blt.w	800d0b2 <_dtoa_r+0x702>
 800ce04:	2f0e      	cmp	r7, #14
 800ce06:	f300 8154 	bgt.w	800d0b2 <_dtoa_r+0x702>
 800ce0a:	4b4b      	ldr	r3, [pc, #300]	@ (800cf38 <_dtoa_r+0x588>)
 800ce0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ce10:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ce14:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ce18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	f280 80e5 	bge.w	800cfea <_dtoa_r+0x63a>
 800ce20:	9b08      	ldr	r3, [sp, #32]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	f300 80e1 	bgt.w	800cfea <_dtoa_r+0x63a>
 800ce28:	d10c      	bne.n	800ce44 <_dtoa_r+0x494>
 800ce2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	4b46      	ldr	r3, [pc, #280]	@ (800cf4c <_dtoa_r+0x59c>)
 800ce32:	f7f3 fb51 	bl	80004d8 <__aeabi_dmul>
 800ce36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce3a:	f7f3 fdd3 	bl	80009e4 <__aeabi_dcmpge>
 800ce3e:	2800      	cmp	r0, #0
 800ce40:	f000 8266 	beq.w	800d310 <_dtoa_r+0x960>
 800ce44:	2400      	movs	r4, #0
 800ce46:	4625      	mov	r5, r4
 800ce48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce4a:	4656      	mov	r6, sl
 800ce4c:	ea6f 0803 	mvn.w	r8, r3
 800ce50:	2700      	movs	r7, #0
 800ce52:	4621      	mov	r1, r4
 800ce54:	4648      	mov	r0, r9
 800ce56:	f001 f809 	bl	800de6c <_Bfree>
 800ce5a:	2d00      	cmp	r5, #0
 800ce5c:	f000 80bd 	beq.w	800cfda <_dtoa_r+0x62a>
 800ce60:	b12f      	cbz	r7, 800ce6e <_dtoa_r+0x4be>
 800ce62:	42af      	cmp	r7, r5
 800ce64:	d003      	beq.n	800ce6e <_dtoa_r+0x4be>
 800ce66:	4639      	mov	r1, r7
 800ce68:	4648      	mov	r0, r9
 800ce6a:	f000 ffff 	bl	800de6c <_Bfree>
 800ce6e:	4629      	mov	r1, r5
 800ce70:	4648      	mov	r0, r9
 800ce72:	f000 fffb 	bl	800de6c <_Bfree>
 800ce76:	e0b0      	b.n	800cfda <_dtoa_r+0x62a>
 800ce78:	07e2      	lsls	r2, r4, #31
 800ce7a:	d505      	bpl.n	800ce88 <_dtoa_r+0x4d8>
 800ce7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce80:	f7f3 fb2a 	bl	80004d8 <__aeabi_dmul>
 800ce84:	2301      	movs	r3, #1
 800ce86:	3601      	adds	r6, #1
 800ce88:	1064      	asrs	r4, r4, #1
 800ce8a:	3508      	adds	r5, #8
 800ce8c:	e762      	b.n	800cd54 <_dtoa_r+0x3a4>
 800ce8e:	2602      	movs	r6, #2
 800ce90:	e765      	b.n	800cd5e <_dtoa_r+0x3ae>
 800ce92:	46b8      	mov	r8, r7
 800ce94:	9c08      	ldr	r4, [sp, #32]
 800ce96:	e784      	b.n	800cda2 <_dtoa_r+0x3f2>
 800ce98:	4b27      	ldr	r3, [pc, #156]	@ (800cf38 <_dtoa_r+0x588>)
 800ce9a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cea0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cea4:	4454      	add	r4, sl
 800cea6:	2900      	cmp	r1, #0
 800cea8:	d054      	beq.n	800cf54 <_dtoa_r+0x5a4>
 800ceaa:	2000      	movs	r0, #0
 800ceac:	4928      	ldr	r1, [pc, #160]	@ (800cf50 <_dtoa_r+0x5a0>)
 800ceae:	f7f3 fc3d 	bl	800072c <__aeabi_ddiv>
 800ceb2:	4633      	mov	r3, r6
 800ceb4:	462a      	mov	r2, r5
 800ceb6:	f7f3 f957 	bl	8000168 <__aeabi_dsub>
 800ceba:	4656      	mov	r6, sl
 800cebc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cec0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cec4:	f7f3 fdb8 	bl	8000a38 <__aeabi_d2iz>
 800cec8:	4605      	mov	r5, r0
 800ceca:	f7f3 fa9b 	bl	8000404 <__aeabi_i2d>
 800cece:	4602      	mov	r2, r0
 800ced0:	460b      	mov	r3, r1
 800ced2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ced6:	f7f3 f947 	bl	8000168 <__aeabi_dsub>
 800ceda:	4602      	mov	r2, r0
 800cedc:	460b      	mov	r3, r1
 800cede:	3530      	adds	r5, #48	@ 0x30
 800cee0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cee4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cee8:	f806 5b01 	strb.w	r5, [r6], #1
 800ceec:	f7f3 fd66 	bl	80009bc <__aeabi_dcmplt>
 800cef0:	2800      	cmp	r0, #0
 800cef2:	d172      	bne.n	800cfda <_dtoa_r+0x62a>
 800cef4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cef8:	2000      	movs	r0, #0
 800cefa:	4911      	ldr	r1, [pc, #68]	@ (800cf40 <_dtoa_r+0x590>)
 800cefc:	f7f3 f934 	bl	8000168 <__aeabi_dsub>
 800cf00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cf04:	f7f3 fd5a 	bl	80009bc <__aeabi_dcmplt>
 800cf08:	2800      	cmp	r0, #0
 800cf0a:	f040 80b4 	bne.w	800d076 <_dtoa_r+0x6c6>
 800cf0e:	42a6      	cmp	r6, r4
 800cf10:	f43f af70 	beq.w	800cdf4 <_dtoa_r+0x444>
 800cf14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cf18:	2200      	movs	r2, #0
 800cf1a:	4b0a      	ldr	r3, [pc, #40]	@ (800cf44 <_dtoa_r+0x594>)
 800cf1c:	f7f3 fadc 	bl	80004d8 <__aeabi_dmul>
 800cf20:	2200      	movs	r2, #0
 800cf22:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf2a:	4b06      	ldr	r3, [pc, #24]	@ (800cf44 <_dtoa_r+0x594>)
 800cf2c:	f7f3 fad4 	bl	80004d8 <__aeabi_dmul>
 800cf30:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cf34:	e7c4      	b.n	800cec0 <_dtoa_r+0x510>
 800cf36:	bf00      	nop
 800cf38:	0800fb80 	.word	0x0800fb80
 800cf3c:	0800fb58 	.word	0x0800fb58
 800cf40:	3ff00000 	.word	0x3ff00000
 800cf44:	40240000 	.word	0x40240000
 800cf48:	401c0000 	.word	0x401c0000
 800cf4c:	40140000 	.word	0x40140000
 800cf50:	3fe00000 	.word	0x3fe00000
 800cf54:	4631      	mov	r1, r6
 800cf56:	4628      	mov	r0, r5
 800cf58:	f7f3 fabe 	bl	80004d8 <__aeabi_dmul>
 800cf5c:	4656      	mov	r6, sl
 800cf5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cf62:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cf64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf68:	f7f3 fd66 	bl	8000a38 <__aeabi_d2iz>
 800cf6c:	4605      	mov	r5, r0
 800cf6e:	f7f3 fa49 	bl	8000404 <__aeabi_i2d>
 800cf72:	4602      	mov	r2, r0
 800cf74:	460b      	mov	r3, r1
 800cf76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf7a:	f7f3 f8f5 	bl	8000168 <__aeabi_dsub>
 800cf7e:	4602      	mov	r2, r0
 800cf80:	460b      	mov	r3, r1
 800cf82:	3530      	adds	r5, #48	@ 0x30
 800cf84:	f806 5b01 	strb.w	r5, [r6], #1
 800cf88:	42a6      	cmp	r6, r4
 800cf8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cf8e:	f04f 0200 	mov.w	r2, #0
 800cf92:	d124      	bne.n	800cfde <_dtoa_r+0x62e>
 800cf94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cf98:	4bae      	ldr	r3, [pc, #696]	@ (800d254 <_dtoa_r+0x8a4>)
 800cf9a:	f7f3 f8e7 	bl	800016c <__adddf3>
 800cf9e:	4602      	mov	r2, r0
 800cfa0:	460b      	mov	r3, r1
 800cfa2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfa6:	f7f3 fd27 	bl	80009f8 <__aeabi_dcmpgt>
 800cfaa:	2800      	cmp	r0, #0
 800cfac:	d163      	bne.n	800d076 <_dtoa_r+0x6c6>
 800cfae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cfb2:	2000      	movs	r0, #0
 800cfb4:	49a7      	ldr	r1, [pc, #668]	@ (800d254 <_dtoa_r+0x8a4>)
 800cfb6:	f7f3 f8d7 	bl	8000168 <__aeabi_dsub>
 800cfba:	4602      	mov	r2, r0
 800cfbc:	460b      	mov	r3, r1
 800cfbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfc2:	f7f3 fcfb 	bl	80009bc <__aeabi_dcmplt>
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	f43f af14 	beq.w	800cdf4 <_dtoa_r+0x444>
 800cfcc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cfce:	1e73      	subs	r3, r6, #1
 800cfd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cfd2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cfd6:	2b30      	cmp	r3, #48	@ 0x30
 800cfd8:	d0f8      	beq.n	800cfcc <_dtoa_r+0x61c>
 800cfda:	4647      	mov	r7, r8
 800cfdc:	e03b      	b.n	800d056 <_dtoa_r+0x6a6>
 800cfde:	4b9e      	ldr	r3, [pc, #632]	@ (800d258 <_dtoa_r+0x8a8>)
 800cfe0:	f7f3 fa7a 	bl	80004d8 <__aeabi_dmul>
 800cfe4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cfe8:	e7bc      	b.n	800cf64 <_dtoa_r+0x5b4>
 800cfea:	4656      	mov	r6, sl
 800cfec:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cff0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cff4:	4620      	mov	r0, r4
 800cff6:	4629      	mov	r1, r5
 800cff8:	f7f3 fb98 	bl	800072c <__aeabi_ddiv>
 800cffc:	f7f3 fd1c 	bl	8000a38 <__aeabi_d2iz>
 800d000:	4680      	mov	r8, r0
 800d002:	f7f3 f9ff 	bl	8000404 <__aeabi_i2d>
 800d006:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d00a:	f7f3 fa65 	bl	80004d8 <__aeabi_dmul>
 800d00e:	4602      	mov	r2, r0
 800d010:	460b      	mov	r3, r1
 800d012:	4620      	mov	r0, r4
 800d014:	4629      	mov	r1, r5
 800d016:	f7f3 f8a7 	bl	8000168 <__aeabi_dsub>
 800d01a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d01e:	9d08      	ldr	r5, [sp, #32]
 800d020:	f806 4b01 	strb.w	r4, [r6], #1
 800d024:	eba6 040a 	sub.w	r4, r6, sl
 800d028:	42a5      	cmp	r5, r4
 800d02a:	4602      	mov	r2, r0
 800d02c:	460b      	mov	r3, r1
 800d02e:	d133      	bne.n	800d098 <_dtoa_r+0x6e8>
 800d030:	f7f3 f89c 	bl	800016c <__adddf3>
 800d034:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d038:	4604      	mov	r4, r0
 800d03a:	460d      	mov	r5, r1
 800d03c:	f7f3 fcdc 	bl	80009f8 <__aeabi_dcmpgt>
 800d040:	b9c0      	cbnz	r0, 800d074 <_dtoa_r+0x6c4>
 800d042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d046:	4620      	mov	r0, r4
 800d048:	4629      	mov	r1, r5
 800d04a:	f7f3 fcad 	bl	80009a8 <__aeabi_dcmpeq>
 800d04e:	b110      	cbz	r0, 800d056 <_dtoa_r+0x6a6>
 800d050:	f018 0f01 	tst.w	r8, #1
 800d054:	d10e      	bne.n	800d074 <_dtoa_r+0x6c4>
 800d056:	4648      	mov	r0, r9
 800d058:	9903      	ldr	r1, [sp, #12]
 800d05a:	f000 ff07 	bl	800de6c <_Bfree>
 800d05e:	2300      	movs	r3, #0
 800d060:	7033      	strb	r3, [r6, #0]
 800d062:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d064:	3701      	adds	r7, #1
 800d066:	601f      	str	r7, [r3, #0]
 800d068:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	f000 824b 	beq.w	800d506 <_dtoa_r+0xb56>
 800d070:	601e      	str	r6, [r3, #0]
 800d072:	e248      	b.n	800d506 <_dtoa_r+0xb56>
 800d074:	46b8      	mov	r8, r7
 800d076:	4633      	mov	r3, r6
 800d078:	461e      	mov	r6, r3
 800d07a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d07e:	2a39      	cmp	r2, #57	@ 0x39
 800d080:	d106      	bne.n	800d090 <_dtoa_r+0x6e0>
 800d082:	459a      	cmp	sl, r3
 800d084:	d1f8      	bne.n	800d078 <_dtoa_r+0x6c8>
 800d086:	2230      	movs	r2, #48	@ 0x30
 800d088:	f108 0801 	add.w	r8, r8, #1
 800d08c:	f88a 2000 	strb.w	r2, [sl]
 800d090:	781a      	ldrb	r2, [r3, #0]
 800d092:	3201      	adds	r2, #1
 800d094:	701a      	strb	r2, [r3, #0]
 800d096:	e7a0      	b.n	800cfda <_dtoa_r+0x62a>
 800d098:	2200      	movs	r2, #0
 800d09a:	4b6f      	ldr	r3, [pc, #444]	@ (800d258 <_dtoa_r+0x8a8>)
 800d09c:	f7f3 fa1c 	bl	80004d8 <__aeabi_dmul>
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	4604      	mov	r4, r0
 800d0a6:	460d      	mov	r5, r1
 800d0a8:	f7f3 fc7e 	bl	80009a8 <__aeabi_dcmpeq>
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	d09f      	beq.n	800cff0 <_dtoa_r+0x640>
 800d0b0:	e7d1      	b.n	800d056 <_dtoa_r+0x6a6>
 800d0b2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d0b4:	2a00      	cmp	r2, #0
 800d0b6:	f000 80ea 	beq.w	800d28e <_dtoa_r+0x8de>
 800d0ba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d0bc:	2a01      	cmp	r2, #1
 800d0be:	f300 80cd 	bgt.w	800d25c <_dtoa_r+0x8ac>
 800d0c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d0c4:	2a00      	cmp	r2, #0
 800d0c6:	f000 80c1 	beq.w	800d24c <_dtoa_r+0x89c>
 800d0ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d0ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d0d0:	9e04      	ldr	r6, [sp, #16]
 800d0d2:	9a04      	ldr	r2, [sp, #16]
 800d0d4:	2101      	movs	r1, #1
 800d0d6:	441a      	add	r2, r3
 800d0d8:	9204      	str	r2, [sp, #16]
 800d0da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0dc:	4648      	mov	r0, r9
 800d0de:	441a      	add	r2, r3
 800d0e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d0e2:	f000 ffc1 	bl	800e068 <__i2b>
 800d0e6:	4605      	mov	r5, r0
 800d0e8:	b166      	cbz	r6, 800d104 <_dtoa_r+0x754>
 800d0ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	dd09      	ble.n	800d104 <_dtoa_r+0x754>
 800d0f0:	42b3      	cmp	r3, r6
 800d0f2:	bfa8      	it	ge
 800d0f4:	4633      	movge	r3, r6
 800d0f6:	9a04      	ldr	r2, [sp, #16]
 800d0f8:	1af6      	subs	r6, r6, r3
 800d0fa:	1ad2      	subs	r2, r2, r3
 800d0fc:	9204      	str	r2, [sp, #16]
 800d0fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d100:	1ad3      	subs	r3, r2, r3
 800d102:	9309      	str	r3, [sp, #36]	@ 0x24
 800d104:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d106:	b30b      	cbz	r3, 800d14c <_dtoa_r+0x79c>
 800d108:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	f000 80c6 	beq.w	800d29c <_dtoa_r+0x8ec>
 800d110:	2c00      	cmp	r4, #0
 800d112:	f000 80c0 	beq.w	800d296 <_dtoa_r+0x8e6>
 800d116:	4629      	mov	r1, r5
 800d118:	4622      	mov	r2, r4
 800d11a:	4648      	mov	r0, r9
 800d11c:	f001 f85c 	bl	800e1d8 <__pow5mult>
 800d120:	9a03      	ldr	r2, [sp, #12]
 800d122:	4601      	mov	r1, r0
 800d124:	4605      	mov	r5, r0
 800d126:	4648      	mov	r0, r9
 800d128:	f000 ffb4 	bl	800e094 <__multiply>
 800d12c:	9903      	ldr	r1, [sp, #12]
 800d12e:	4680      	mov	r8, r0
 800d130:	4648      	mov	r0, r9
 800d132:	f000 fe9b 	bl	800de6c <_Bfree>
 800d136:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d138:	1b1b      	subs	r3, r3, r4
 800d13a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d13c:	f000 80b1 	beq.w	800d2a2 <_dtoa_r+0x8f2>
 800d140:	4641      	mov	r1, r8
 800d142:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d144:	4648      	mov	r0, r9
 800d146:	f001 f847 	bl	800e1d8 <__pow5mult>
 800d14a:	9003      	str	r0, [sp, #12]
 800d14c:	2101      	movs	r1, #1
 800d14e:	4648      	mov	r0, r9
 800d150:	f000 ff8a 	bl	800e068 <__i2b>
 800d154:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d156:	4604      	mov	r4, r0
 800d158:	2b00      	cmp	r3, #0
 800d15a:	f000 81d8 	beq.w	800d50e <_dtoa_r+0xb5e>
 800d15e:	461a      	mov	r2, r3
 800d160:	4601      	mov	r1, r0
 800d162:	4648      	mov	r0, r9
 800d164:	f001 f838 	bl	800e1d8 <__pow5mult>
 800d168:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d16a:	4604      	mov	r4, r0
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	f300 809f 	bgt.w	800d2b0 <_dtoa_r+0x900>
 800d172:	9b06      	ldr	r3, [sp, #24]
 800d174:	2b00      	cmp	r3, #0
 800d176:	f040 8097 	bne.w	800d2a8 <_dtoa_r+0x8f8>
 800d17a:	9b07      	ldr	r3, [sp, #28]
 800d17c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d180:	2b00      	cmp	r3, #0
 800d182:	f040 8093 	bne.w	800d2ac <_dtoa_r+0x8fc>
 800d186:	9b07      	ldr	r3, [sp, #28]
 800d188:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d18c:	0d1b      	lsrs	r3, r3, #20
 800d18e:	051b      	lsls	r3, r3, #20
 800d190:	b133      	cbz	r3, 800d1a0 <_dtoa_r+0x7f0>
 800d192:	9b04      	ldr	r3, [sp, #16]
 800d194:	3301      	adds	r3, #1
 800d196:	9304      	str	r3, [sp, #16]
 800d198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d19a:	3301      	adds	r3, #1
 800d19c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d19e:	2301      	movs	r3, #1
 800d1a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d1a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	f000 81b8 	beq.w	800d51a <_dtoa_r+0xb6a>
 800d1aa:	6923      	ldr	r3, [r4, #16]
 800d1ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d1b0:	6918      	ldr	r0, [r3, #16]
 800d1b2:	f000 ff0d 	bl	800dfd0 <__hi0bits>
 800d1b6:	f1c0 0020 	rsb	r0, r0, #32
 800d1ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1bc:	4418      	add	r0, r3
 800d1be:	f010 001f 	ands.w	r0, r0, #31
 800d1c2:	f000 8082 	beq.w	800d2ca <_dtoa_r+0x91a>
 800d1c6:	f1c0 0320 	rsb	r3, r0, #32
 800d1ca:	2b04      	cmp	r3, #4
 800d1cc:	dd73      	ble.n	800d2b6 <_dtoa_r+0x906>
 800d1ce:	9b04      	ldr	r3, [sp, #16]
 800d1d0:	f1c0 001c 	rsb	r0, r0, #28
 800d1d4:	4403      	add	r3, r0
 800d1d6:	9304      	str	r3, [sp, #16]
 800d1d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1da:	4406      	add	r6, r0
 800d1dc:	4403      	add	r3, r0
 800d1de:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1e0:	9b04      	ldr	r3, [sp, #16]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	dd05      	ble.n	800d1f2 <_dtoa_r+0x842>
 800d1e6:	461a      	mov	r2, r3
 800d1e8:	4648      	mov	r0, r9
 800d1ea:	9903      	ldr	r1, [sp, #12]
 800d1ec:	f001 f84e 	bl	800e28c <__lshift>
 800d1f0:	9003      	str	r0, [sp, #12]
 800d1f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	dd05      	ble.n	800d204 <_dtoa_r+0x854>
 800d1f8:	4621      	mov	r1, r4
 800d1fa:	461a      	mov	r2, r3
 800d1fc:	4648      	mov	r0, r9
 800d1fe:	f001 f845 	bl	800e28c <__lshift>
 800d202:	4604      	mov	r4, r0
 800d204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d206:	2b00      	cmp	r3, #0
 800d208:	d061      	beq.n	800d2ce <_dtoa_r+0x91e>
 800d20a:	4621      	mov	r1, r4
 800d20c:	9803      	ldr	r0, [sp, #12]
 800d20e:	f001 f8a9 	bl	800e364 <__mcmp>
 800d212:	2800      	cmp	r0, #0
 800d214:	da5b      	bge.n	800d2ce <_dtoa_r+0x91e>
 800d216:	2300      	movs	r3, #0
 800d218:	220a      	movs	r2, #10
 800d21a:	4648      	mov	r0, r9
 800d21c:	9903      	ldr	r1, [sp, #12]
 800d21e:	f000 fe47 	bl	800deb0 <__multadd>
 800d222:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d224:	f107 38ff 	add.w	r8, r7, #4294967295
 800d228:	9003      	str	r0, [sp, #12]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	f000 8177 	beq.w	800d51e <_dtoa_r+0xb6e>
 800d230:	4629      	mov	r1, r5
 800d232:	2300      	movs	r3, #0
 800d234:	220a      	movs	r2, #10
 800d236:	4648      	mov	r0, r9
 800d238:	f000 fe3a 	bl	800deb0 <__multadd>
 800d23c:	f1bb 0f00 	cmp.w	fp, #0
 800d240:	4605      	mov	r5, r0
 800d242:	dc6f      	bgt.n	800d324 <_dtoa_r+0x974>
 800d244:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d246:	2b02      	cmp	r3, #2
 800d248:	dc49      	bgt.n	800d2de <_dtoa_r+0x92e>
 800d24a:	e06b      	b.n	800d324 <_dtoa_r+0x974>
 800d24c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d24e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d252:	e73c      	b.n	800d0ce <_dtoa_r+0x71e>
 800d254:	3fe00000 	.word	0x3fe00000
 800d258:	40240000 	.word	0x40240000
 800d25c:	9b08      	ldr	r3, [sp, #32]
 800d25e:	1e5c      	subs	r4, r3, #1
 800d260:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d262:	42a3      	cmp	r3, r4
 800d264:	db09      	blt.n	800d27a <_dtoa_r+0x8ca>
 800d266:	1b1c      	subs	r4, r3, r4
 800d268:	9b08      	ldr	r3, [sp, #32]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	f6bf af30 	bge.w	800d0d0 <_dtoa_r+0x720>
 800d270:	9b04      	ldr	r3, [sp, #16]
 800d272:	9a08      	ldr	r2, [sp, #32]
 800d274:	1a9e      	subs	r6, r3, r2
 800d276:	2300      	movs	r3, #0
 800d278:	e72b      	b.n	800d0d2 <_dtoa_r+0x722>
 800d27a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d27c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d27e:	1ae3      	subs	r3, r4, r3
 800d280:	441a      	add	r2, r3
 800d282:	940a      	str	r4, [sp, #40]	@ 0x28
 800d284:	9e04      	ldr	r6, [sp, #16]
 800d286:	2400      	movs	r4, #0
 800d288:	9b08      	ldr	r3, [sp, #32]
 800d28a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d28c:	e721      	b.n	800d0d2 <_dtoa_r+0x722>
 800d28e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d290:	9e04      	ldr	r6, [sp, #16]
 800d292:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d294:	e728      	b.n	800d0e8 <_dtoa_r+0x738>
 800d296:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d29a:	e751      	b.n	800d140 <_dtoa_r+0x790>
 800d29c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d29e:	9903      	ldr	r1, [sp, #12]
 800d2a0:	e750      	b.n	800d144 <_dtoa_r+0x794>
 800d2a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2a6:	e751      	b.n	800d14c <_dtoa_r+0x79c>
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	e779      	b.n	800d1a0 <_dtoa_r+0x7f0>
 800d2ac:	9b06      	ldr	r3, [sp, #24]
 800d2ae:	e777      	b.n	800d1a0 <_dtoa_r+0x7f0>
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2b4:	e779      	b.n	800d1aa <_dtoa_r+0x7fa>
 800d2b6:	d093      	beq.n	800d1e0 <_dtoa_r+0x830>
 800d2b8:	9a04      	ldr	r2, [sp, #16]
 800d2ba:	331c      	adds	r3, #28
 800d2bc:	441a      	add	r2, r3
 800d2be:	9204      	str	r2, [sp, #16]
 800d2c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2c2:	441e      	add	r6, r3
 800d2c4:	441a      	add	r2, r3
 800d2c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2c8:	e78a      	b.n	800d1e0 <_dtoa_r+0x830>
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	e7f4      	b.n	800d2b8 <_dtoa_r+0x908>
 800d2ce:	9b08      	ldr	r3, [sp, #32]
 800d2d0:	46b8      	mov	r8, r7
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	dc20      	bgt.n	800d318 <_dtoa_r+0x968>
 800d2d6:	469b      	mov	fp, r3
 800d2d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d2da:	2b02      	cmp	r3, #2
 800d2dc:	dd1e      	ble.n	800d31c <_dtoa_r+0x96c>
 800d2de:	f1bb 0f00 	cmp.w	fp, #0
 800d2e2:	f47f adb1 	bne.w	800ce48 <_dtoa_r+0x498>
 800d2e6:	4621      	mov	r1, r4
 800d2e8:	465b      	mov	r3, fp
 800d2ea:	2205      	movs	r2, #5
 800d2ec:	4648      	mov	r0, r9
 800d2ee:	f000 fddf 	bl	800deb0 <__multadd>
 800d2f2:	4601      	mov	r1, r0
 800d2f4:	4604      	mov	r4, r0
 800d2f6:	9803      	ldr	r0, [sp, #12]
 800d2f8:	f001 f834 	bl	800e364 <__mcmp>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	f77f ada3 	ble.w	800ce48 <_dtoa_r+0x498>
 800d302:	4656      	mov	r6, sl
 800d304:	2331      	movs	r3, #49	@ 0x31
 800d306:	f108 0801 	add.w	r8, r8, #1
 800d30a:	f806 3b01 	strb.w	r3, [r6], #1
 800d30e:	e59f      	b.n	800ce50 <_dtoa_r+0x4a0>
 800d310:	46b8      	mov	r8, r7
 800d312:	9c08      	ldr	r4, [sp, #32]
 800d314:	4625      	mov	r5, r4
 800d316:	e7f4      	b.n	800d302 <_dtoa_r+0x952>
 800d318:	f8dd b020 	ldr.w	fp, [sp, #32]
 800d31c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d31e:	2b00      	cmp	r3, #0
 800d320:	f000 8101 	beq.w	800d526 <_dtoa_r+0xb76>
 800d324:	2e00      	cmp	r6, #0
 800d326:	dd05      	ble.n	800d334 <_dtoa_r+0x984>
 800d328:	4629      	mov	r1, r5
 800d32a:	4632      	mov	r2, r6
 800d32c:	4648      	mov	r0, r9
 800d32e:	f000 ffad 	bl	800e28c <__lshift>
 800d332:	4605      	mov	r5, r0
 800d334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d336:	2b00      	cmp	r3, #0
 800d338:	d05c      	beq.n	800d3f4 <_dtoa_r+0xa44>
 800d33a:	4648      	mov	r0, r9
 800d33c:	6869      	ldr	r1, [r5, #4]
 800d33e:	f000 fd55 	bl	800ddec <_Balloc>
 800d342:	4606      	mov	r6, r0
 800d344:	b928      	cbnz	r0, 800d352 <_dtoa_r+0x9a2>
 800d346:	4602      	mov	r2, r0
 800d348:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d34c:	4b80      	ldr	r3, [pc, #512]	@ (800d550 <_dtoa_r+0xba0>)
 800d34e:	f7ff bb43 	b.w	800c9d8 <_dtoa_r+0x28>
 800d352:	692a      	ldr	r2, [r5, #16]
 800d354:	f105 010c 	add.w	r1, r5, #12
 800d358:	3202      	adds	r2, #2
 800d35a:	0092      	lsls	r2, r2, #2
 800d35c:	300c      	adds	r0, #12
 800d35e:	f7ff fa6c 	bl	800c83a <memcpy>
 800d362:	2201      	movs	r2, #1
 800d364:	4631      	mov	r1, r6
 800d366:	4648      	mov	r0, r9
 800d368:	f000 ff90 	bl	800e28c <__lshift>
 800d36c:	462f      	mov	r7, r5
 800d36e:	4605      	mov	r5, r0
 800d370:	f10a 0301 	add.w	r3, sl, #1
 800d374:	9304      	str	r3, [sp, #16]
 800d376:	eb0a 030b 	add.w	r3, sl, fp
 800d37a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d37c:	9b06      	ldr	r3, [sp, #24]
 800d37e:	f003 0301 	and.w	r3, r3, #1
 800d382:	9309      	str	r3, [sp, #36]	@ 0x24
 800d384:	9b04      	ldr	r3, [sp, #16]
 800d386:	4621      	mov	r1, r4
 800d388:	9803      	ldr	r0, [sp, #12]
 800d38a:	f103 3bff 	add.w	fp, r3, #4294967295
 800d38e:	f7ff fa87 	bl	800c8a0 <quorem>
 800d392:	4603      	mov	r3, r0
 800d394:	4639      	mov	r1, r7
 800d396:	3330      	adds	r3, #48	@ 0x30
 800d398:	9006      	str	r0, [sp, #24]
 800d39a:	9803      	ldr	r0, [sp, #12]
 800d39c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d39e:	f000 ffe1 	bl	800e364 <__mcmp>
 800d3a2:	462a      	mov	r2, r5
 800d3a4:	9008      	str	r0, [sp, #32]
 800d3a6:	4621      	mov	r1, r4
 800d3a8:	4648      	mov	r0, r9
 800d3aa:	f000 fff7 	bl	800e39c <__mdiff>
 800d3ae:	68c2      	ldr	r2, [r0, #12]
 800d3b0:	4606      	mov	r6, r0
 800d3b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3b4:	bb02      	cbnz	r2, 800d3f8 <_dtoa_r+0xa48>
 800d3b6:	4601      	mov	r1, r0
 800d3b8:	9803      	ldr	r0, [sp, #12]
 800d3ba:	f000 ffd3 	bl	800e364 <__mcmp>
 800d3be:	4602      	mov	r2, r0
 800d3c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3c2:	4631      	mov	r1, r6
 800d3c4:	4648      	mov	r0, r9
 800d3c6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800d3ca:	f000 fd4f 	bl	800de6c <_Bfree>
 800d3ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d3d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d3d2:	9e04      	ldr	r6, [sp, #16]
 800d3d4:	ea42 0103 	orr.w	r1, r2, r3
 800d3d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3da:	4319      	orrs	r1, r3
 800d3dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3de:	d10d      	bne.n	800d3fc <_dtoa_r+0xa4c>
 800d3e0:	2b39      	cmp	r3, #57	@ 0x39
 800d3e2:	d027      	beq.n	800d434 <_dtoa_r+0xa84>
 800d3e4:	9a08      	ldr	r2, [sp, #32]
 800d3e6:	2a00      	cmp	r2, #0
 800d3e8:	dd01      	ble.n	800d3ee <_dtoa_r+0xa3e>
 800d3ea:	9b06      	ldr	r3, [sp, #24]
 800d3ec:	3331      	adds	r3, #49	@ 0x31
 800d3ee:	f88b 3000 	strb.w	r3, [fp]
 800d3f2:	e52e      	b.n	800ce52 <_dtoa_r+0x4a2>
 800d3f4:	4628      	mov	r0, r5
 800d3f6:	e7b9      	b.n	800d36c <_dtoa_r+0x9bc>
 800d3f8:	2201      	movs	r2, #1
 800d3fa:	e7e2      	b.n	800d3c2 <_dtoa_r+0xa12>
 800d3fc:	9908      	ldr	r1, [sp, #32]
 800d3fe:	2900      	cmp	r1, #0
 800d400:	db04      	blt.n	800d40c <_dtoa_r+0xa5c>
 800d402:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800d404:	4301      	orrs	r1, r0
 800d406:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d408:	4301      	orrs	r1, r0
 800d40a:	d120      	bne.n	800d44e <_dtoa_r+0xa9e>
 800d40c:	2a00      	cmp	r2, #0
 800d40e:	ddee      	ble.n	800d3ee <_dtoa_r+0xa3e>
 800d410:	2201      	movs	r2, #1
 800d412:	9903      	ldr	r1, [sp, #12]
 800d414:	4648      	mov	r0, r9
 800d416:	9304      	str	r3, [sp, #16]
 800d418:	f000 ff38 	bl	800e28c <__lshift>
 800d41c:	4621      	mov	r1, r4
 800d41e:	9003      	str	r0, [sp, #12]
 800d420:	f000 ffa0 	bl	800e364 <__mcmp>
 800d424:	2800      	cmp	r0, #0
 800d426:	9b04      	ldr	r3, [sp, #16]
 800d428:	dc02      	bgt.n	800d430 <_dtoa_r+0xa80>
 800d42a:	d1e0      	bne.n	800d3ee <_dtoa_r+0xa3e>
 800d42c:	07da      	lsls	r2, r3, #31
 800d42e:	d5de      	bpl.n	800d3ee <_dtoa_r+0xa3e>
 800d430:	2b39      	cmp	r3, #57	@ 0x39
 800d432:	d1da      	bne.n	800d3ea <_dtoa_r+0xa3a>
 800d434:	2339      	movs	r3, #57	@ 0x39
 800d436:	f88b 3000 	strb.w	r3, [fp]
 800d43a:	4633      	mov	r3, r6
 800d43c:	461e      	mov	r6, r3
 800d43e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d442:	3b01      	subs	r3, #1
 800d444:	2a39      	cmp	r2, #57	@ 0x39
 800d446:	d04e      	beq.n	800d4e6 <_dtoa_r+0xb36>
 800d448:	3201      	adds	r2, #1
 800d44a:	701a      	strb	r2, [r3, #0]
 800d44c:	e501      	b.n	800ce52 <_dtoa_r+0x4a2>
 800d44e:	2a00      	cmp	r2, #0
 800d450:	dd03      	ble.n	800d45a <_dtoa_r+0xaaa>
 800d452:	2b39      	cmp	r3, #57	@ 0x39
 800d454:	d0ee      	beq.n	800d434 <_dtoa_r+0xa84>
 800d456:	3301      	adds	r3, #1
 800d458:	e7c9      	b.n	800d3ee <_dtoa_r+0xa3e>
 800d45a:	9a04      	ldr	r2, [sp, #16]
 800d45c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d45e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d462:	428a      	cmp	r2, r1
 800d464:	d028      	beq.n	800d4b8 <_dtoa_r+0xb08>
 800d466:	2300      	movs	r3, #0
 800d468:	220a      	movs	r2, #10
 800d46a:	9903      	ldr	r1, [sp, #12]
 800d46c:	4648      	mov	r0, r9
 800d46e:	f000 fd1f 	bl	800deb0 <__multadd>
 800d472:	42af      	cmp	r7, r5
 800d474:	9003      	str	r0, [sp, #12]
 800d476:	f04f 0300 	mov.w	r3, #0
 800d47a:	f04f 020a 	mov.w	r2, #10
 800d47e:	4639      	mov	r1, r7
 800d480:	4648      	mov	r0, r9
 800d482:	d107      	bne.n	800d494 <_dtoa_r+0xae4>
 800d484:	f000 fd14 	bl	800deb0 <__multadd>
 800d488:	4607      	mov	r7, r0
 800d48a:	4605      	mov	r5, r0
 800d48c:	9b04      	ldr	r3, [sp, #16]
 800d48e:	3301      	adds	r3, #1
 800d490:	9304      	str	r3, [sp, #16]
 800d492:	e777      	b.n	800d384 <_dtoa_r+0x9d4>
 800d494:	f000 fd0c 	bl	800deb0 <__multadd>
 800d498:	4629      	mov	r1, r5
 800d49a:	4607      	mov	r7, r0
 800d49c:	2300      	movs	r3, #0
 800d49e:	220a      	movs	r2, #10
 800d4a0:	4648      	mov	r0, r9
 800d4a2:	f000 fd05 	bl	800deb0 <__multadd>
 800d4a6:	4605      	mov	r5, r0
 800d4a8:	e7f0      	b.n	800d48c <_dtoa_r+0xadc>
 800d4aa:	f1bb 0f00 	cmp.w	fp, #0
 800d4ae:	bfcc      	ite	gt
 800d4b0:	465e      	movgt	r6, fp
 800d4b2:	2601      	movle	r6, #1
 800d4b4:	2700      	movs	r7, #0
 800d4b6:	4456      	add	r6, sl
 800d4b8:	2201      	movs	r2, #1
 800d4ba:	9903      	ldr	r1, [sp, #12]
 800d4bc:	4648      	mov	r0, r9
 800d4be:	9304      	str	r3, [sp, #16]
 800d4c0:	f000 fee4 	bl	800e28c <__lshift>
 800d4c4:	4621      	mov	r1, r4
 800d4c6:	9003      	str	r0, [sp, #12]
 800d4c8:	f000 ff4c 	bl	800e364 <__mcmp>
 800d4cc:	2800      	cmp	r0, #0
 800d4ce:	dcb4      	bgt.n	800d43a <_dtoa_r+0xa8a>
 800d4d0:	d102      	bne.n	800d4d8 <_dtoa_r+0xb28>
 800d4d2:	9b04      	ldr	r3, [sp, #16]
 800d4d4:	07db      	lsls	r3, r3, #31
 800d4d6:	d4b0      	bmi.n	800d43a <_dtoa_r+0xa8a>
 800d4d8:	4633      	mov	r3, r6
 800d4da:	461e      	mov	r6, r3
 800d4dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d4e0:	2a30      	cmp	r2, #48	@ 0x30
 800d4e2:	d0fa      	beq.n	800d4da <_dtoa_r+0xb2a>
 800d4e4:	e4b5      	b.n	800ce52 <_dtoa_r+0x4a2>
 800d4e6:	459a      	cmp	sl, r3
 800d4e8:	d1a8      	bne.n	800d43c <_dtoa_r+0xa8c>
 800d4ea:	2331      	movs	r3, #49	@ 0x31
 800d4ec:	f108 0801 	add.w	r8, r8, #1
 800d4f0:	f88a 3000 	strb.w	r3, [sl]
 800d4f4:	e4ad      	b.n	800ce52 <_dtoa_r+0x4a2>
 800d4f6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d4f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d554 <_dtoa_r+0xba4>
 800d4fc:	b11b      	cbz	r3, 800d506 <_dtoa_r+0xb56>
 800d4fe:	f10a 0308 	add.w	r3, sl, #8
 800d502:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d504:	6013      	str	r3, [r2, #0]
 800d506:	4650      	mov	r0, sl
 800d508:	b017      	add	sp, #92	@ 0x5c
 800d50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d50e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d510:	2b01      	cmp	r3, #1
 800d512:	f77f ae2e 	ble.w	800d172 <_dtoa_r+0x7c2>
 800d516:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d518:	930a      	str	r3, [sp, #40]	@ 0x28
 800d51a:	2001      	movs	r0, #1
 800d51c:	e64d      	b.n	800d1ba <_dtoa_r+0x80a>
 800d51e:	f1bb 0f00 	cmp.w	fp, #0
 800d522:	f77f aed9 	ble.w	800d2d8 <_dtoa_r+0x928>
 800d526:	4656      	mov	r6, sl
 800d528:	4621      	mov	r1, r4
 800d52a:	9803      	ldr	r0, [sp, #12]
 800d52c:	f7ff f9b8 	bl	800c8a0 <quorem>
 800d530:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d534:	f806 3b01 	strb.w	r3, [r6], #1
 800d538:	eba6 020a 	sub.w	r2, r6, sl
 800d53c:	4593      	cmp	fp, r2
 800d53e:	ddb4      	ble.n	800d4aa <_dtoa_r+0xafa>
 800d540:	2300      	movs	r3, #0
 800d542:	220a      	movs	r2, #10
 800d544:	4648      	mov	r0, r9
 800d546:	9903      	ldr	r1, [sp, #12]
 800d548:	f000 fcb2 	bl	800deb0 <__multadd>
 800d54c:	9003      	str	r0, [sp, #12]
 800d54e:	e7eb      	b.n	800d528 <_dtoa_r+0xb78>
 800d550:	0800fa18 	.word	0x0800fa18
 800d554:	0800f9b3 	.word	0x0800f9b3

0800d558 <_free_r>:
 800d558:	b538      	push	{r3, r4, r5, lr}
 800d55a:	4605      	mov	r5, r0
 800d55c:	2900      	cmp	r1, #0
 800d55e:	d040      	beq.n	800d5e2 <_free_r+0x8a>
 800d560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d564:	1f0c      	subs	r4, r1, #4
 800d566:	2b00      	cmp	r3, #0
 800d568:	bfb8      	it	lt
 800d56a:	18e4      	addlt	r4, r4, r3
 800d56c:	f000 fc32 	bl	800ddd4 <__malloc_lock>
 800d570:	4a1c      	ldr	r2, [pc, #112]	@ (800d5e4 <_free_r+0x8c>)
 800d572:	6813      	ldr	r3, [r2, #0]
 800d574:	b933      	cbnz	r3, 800d584 <_free_r+0x2c>
 800d576:	6063      	str	r3, [r4, #4]
 800d578:	6014      	str	r4, [r2, #0]
 800d57a:	4628      	mov	r0, r5
 800d57c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d580:	f000 bc2e 	b.w	800dde0 <__malloc_unlock>
 800d584:	42a3      	cmp	r3, r4
 800d586:	d908      	bls.n	800d59a <_free_r+0x42>
 800d588:	6820      	ldr	r0, [r4, #0]
 800d58a:	1821      	adds	r1, r4, r0
 800d58c:	428b      	cmp	r3, r1
 800d58e:	bf01      	itttt	eq
 800d590:	6819      	ldreq	r1, [r3, #0]
 800d592:	685b      	ldreq	r3, [r3, #4]
 800d594:	1809      	addeq	r1, r1, r0
 800d596:	6021      	streq	r1, [r4, #0]
 800d598:	e7ed      	b.n	800d576 <_free_r+0x1e>
 800d59a:	461a      	mov	r2, r3
 800d59c:	685b      	ldr	r3, [r3, #4]
 800d59e:	b10b      	cbz	r3, 800d5a4 <_free_r+0x4c>
 800d5a0:	42a3      	cmp	r3, r4
 800d5a2:	d9fa      	bls.n	800d59a <_free_r+0x42>
 800d5a4:	6811      	ldr	r1, [r2, #0]
 800d5a6:	1850      	adds	r0, r2, r1
 800d5a8:	42a0      	cmp	r0, r4
 800d5aa:	d10b      	bne.n	800d5c4 <_free_r+0x6c>
 800d5ac:	6820      	ldr	r0, [r4, #0]
 800d5ae:	4401      	add	r1, r0
 800d5b0:	1850      	adds	r0, r2, r1
 800d5b2:	4283      	cmp	r3, r0
 800d5b4:	6011      	str	r1, [r2, #0]
 800d5b6:	d1e0      	bne.n	800d57a <_free_r+0x22>
 800d5b8:	6818      	ldr	r0, [r3, #0]
 800d5ba:	685b      	ldr	r3, [r3, #4]
 800d5bc:	4408      	add	r0, r1
 800d5be:	6010      	str	r0, [r2, #0]
 800d5c0:	6053      	str	r3, [r2, #4]
 800d5c2:	e7da      	b.n	800d57a <_free_r+0x22>
 800d5c4:	d902      	bls.n	800d5cc <_free_r+0x74>
 800d5c6:	230c      	movs	r3, #12
 800d5c8:	602b      	str	r3, [r5, #0]
 800d5ca:	e7d6      	b.n	800d57a <_free_r+0x22>
 800d5cc:	6820      	ldr	r0, [r4, #0]
 800d5ce:	1821      	adds	r1, r4, r0
 800d5d0:	428b      	cmp	r3, r1
 800d5d2:	bf01      	itttt	eq
 800d5d4:	6819      	ldreq	r1, [r3, #0]
 800d5d6:	685b      	ldreq	r3, [r3, #4]
 800d5d8:	1809      	addeq	r1, r1, r0
 800d5da:	6021      	streq	r1, [r4, #0]
 800d5dc:	6063      	str	r3, [r4, #4]
 800d5de:	6054      	str	r4, [r2, #4]
 800d5e0:	e7cb      	b.n	800d57a <_free_r+0x22>
 800d5e2:	bd38      	pop	{r3, r4, r5, pc}
 800d5e4:	20001484 	.word	0x20001484

0800d5e8 <rshift>:
 800d5e8:	6903      	ldr	r3, [r0, #16]
 800d5ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d5ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d5f2:	f100 0414 	add.w	r4, r0, #20
 800d5f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d5fa:	dd46      	ble.n	800d68a <rshift+0xa2>
 800d5fc:	f011 011f 	ands.w	r1, r1, #31
 800d600:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d604:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d608:	d10c      	bne.n	800d624 <rshift+0x3c>
 800d60a:	4629      	mov	r1, r5
 800d60c:	f100 0710 	add.w	r7, r0, #16
 800d610:	42b1      	cmp	r1, r6
 800d612:	d335      	bcc.n	800d680 <rshift+0x98>
 800d614:	1a9b      	subs	r3, r3, r2
 800d616:	009b      	lsls	r3, r3, #2
 800d618:	1eea      	subs	r2, r5, #3
 800d61a:	4296      	cmp	r6, r2
 800d61c:	bf38      	it	cc
 800d61e:	2300      	movcc	r3, #0
 800d620:	4423      	add	r3, r4
 800d622:	e015      	b.n	800d650 <rshift+0x68>
 800d624:	46a1      	mov	r9, r4
 800d626:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d62a:	f1c1 0820 	rsb	r8, r1, #32
 800d62e:	40cf      	lsrs	r7, r1
 800d630:	f105 0e04 	add.w	lr, r5, #4
 800d634:	4576      	cmp	r6, lr
 800d636:	46f4      	mov	ip, lr
 800d638:	d816      	bhi.n	800d668 <rshift+0x80>
 800d63a:	1a9a      	subs	r2, r3, r2
 800d63c:	0092      	lsls	r2, r2, #2
 800d63e:	3a04      	subs	r2, #4
 800d640:	3501      	adds	r5, #1
 800d642:	42ae      	cmp	r6, r5
 800d644:	bf38      	it	cc
 800d646:	2200      	movcc	r2, #0
 800d648:	18a3      	adds	r3, r4, r2
 800d64a:	50a7      	str	r7, [r4, r2]
 800d64c:	b107      	cbz	r7, 800d650 <rshift+0x68>
 800d64e:	3304      	adds	r3, #4
 800d650:	42a3      	cmp	r3, r4
 800d652:	eba3 0204 	sub.w	r2, r3, r4
 800d656:	bf08      	it	eq
 800d658:	2300      	moveq	r3, #0
 800d65a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d65e:	6102      	str	r2, [r0, #16]
 800d660:	bf08      	it	eq
 800d662:	6143      	streq	r3, [r0, #20]
 800d664:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d668:	f8dc c000 	ldr.w	ip, [ip]
 800d66c:	fa0c fc08 	lsl.w	ip, ip, r8
 800d670:	ea4c 0707 	orr.w	r7, ip, r7
 800d674:	f849 7b04 	str.w	r7, [r9], #4
 800d678:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d67c:	40cf      	lsrs	r7, r1
 800d67e:	e7d9      	b.n	800d634 <rshift+0x4c>
 800d680:	f851 cb04 	ldr.w	ip, [r1], #4
 800d684:	f847 cf04 	str.w	ip, [r7, #4]!
 800d688:	e7c2      	b.n	800d610 <rshift+0x28>
 800d68a:	4623      	mov	r3, r4
 800d68c:	e7e0      	b.n	800d650 <rshift+0x68>

0800d68e <__hexdig_fun>:
 800d68e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d692:	2b09      	cmp	r3, #9
 800d694:	d802      	bhi.n	800d69c <__hexdig_fun+0xe>
 800d696:	3820      	subs	r0, #32
 800d698:	b2c0      	uxtb	r0, r0
 800d69a:	4770      	bx	lr
 800d69c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d6a0:	2b05      	cmp	r3, #5
 800d6a2:	d801      	bhi.n	800d6a8 <__hexdig_fun+0x1a>
 800d6a4:	3847      	subs	r0, #71	@ 0x47
 800d6a6:	e7f7      	b.n	800d698 <__hexdig_fun+0xa>
 800d6a8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d6ac:	2b05      	cmp	r3, #5
 800d6ae:	d801      	bhi.n	800d6b4 <__hexdig_fun+0x26>
 800d6b0:	3827      	subs	r0, #39	@ 0x27
 800d6b2:	e7f1      	b.n	800d698 <__hexdig_fun+0xa>
 800d6b4:	2000      	movs	r0, #0
 800d6b6:	4770      	bx	lr

0800d6b8 <__gethex>:
 800d6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6bc:	468a      	mov	sl, r1
 800d6be:	4690      	mov	r8, r2
 800d6c0:	b085      	sub	sp, #20
 800d6c2:	9302      	str	r3, [sp, #8]
 800d6c4:	680b      	ldr	r3, [r1, #0]
 800d6c6:	9001      	str	r0, [sp, #4]
 800d6c8:	1c9c      	adds	r4, r3, #2
 800d6ca:	46a1      	mov	r9, r4
 800d6cc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d6d0:	2830      	cmp	r0, #48	@ 0x30
 800d6d2:	d0fa      	beq.n	800d6ca <__gethex+0x12>
 800d6d4:	eba9 0303 	sub.w	r3, r9, r3
 800d6d8:	f1a3 0b02 	sub.w	fp, r3, #2
 800d6dc:	f7ff ffd7 	bl	800d68e <__hexdig_fun>
 800d6e0:	4605      	mov	r5, r0
 800d6e2:	2800      	cmp	r0, #0
 800d6e4:	d168      	bne.n	800d7b8 <__gethex+0x100>
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	4648      	mov	r0, r9
 800d6ea:	499f      	ldr	r1, [pc, #636]	@ (800d968 <__gethex+0x2b0>)
 800d6ec:	f7fe ffdd 	bl	800c6aa <strncmp>
 800d6f0:	4607      	mov	r7, r0
 800d6f2:	2800      	cmp	r0, #0
 800d6f4:	d167      	bne.n	800d7c6 <__gethex+0x10e>
 800d6f6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d6fa:	4626      	mov	r6, r4
 800d6fc:	f7ff ffc7 	bl	800d68e <__hexdig_fun>
 800d700:	2800      	cmp	r0, #0
 800d702:	d062      	beq.n	800d7ca <__gethex+0x112>
 800d704:	4623      	mov	r3, r4
 800d706:	7818      	ldrb	r0, [r3, #0]
 800d708:	4699      	mov	r9, r3
 800d70a:	2830      	cmp	r0, #48	@ 0x30
 800d70c:	f103 0301 	add.w	r3, r3, #1
 800d710:	d0f9      	beq.n	800d706 <__gethex+0x4e>
 800d712:	f7ff ffbc 	bl	800d68e <__hexdig_fun>
 800d716:	fab0 f580 	clz	r5, r0
 800d71a:	f04f 0b01 	mov.w	fp, #1
 800d71e:	096d      	lsrs	r5, r5, #5
 800d720:	464a      	mov	r2, r9
 800d722:	4616      	mov	r6, r2
 800d724:	7830      	ldrb	r0, [r6, #0]
 800d726:	3201      	adds	r2, #1
 800d728:	f7ff ffb1 	bl	800d68e <__hexdig_fun>
 800d72c:	2800      	cmp	r0, #0
 800d72e:	d1f8      	bne.n	800d722 <__gethex+0x6a>
 800d730:	2201      	movs	r2, #1
 800d732:	4630      	mov	r0, r6
 800d734:	498c      	ldr	r1, [pc, #560]	@ (800d968 <__gethex+0x2b0>)
 800d736:	f7fe ffb8 	bl	800c6aa <strncmp>
 800d73a:	2800      	cmp	r0, #0
 800d73c:	d13f      	bne.n	800d7be <__gethex+0x106>
 800d73e:	b944      	cbnz	r4, 800d752 <__gethex+0x9a>
 800d740:	1c74      	adds	r4, r6, #1
 800d742:	4622      	mov	r2, r4
 800d744:	4616      	mov	r6, r2
 800d746:	7830      	ldrb	r0, [r6, #0]
 800d748:	3201      	adds	r2, #1
 800d74a:	f7ff ffa0 	bl	800d68e <__hexdig_fun>
 800d74e:	2800      	cmp	r0, #0
 800d750:	d1f8      	bne.n	800d744 <__gethex+0x8c>
 800d752:	1ba4      	subs	r4, r4, r6
 800d754:	00a7      	lsls	r7, r4, #2
 800d756:	7833      	ldrb	r3, [r6, #0]
 800d758:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d75c:	2b50      	cmp	r3, #80	@ 0x50
 800d75e:	d13e      	bne.n	800d7de <__gethex+0x126>
 800d760:	7873      	ldrb	r3, [r6, #1]
 800d762:	2b2b      	cmp	r3, #43	@ 0x2b
 800d764:	d033      	beq.n	800d7ce <__gethex+0x116>
 800d766:	2b2d      	cmp	r3, #45	@ 0x2d
 800d768:	d034      	beq.n	800d7d4 <__gethex+0x11c>
 800d76a:	2400      	movs	r4, #0
 800d76c:	1c71      	adds	r1, r6, #1
 800d76e:	7808      	ldrb	r0, [r1, #0]
 800d770:	f7ff ff8d 	bl	800d68e <__hexdig_fun>
 800d774:	1e43      	subs	r3, r0, #1
 800d776:	b2db      	uxtb	r3, r3
 800d778:	2b18      	cmp	r3, #24
 800d77a:	d830      	bhi.n	800d7de <__gethex+0x126>
 800d77c:	f1a0 0210 	sub.w	r2, r0, #16
 800d780:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d784:	f7ff ff83 	bl	800d68e <__hexdig_fun>
 800d788:	f100 3cff 	add.w	ip, r0, #4294967295
 800d78c:	fa5f fc8c 	uxtb.w	ip, ip
 800d790:	f1bc 0f18 	cmp.w	ip, #24
 800d794:	f04f 030a 	mov.w	r3, #10
 800d798:	d91e      	bls.n	800d7d8 <__gethex+0x120>
 800d79a:	b104      	cbz	r4, 800d79e <__gethex+0xe6>
 800d79c:	4252      	negs	r2, r2
 800d79e:	4417      	add	r7, r2
 800d7a0:	f8ca 1000 	str.w	r1, [sl]
 800d7a4:	b1ed      	cbz	r5, 800d7e2 <__gethex+0x12a>
 800d7a6:	f1bb 0f00 	cmp.w	fp, #0
 800d7aa:	bf0c      	ite	eq
 800d7ac:	2506      	moveq	r5, #6
 800d7ae:	2500      	movne	r5, #0
 800d7b0:	4628      	mov	r0, r5
 800d7b2:	b005      	add	sp, #20
 800d7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7b8:	2500      	movs	r5, #0
 800d7ba:	462c      	mov	r4, r5
 800d7bc:	e7b0      	b.n	800d720 <__gethex+0x68>
 800d7be:	2c00      	cmp	r4, #0
 800d7c0:	d1c7      	bne.n	800d752 <__gethex+0x9a>
 800d7c2:	4627      	mov	r7, r4
 800d7c4:	e7c7      	b.n	800d756 <__gethex+0x9e>
 800d7c6:	464e      	mov	r6, r9
 800d7c8:	462f      	mov	r7, r5
 800d7ca:	2501      	movs	r5, #1
 800d7cc:	e7c3      	b.n	800d756 <__gethex+0x9e>
 800d7ce:	2400      	movs	r4, #0
 800d7d0:	1cb1      	adds	r1, r6, #2
 800d7d2:	e7cc      	b.n	800d76e <__gethex+0xb6>
 800d7d4:	2401      	movs	r4, #1
 800d7d6:	e7fb      	b.n	800d7d0 <__gethex+0x118>
 800d7d8:	fb03 0002 	mla	r0, r3, r2, r0
 800d7dc:	e7ce      	b.n	800d77c <__gethex+0xc4>
 800d7de:	4631      	mov	r1, r6
 800d7e0:	e7de      	b.n	800d7a0 <__gethex+0xe8>
 800d7e2:	4629      	mov	r1, r5
 800d7e4:	eba6 0309 	sub.w	r3, r6, r9
 800d7e8:	3b01      	subs	r3, #1
 800d7ea:	2b07      	cmp	r3, #7
 800d7ec:	dc0a      	bgt.n	800d804 <__gethex+0x14c>
 800d7ee:	9801      	ldr	r0, [sp, #4]
 800d7f0:	f000 fafc 	bl	800ddec <_Balloc>
 800d7f4:	4604      	mov	r4, r0
 800d7f6:	b940      	cbnz	r0, 800d80a <__gethex+0x152>
 800d7f8:	4602      	mov	r2, r0
 800d7fa:	21e4      	movs	r1, #228	@ 0xe4
 800d7fc:	4b5b      	ldr	r3, [pc, #364]	@ (800d96c <__gethex+0x2b4>)
 800d7fe:	485c      	ldr	r0, [pc, #368]	@ (800d970 <__gethex+0x2b8>)
 800d800:	f7ff f830 	bl	800c864 <__assert_func>
 800d804:	3101      	adds	r1, #1
 800d806:	105b      	asrs	r3, r3, #1
 800d808:	e7ef      	b.n	800d7ea <__gethex+0x132>
 800d80a:	2300      	movs	r3, #0
 800d80c:	f100 0a14 	add.w	sl, r0, #20
 800d810:	4655      	mov	r5, sl
 800d812:	469b      	mov	fp, r3
 800d814:	45b1      	cmp	r9, r6
 800d816:	d337      	bcc.n	800d888 <__gethex+0x1d0>
 800d818:	f845 bb04 	str.w	fp, [r5], #4
 800d81c:	eba5 050a 	sub.w	r5, r5, sl
 800d820:	10ad      	asrs	r5, r5, #2
 800d822:	6125      	str	r5, [r4, #16]
 800d824:	4658      	mov	r0, fp
 800d826:	f000 fbd3 	bl	800dfd0 <__hi0bits>
 800d82a:	016d      	lsls	r5, r5, #5
 800d82c:	f8d8 6000 	ldr.w	r6, [r8]
 800d830:	1a2d      	subs	r5, r5, r0
 800d832:	42b5      	cmp	r5, r6
 800d834:	dd54      	ble.n	800d8e0 <__gethex+0x228>
 800d836:	1bad      	subs	r5, r5, r6
 800d838:	4629      	mov	r1, r5
 800d83a:	4620      	mov	r0, r4
 800d83c:	f000 ff55 	bl	800e6ea <__any_on>
 800d840:	4681      	mov	r9, r0
 800d842:	b178      	cbz	r0, 800d864 <__gethex+0x1ac>
 800d844:	f04f 0901 	mov.w	r9, #1
 800d848:	1e6b      	subs	r3, r5, #1
 800d84a:	1159      	asrs	r1, r3, #5
 800d84c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d850:	f003 021f 	and.w	r2, r3, #31
 800d854:	fa09 f202 	lsl.w	r2, r9, r2
 800d858:	420a      	tst	r2, r1
 800d85a:	d003      	beq.n	800d864 <__gethex+0x1ac>
 800d85c:	454b      	cmp	r3, r9
 800d85e:	dc36      	bgt.n	800d8ce <__gethex+0x216>
 800d860:	f04f 0902 	mov.w	r9, #2
 800d864:	4629      	mov	r1, r5
 800d866:	4620      	mov	r0, r4
 800d868:	f7ff febe 	bl	800d5e8 <rshift>
 800d86c:	442f      	add	r7, r5
 800d86e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d872:	42bb      	cmp	r3, r7
 800d874:	da42      	bge.n	800d8fc <__gethex+0x244>
 800d876:	4621      	mov	r1, r4
 800d878:	9801      	ldr	r0, [sp, #4]
 800d87a:	f000 faf7 	bl	800de6c <_Bfree>
 800d87e:	2300      	movs	r3, #0
 800d880:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d882:	25a3      	movs	r5, #163	@ 0xa3
 800d884:	6013      	str	r3, [r2, #0]
 800d886:	e793      	b.n	800d7b0 <__gethex+0xf8>
 800d888:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d88c:	2a2e      	cmp	r2, #46	@ 0x2e
 800d88e:	d012      	beq.n	800d8b6 <__gethex+0x1fe>
 800d890:	2b20      	cmp	r3, #32
 800d892:	d104      	bne.n	800d89e <__gethex+0x1e6>
 800d894:	f845 bb04 	str.w	fp, [r5], #4
 800d898:	f04f 0b00 	mov.w	fp, #0
 800d89c:	465b      	mov	r3, fp
 800d89e:	7830      	ldrb	r0, [r6, #0]
 800d8a0:	9303      	str	r3, [sp, #12]
 800d8a2:	f7ff fef4 	bl	800d68e <__hexdig_fun>
 800d8a6:	9b03      	ldr	r3, [sp, #12]
 800d8a8:	f000 000f 	and.w	r0, r0, #15
 800d8ac:	4098      	lsls	r0, r3
 800d8ae:	ea4b 0b00 	orr.w	fp, fp, r0
 800d8b2:	3304      	adds	r3, #4
 800d8b4:	e7ae      	b.n	800d814 <__gethex+0x15c>
 800d8b6:	45b1      	cmp	r9, r6
 800d8b8:	d8ea      	bhi.n	800d890 <__gethex+0x1d8>
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	4630      	mov	r0, r6
 800d8be:	492a      	ldr	r1, [pc, #168]	@ (800d968 <__gethex+0x2b0>)
 800d8c0:	9303      	str	r3, [sp, #12]
 800d8c2:	f7fe fef2 	bl	800c6aa <strncmp>
 800d8c6:	9b03      	ldr	r3, [sp, #12]
 800d8c8:	2800      	cmp	r0, #0
 800d8ca:	d1e1      	bne.n	800d890 <__gethex+0x1d8>
 800d8cc:	e7a2      	b.n	800d814 <__gethex+0x15c>
 800d8ce:	4620      	mov	r0, r4
 800d8d0:	1ea9      	subs	r1, r5, #2
 800d8d2:	f000 ff0a 	bl	800e6ea <__any_on>
 800d8d6:	2800      	cmp	r0, #0
 800d8d8:	d0c2      	beq.n	800d860 <__gethex+0x1a8>
 800d8da:	f04f 0903 	mov.w	r9, #3
 800d8de:	e7c1      	b.n	800d864 <__gethex+0x1ac>
 800d8e0:	da09      	bge.n	800d8f6 <__gethex+0x23e>
 800d8e2:	1b75      	subs	r5, r6, r5
 800d8e4:	4621      	mov	r1, r4
 800d8e6:	462a      	mov	r2, r5
 800d8e8:	9801      	ldr	r0, [sp, #4]
 800d8ea:	f000 fccf 	bl	800e28c <__lshift>
 800d8ee:	4604      	mov	r4, r0
 800d8f0:	1b7f      	subs	r7, r7, r5
 800d8f2:	f100 0a14 	add.w	sl, r0, #20
 800d8f6:	f04f 0900 	mov.w	r9, #0
 800d8fa:	e7b8      	b.n	800d86e <__gethex+0x1b6>
 800d8fc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d900:	42bd      	cmp	r5, r7
 800d902:	dd6f      	ble.n	800d9e4 <__gethex+0x32c>
 800d904:	1bed      	subs	r5, r5, r7
 800d906:	42ae      	cmp	r6, r5
 800d908:	dc34      	bgt.n	800d974 <__gethex+0x2bc>
 800d90a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d90e:	2b02      	cmp	r3, #2
 800d910:	d022      	beq.n	800d958 <__gethex+0x2a0>
 800d912:	2b03      	cmp	r3, #3
 800d914:	d024      	beq.n	800d960 <__gethex+0x2a8>
 800d916:	2b01      	cmp	r3, #1
 800d918:	d115      	bne.n	800d946 <__gethex+0x28e>
 800d91a:	42ae      	cmp	r6, r5
 800d91c:	d113      	bne.n	800d946 <__gethex+0x28e>
 800d91e:	2e01      	cmp	r6, #1
 800d920:	d10b      	bne.n	800d93a <__gethex+0x282>
 800d922:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d926:	9a02      	ldr	r2, [sp, #8]
 800d928:	2562      	movs	r5, #98	@ 0x62
 800d92a:	6013      	str	r3, [r2, #0]
 800d92c:	2301      	movs	r3, #1
 800d92e:	6123      	str	r3, [r4, #16]
 800d930:	f8ca 3000 	str.w	r3, [sl]
 800d934:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d936:	601c      	str	r4, [r3, #0]
 800d938:	e73a      	b.n	800d7b0 <__gethex+0xf8>
 800d93a:	4620      	mov	r0, r4
 800d93c:	1e71      	subs	r1, r6, #1
 800d93e:	f000 fed4 	bl	800e6ea <__any_on>
 800d942:	2800      	cmp	r0, #0
 800d944:	d1ed      	bne.n	800d922 <__gethex+0x26a>
 800d946:	4621      	mov	r1, r4
 800d948:	9801      	ldr	r0, [sp, #4]
 800d94a:	f000 fa8f 	bl	800de6c <_Bfree>
 800d94e:	2300      	movs	r3, #0
 800d950:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d952:	2550      	movs	r5, #80	@ 0x50
 800d954:	6013      	str	r3, [r2, #0]
 800d956:	e72b      	b.n	800d7b0 <__gethex+0xf8>
 800d958:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d1f3      	bne.n	800d946 <__gethex+0x28e>
 800d95e:	e7e0      	b.n	800d922 <__gethex+0x26a>
 800d960:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d962:	2b00      	cmp	r3, #0
 800d964:	d1dd      	bne.n	800d922 <__gethex+0x26a>
 800d966:	e7ee      	b.n	800d946 <__gethex+0x28e>
 800d968:	0800f939 	.word	0x0800f939
 800d96c:	0800fa18 	.word	0x0800fa18
 800d970:	0800fa29 	.word	0x0800fa29
 800d974:	1e6f      	subs	r7, r5, #1
 800d976:	f1b9 0f00 	cmp.w	r9, #0
 800d97a:	d130      	bne.n	800d9de <__gethex+0x326>
 800d97c:	b127      	cbz	r7, 800d988 <__gethex+0x2d0>
 800d97e:	4639      	mov	r1, r7
 800d980:	4620      	mov	r0, r4
 800d982:	f000 feb2 	bl	800e6ea <__any_on>
 800d986:	4681      	mov	r9, r0
 800d988:	2301      	movs	r3, #1
 800d98a:	4629      	mov	r1, r5
 800d98c:	1b76      	subs	r6, r6, r5
 800d98e:	2502      	movs	r5, #2
 800d990:	117a      	asrs	r2, r7, #5
 800d992:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d996:	f007 071f 	and.w	r7, r7, #31
 800d99a:	40bb      	lsls	r3, r7
 800d99c:	4213      	tst	r3, r2
 800d99e:	4620      	mov	r0, r4
 800d9a0:	bf18      	it	ne
 800d9a2:	f049 0902 	orrne.w	r9, r9, #2
 800d9a6:	f7ff fe1f 	bl	800d5e8 <rshift>
 800d9aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d9ae:	f1b9 0f00 	cmp.w	r9, #0
 800d9b2:	d047      	beq.n	800da44 <__gethex+0x38c>
 800d9b4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d9b8:	2b02      	cmp	r3, #2
 800d9ba:	d015      	beq.n	800d9e8 <__gethex+0x330>
 800d9bc:	2b03      	cmp	r3, #3
 800d9be:	d017      	beq.n	800d9f0 <__gethex+0x338>
 800d9c0:	2b01      	cmp	r3, #1
 800d9c2:	d109      	bne.n	800d9d8 <__gethex+0x320>
 800d9c4:	f019 0f02 	tst.w	r9, #2
 800d9c8:	d006      	beq.n	800d9d8 <__gethex+0x320>
 800d9ca:	f8da 3000 	ldr.w	r3, [sl]
 800d9ce:	ea49 0903 	orr.w	r9, r9, r3
 800d9d2:	f019 0f01 	tst.w	r9, #1
 800d9d6:	d10e      	bne.n	800d9f6 <__gethex+0x33e>
 800d9d8:	f045 0510 	orr.w	r5, r5, #16
 800d9dc:	e032      	b.n	800da44 <__gethex+0x38c>
 800d9de:	f04f 0901 	mov.w	r9, #1
 800d9e2:	e7d1      	b.n	800d988 <__gethex+0x2d0>
 800d9e4:	2501      	movs	r5, #1
 800d9e6:	e7e2      	b.n	800d9ae <__gethex+0x2f6>
 800d9e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9ea:	f1c3 0301 	rsb	r3, r3, #1
 800d9ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d9f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d0f0      	beq.n	800d9d8 <__gethex+0x320>
 800d9f6:	f04f 0c00 	mov.w	ip, #0
 800d9fa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d9fe:	f104 0314 	add.w	r3, r4, #20
 800da02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800da06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800da0a:	4618      	mov	r0, r3
 800da0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800da10:	f1b2 3fff 	cmp.w	r2, #4294967295
 800da14:	d01b      	beq.n	800da4e <__gethex+0x396>
 800da16:	3201      	adds	r2, #1
 800da18:	6002      	str	r2, [r0, #0]
 800da1a:	2d02      	cmp	r5, #2
 800da1c:	f104 0314 	add.w	r3, r4, #20
 800da20:	d13c      	bne.n	800da9c <__gethex+0x3e4>
 800da22:	f8d8 2000 	ldr.w	r2, [r8]
 800da26:	3a01      	subs	r2, #1
 800da28:	42b2      	cmp	r2, r6
 800da2a:	d109      	bne.n	800da40 <__gethex+0x388>
 800da2c:	2201      	movs	r2, #1
 800da2e:	1171      	asrs	r1, r6, #5
 800da30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800da34:	f006 061f 	and.w	r6, r6, #31
 800da38:	fa02 f606 	lsl.w	r6, r2, r6
 800da3c:	421e      	tst	r6, r3
 800da3e:	d13a      	bne.n	800dab6 <__gethex+0x3fe>
 800da40:	f045 0520 	orr.w	r5, r5, #32
 800da44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da46:	601c      	str	r4, [r3, #0]
 800da48:	9b02      	ldr	r3, [sp, #8]
 800da4a:	601f      	str	r7, [r3, #0]
 800da4c:	e6b0      	b.n	800d7b0 <__gethex+0xf8>
 800da4e:	4299      	cmp	r1, r3
 800da50:	f843 cc04 	str.w	ip, [r3, #-4]
 800da54:	d8d9      	bhi.n	800da0a <__gethex+0x352>
 800da56:	68a3      	ldr	r3, [r4, #8]
 800da58:	459b      	cmp	fp, r3
 800da5a:	db17      	blt.n	800da8c <__gethex+0x3d4>
 800da5c:	6861      	ldr	r1, [r4, #4]
 800da5e:	9801      	ldr	r0, [sp, #4]
 800da60:	3101      	adds	r1, #1
 800da62:	f000 f9c3 	bl	800ddec <_Balloc>
 800da66:	4681      	mov	r9, r0
 800da68:	b918      	cbnz	r0, 800da72 <__gethex+0x3ba>
 800da6a:	4602      	mov	r2, r0
 800da6c:	2184      	movs	r1, #132	@ 0x84
 800da6e:	4b19      	ldr	r3, [pc, #100]	@ (800dad4 <__gethex+0x41c>)
 800da70:	e6c5      	b.n	800d7fe <__gethex+0x146>
 800da72:	6922      	ldr	r2, [r4, #16]
 800da74:	f104 010c 	add.w	r1, r4, #12
 800da78:	3202      	adds	r2, #2
 800da7a:	0092      	lsls	r2, r2, #2
 800da7c:	300c      	adds	r0, #12
 800da7e:	f7fe fedc 	bl	800c83a <memcpy>
 800da82:	4621      	mov	r1, r4
 800da84:	9801      	ldr	r0, [sp, #4]
 800da86:	f000 f9f1 	bl	800de6c <_Bfree>
 800da8a:	464c      	mov	r4, r9
 800da8c:	6923      	ldr	r3, [r4, #16]
 800da8e:	1c5a      	adds	r2, r3, #1
 800da90:	6122      	str	r2, [r4, #16]
 800da92:	2201      	movs	r2, #1
 800da94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800da98:	615a      	str	r2, [r3, #20]
 800da9a:	e7be      	b.n	800da1a <__gethex+0x362>
 800da9c:	6922      	ldr	r2, [r4, #16]
 800da9e:	455a      	cmp	r2, fp
 800daa0:	dd0b      	ble.n	800daba <__gethex+0x402>
 800daa2:	2101      	movs	r1, #1
 800daa4:	4620      	mov	r0, r4
 800daa6:	f7ff fd9f 	bl	800d5e8 <rshift>
 800daaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800daae:	3701      	adds	r7, #1
 800dab0:	42bb      	cmp	r3, r7
 800dab2:	f6ff aee0 	blt.w	800d876 <__gethex+0x1be>
 800dab6:	2501      	movs	r5, #1
 800dab8:	e7c2      	b.n	800da40 <__gethex+0x388>
 800daba:	f016 061f 	ands.w	r6, r6, #31
 800dabe:	d0fa      	beq.n	800dab6 <__gethex+0x3fe>
 800dac0:	4453      	add	r3, sl
 800dac2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dac6:	f000 fa83 	bl	800dfd0 <__hi0bits>
 800daca:	f1c6 0620 	rsb	r6, r6, #32
 800dace:	42b0      	cmp	r0, r6
 800dad0:	dbe7      	blt.n	800daa2 <__gethex+0x3ea>
 800dad2:	e7f0      	b.n	800dab6 <__gethex+0x3fe>
 800dad4:	0800fa18 	.word	0x0800fa18

0800dad8 <L_shift>:
 800dad8:	f1c2 0208 	rsb	r2, r2, #8
 800dadc:	0092      	lsls	r2, r2, #2
 800dade:	b570      	push	{r4, r5, r6, lr}
 800dae0:	f1c2 0620 	rsb	r6, r2, #32
 800dae4:	6843      	ldr	r3, [r0, #4]
 800dae6:	6804      	ldr	r4, [r0, #0]
 800dae8:	fa03 f506 	lsl.w	r5, r3, r6
 800daec:	432c      	orrs	r4, r5
 800daee:	40d3      	lsrs	r3, r2
 800daf0:	6004      	str	r4, [r0, #0]
 800daf2:	f840 3f04 	str.w	r3, [r0, #4]!
 800daf6:	4288      	cmp	r0, r1
 800daf8:	d3f4      	bcc.n	800dae4 <L_shift+0xc>
 800dafa:	bd70      	pop	{r4, r5, r6, pc}

0800dafc <__match>:
 800dafc:	b530      	push	{r4, r5, lr}
 800dafe:	6803      	ldr	r3, [r0, #0]
 800db00:	3301      	adds	r3, #1
 800db02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db06:	b914      	cbnz	r4, 800db0e <__match+0x12>
 800db08:	6003      	str	r3, [r0, #0]
 800db0a:	2001      	movs	r0, #1
 800db0c:	bd30      	pop	{r4, r5, pc}
 800db0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db12:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800db16:	2d19      	cmp	r5, #25
 800db18:	bf98      	it	ls
 800db1a:	3220      	addls	r2, #32
 800db1c:	42a2      	cmp	r2, r4
 800db1e:	d0f0      	beq.n	800db02 <__match+0x6>
 800db20:	2000      	movs	r0, #0
 800db22:	e7f3      	b.n	800db0c <__match+0x10>

0800db24 <__hexnan>:
 800db24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db28:	2500      	movs	r5, #0
 800db2a:	680b      	ldr	r3, [r1, #0]
 800db2c:	4682      	mov	sl, r0
 800db2e:	115e      	asrs	r6, r3, #5
 800db30:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800db34:	f013 031f 	ands.w	r3, r3, #31
 800db38:	bf18      	it	ne
 800db3a:	3604      	addne	r6, #4
 800db3c:	1f37      	subs	r7, r6, #4
 800db3e:	4690      	mov	r8, r2
 800db40:	46b9      	mov	r9, r7
 800db42:	463c      	mov	r4, r7
 800db44:	46ab      	mov	fp, r5
 800db46:	b087      	sub	sp, #28
 800db48:	6801      	ldr	r1, [r0, #0]
 800db4a:	9301      	str	r3, [sp, #4]
 800db4c:	f846 5c04 	str.w	r5, [r6, #-4]
 800db50:	9502      	str	r5, [sp, #8]
 800db52:	784a      	ldrb	r2, [r1, #1]
 800db54:	1c4b      	adds	r3, r1, #1
 800db56:	9303      	str	r3, [sp, #12]
 800db58:	b342      	cbz	r2, 800dbac <__hexnan+0x88>
 800db5a:	4610      	mov	r0, r2
 800db5c:	9105      	str	r1, [sp, #20]
 800db5e:	9204      	str	r2, [sp, #16]
 800db60:	f7ff fd95 	bl	800d68e <__hexdig_fun>
 800db64:	2800      	cmp	r0, #0
 800db66:	d151      	bne.n	800dc0c <__hexnan+0xe8>
 800db68:	9a04      	ldr	r2, [sp, #16]
 800db6a:	9905      	ldr	r1, [sp, #20]
 800db6c:	2a20      	cmp	r2, #32
 800db6e:	d818      	bhi.n	800dba2 <__hexnan+0x7e>
 800db70:	9b02      	ldr	r3, [sp, #8]
 800db72:	459b      	cmp	fp, r3
 800db74:	dd13      	ble.n	800db9e <__hexnan+0x7a>
 800db76:	454c      	cmp	r4, r9
 800db78:	d206      	bcs.n	800db88 <__hexnan+0x64>
 800db7a:	2d07      	cmp	r5, #7
 800db7c:	dc04      	bgt.n	800db88 <__hexnan+0x64>
 800db7e:	462a      	mov	r2, r5
 800db80:	4649      	mov	r1, r9
 800db82:	4620      	mov	r0, r4
 800db84:	f7ff ffa8 	bl	800dad8 <L_shift>
 800db88:	4544      	cmp	r4, r8
 800db8a:	d952      	bls.n	800dc32 <__hexnan+0x10e>
 800db8c:	2300      	movs	r3, #0
 800db8e:	f1a4 0904 	sub.w	r9, r4, #4
 800db92:	f844 3c04 	str.w	r3, [r4, #-4]
 800db96:	461d      	mov	r5, r3
 800db98:	464c      	mov	r4, r9
 800db9a:	f8cd b008 	str.w	fp, [sp, #8]
 800db9e:	9903      	ldr	r1, [sp, #12]
 800dba0:	e7d7      	b.n	800db52 <__hexnan+0x2e>
 800dba2:	2a29      	cmp	r2, #41	@ 0x29
 800dba4:	d157      	bne.n	800dc56 <__hexnan+0x132>
 800dba6:	3102      	adds	r1, #2
 800dba8:	f8ca 1000 	str.w	r1, [sl]
 800dbac:	f1bb 0f00 	cmp.w	fp, #0
 800dbb0:	d051      	beq.n	800dc56 <__hexnan+0x132>
 800dbb2:	454c      	cmp	r4, r9
 800dbb4:	d206      	bcs.n	800dbc4 <__hexnan+0xa0>
 800dbb6:	2d07      	cmp	r5, #7
 800dbb8:	dc04      	bgt.n	800dbc4 <__hexnan+0xa0>
 800dbba:	462a      	mov	r2, r5
 800dbbc:	4649      	mov	r1, r9
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	f7ff ff8a 	bl	800dad8 <L_shift>
 800dbc4:	4544      	cmp	r4, r8
 800dbc6:	d936      	bls.n	800dc36 <__hexnan+0x112>
 800dbc8:	4623      	mov	r3, r4
 800dbca:	f1a8 0204 	sub.w	r2, r8, #4
 800dbce:	f853 1b04 	ldr.w	r1, [r3], #4
 800dbd2:	429f      	cmp	r7, r3
 800dbd4:	f842 1f04 	str.w	r1, [r2, #4]!
 800dbd8:	d2f9      	bcs.n	800dbce <__hexnan+0xaa>
 800dbda:	1b3b      	subs	r3, r7, r4
 800dbdc:	f023 0303 	bic.w	r3, r3, #3
 800dbe0:	3304      	adds	r3, #4
 800dbe2:	3401      	adds	r4, #1
 800dbe4:	3e03      	subs	r6, #3
 800dbe6:	42b4      	cmp	r4, r6
 800dbe8:	bf88      	it	hi
 800dbea:	2304      	movhi	r3, #4
 800dbec:	2200      	movs	r2, #0
 800dbee:	4443      	add	r3, r8
 800dbf0:	f843 2b04 	str.w	r2, [r3], #4
 800dbf4:	429f      	cmp	r7, r3
 800dbf6:	d2fb      	bcs.n	800dbf0 <__hexnan+0xcc>
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	b91b      	cbnz	r3, 800dc04 <__hexnan+0xe0>
 800dbfc:	4547      	cmp	r7, r8
 800dbfe:	d128      	bne.n	800dc52 <__hexnan+0x12e>
 800dc00:	2301      	movs	r3, #1
 800dc02:	603b      	str	r3, [r7, #0]
 800dc04:	2005      	movs	r0, #5
 800dc06:	b007      	add	sp, #28
 800dc08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc0c:	3501      	adds	r5, #1
 800dc0e:	2d08      	cmp	r5, #8
 800dc10:	f10b 0b01 	add.w	fp, fp, #1
 800dc14:	dd06      	ble.n	800dc24 <__hexnan+0x100>
 800dc16:	4544      	cmp	r4, r8
 800dc18:	d9c1      	bls.n	800db9e <__hexnan+0x7a>
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	2501      	movs	r5, #1
 800dc1e:	f844 3c04 	str.w	r3, [r4, #-4]
 800dc22:	3c04      	subs	r4, #4
 800dc24:	6822      	ldr	r2, [r4, #0]
 800dc26:	f000 000f 	and.w	r0, r0, #15
 800dc2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dc2e:	6020      	str	r0, [r4, #0]
 800dc30:	e7b5      	b.n	800db9e <__hexnan+0x7a>
 800dc32:	2508      	movs	r5, #8
 800dc34:	e7b3      	b.n	800db9e <__hexnan+0x7a>
 800dc36:	9b01      	ldr	r3, [sp, #4]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d0dd      	beq.n	800dbf8 <__hexnan+0xd4>
 800dc3c:	f04f 32ff 	mov.w	r2, #4294967295
 800dc40:	f1c3 0320 	rsb	r3, r3, #32
 800dc44:	40da      	lsrs	r2, r3
 800dc46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dc4a:	4013      	ands	r3, r2
 800dc4c:	f846 3c04 	str.w	r3, [r6, #-4]
 800dc50:	e7d2      	b.n	800dbf8 <__hexnan+0xd4>
 800dc52:	3f04      	subs	r7, #4
 800dc54:	e7d0      	b.n	800dbf8 <__hexnan+0xd4>
 800dc56:	2004      	movs	r0, #4
 800dc58:	e7d5      	b.n	800dc06 <__hexnan+0xe2>
	...

0800dc5c <malloc>:
 800dc5c:	4b02      	ldr	r3, [pc, #8]	@ (800dc68 <malloc+0xc>)
 800dc5e:	4601      	mov	r1, r0
 800dc60:	6818      	ldr	r0, [r3, #0]
 800dc62:	f000 b825 	b.w	800dcb0 <_malloc_r>
 800dc66:	bf00      	nop
 800dc68:	200001dc 	.word	0x200001dc

0800dc6c <sbrk_aligned>:
 800dc6c:	b570      	push	{r4, r5, r6, lr}
 800dc6e:	4e0f      	ldr	r6, [pc, #60]	@ (800dcac <sbrk_aligned+0x40>)
 800dc70:	460c      	mov	r4, r1
 800dc72:	6831      	ldr	r1, [r6, #0]
 800dc74:	4605      	mov	r5, r0
 800dc76:	b911      	cbnz	r1, 800dc7e <sbrk_aligned+0x12>
 800dc78:	f000 ff90 	bl	800eb9c <_sbrk_r>
 800dc7c:	6030      	str	r0, [r6, #0]
 800dc7e:	4621      	mov	r1, r4
 800dc80:	4628      	mov	r0, r5
 800dc82:	f000 ff8b 	bl	800eb9c <_sbrk_r>
 800dc86:	1c43      	adds	r3, r0, #1
 800dc88:	d103      	bne.n	800dc92 <sbrk_aligned+0x26>
 800dc8a:	f04f 34ff 	mov.w	r4, #4294967295
 800dc8e:	4620      	mov	r0, r4
 800dc90:	bd70      	pop	{r4, r5, r6, pc}
 800dc92:	1cc4      	adds	r4, r0, #3
 800dc94:	f024 0403 	bic.w	r4, r4, #3
 800dc98:	42a0      	cmp	r0, r4
 800dc9a:	d0f8      	beq.n	800dc8e <sbrk_aligned+0x22>
 800dc9c:	1a21      	subs	r1, r4, r0
 800dc9e:	4628      	mov	r0, r5
 800dca0:	f000 ff7c 	bl	800eb9c <_sbrk_r>
 800dca4:	3001      	adds	r0, #1
 800dca6:	d1f2      	bne.n	800dc8e <sbrk_aligned+0x22>
 800dca8:	e7ef      	b.n	800dc8a <sbrk_aligned+0x1e>
 800dcaa:	bf00      	nop
 800dcac:	20001480 	.word	0x20001480

0800dcb0 <_malloc_r>:
 800dcb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcb4:	1ccd      	adds	r5, r1, #3
 800dcb6:	f025 0503 	bic.w	r5, r5, #3
 800dcba:	3508      	adds	r5, #8
 800dcbc:	2d0c      	cmp	r5, #12
 800dcbe:	bf38      	it	cc
 800dcc0:	250c      	movcc	r5, #12
 800dcc2:	2d00      	cmp	r5, #0
 800dcc4:	4606      	mov	r6, r0
 800dcc6:	db01      	blt.n	800dccc <_malloc_r+0x1c>
 800dcc8:	42a9      	cmp	r1, r5
 800dcca:	d904      	bls.n	800dcd6 <_malloc_r+0x26>
 800dccc:	230c      	movs	r3, #12
 800dcce:	6033      	str	r3, [r6, #0]
 800dcd0:	2000      	movs	r0, #0
 800dcd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ddac <_malloc_r+0xfc>
 800dcda:	f000 f87b 	bl	800ddd4 <__malloc_lock>
 800dcde:	f8d8 3000 	ldr.w	r3, [r8]
 800dce2:	461c      	mov	r4, r3
 800dce4:	bb44      	cbnz	r4, 800dd38 <_malloc_r+0x88>
 800dce6:	4629      	mov	r1, r5
 800dce8:	4630      	mov	r0, r6
 800dcea:	f7ff ffbf 	bl	800dc6c <sbrk_aligned>
 800dcee:	1c43      	adds	r3, r0, #1
 800dcf0:	4604      	mov	r4, r0
 800dcf2:	d158      	bne.n	800dda6 <_malloc_r+0xf6>
 800dcf4:	f8d8 4000 	ldr.w	r4, [r8]
 800dcf8:	4627      	mov	r7, r4
 800dcfa:	2f00      	cmp	r7, #0
 800dcfc:	d143      	bne.n	800dd86 <_malloc_r+0xd6>
 800dcfe:	2c00      	cmp	r4, #0
 800dd00:	d04b      	beq.n	800dd9a <_malloc_r+0xea>
 800dd02:	6823      	ldr	r3, [r4, #0]
 800dd04:	4639      	mov	r1, r7
 800dd06:	4630      	mov	r0, r6
 800dd08:	eb04 0903 	add.w	r9, r4, r3
 800dd0c:	f000 ff46 	bl	800eb9c <_sbrk_r>
 800dd10:	4581      	cmp	r9, r0
 800dd12:	d142      	bne.n	800dd9a <_malloc_r+0xea>
 800dd14:	6821      	ldr	r1, [r4, #0]
 800dd16:	4630      	mov	r0, r6
 800dd18:	1a6d      	subs	r5, r5, r1
 800dd1a:	4629      	mov	r1, r5
 800dd1c:	f7ff ffa6 	bl	800dc6c <sbrk_aligned>
 800dd20:	3001      	adds	r0, #1
 800dd22:	d03a      	beq.n	800dd9a <_malloc_r+0xea>
 800dd24:	6823      	ldr	r3, [r4, #0]
 800dd26:	442b      	add	r3, r5
 800dd28:	6023      	str	r3, [r4, #0]
 800dd2a:	f8d8 3000 	ldr.w	r3, [r8]
 800dd2e:	685a      	ldr	r2, [r3, #4]
 800dd30:	bb62      	cbnz	r2, 800dd8c <_malloc_r+0xdc>
 800dd32:	f8c8 7000 	str.w	r7, [r8]
 800dd36:	e00f      	b.n	800dd58 <_malloc_r+0xa8>
 800dd38:	6822      	ldr	r2, [r4, #0]
 800dd3a:	1b52      	subs	r2, r2, r5
 800dd3c:	d420      	bmi.n	800dd80 <_malloc_r+0xd0>
 800dd3e:	2a0b      	cmp	r2, #11
 800dd40:	d917      	bls.n	800dd72 <_malloc_r+0xc2>
 800dd42:	1961      	adds	r1, r4, r5
 800dd44:	42a3      	cmp	r3, r4
 800dd46:	6025      	str	r5, [r4, #0]
 800dd48:	bf18      	it	ne
 800dd4a:	6059      	strne	r1, [r3, #4]
 800dd4c:	6863      	ldr	r3, [r4, #4]
 800dd4e:	bf08      	it	eq
 800dd50:	f8c8 1000 	streq.w	r1, [r8]
 800dd54:	5162      	str	r2, [r4, r5]
 800dd56:	604b      	str	r3, [r1, #4]
 800dd58:	4630      	mov	r0, r6
 800dd5a:	f000 f841 	bl	800dde0 <__malloc_unlock>
 800dd5e:	f104 000b 	add.w	r0, r4, #11
 800dd62:	1d23      	adds	r3, r4, #4
 800dd64:	f020 0007 	bic.w	r0, r0, #7
 800dd68:	1ac2      	subs	r2, r0, r3
 800dd6a:	bf1c      	itt	ne
 800dd6c:	1a1b      	subne	r3, r3, r0
 800dd6e:	50a3      	strne	r3, [r4, r2]
 800dd70:	e7af      	b.n	800dcd2 <_malloc_r+0x22>
 800dd72:	6862      	ldr	r2, [r4, #4]
 800dd74:	42a3      	cmp	r3, r4
 800dd76:	bf0c      	ite	eq
 800dd78:	f8c8 2000 	streq.w	r2, [r8]
 800dd7c:	605a      	strne	r2, [r3, #4]
 800dd7e:	e7eb      	b.n	800dd58 <_malloc_r+0xa8>
 800dd80:	4623      	mov	r3, r4
 800dd82:	6864      	ldr	r4, [r4, #4]
 800dd84:	e7ae      	b.n	800dce4 <_malloc_r+0x34>
 800dd86:	463c      	mov	r4, r7
 800dd88:	687f      	ldr	r7, [r7, #4]
 800dd8a:	e7b6      	b.n	800dcfa <_malloc_r+0x4a>
 800dd8c:	461a      	mov	r2, r3
 800dd8e:	685b      	ldr	r3, [r3, #4]
 800dd90:	42a3      	cmp	r3, r4
 800dd92:	d1fb      	bne.n	800dd8c <_malloc_r+0xdc>
 800dd94:	2300      	movs	r3, #0
 800dd96:	6053      	str	r3, [r2, #4]
 800dd98:	e7de      	b.n	800dd58 <_malloc_r+0xa8>
 800dd9a:	230c      	movs	r3, #12
 800dd9c:	4630      	mov	r0, r6
 800dd9e:	6033      	str	r3, [r6, #0]
 800dda0:	f000 f81e 	bl	800dde0 <__malloc_unlock>
 800dda4:	e794      	b.n	800dcd0 <_malloc_r+0x20>
 800dda6:	6005      	str	r5, [r0, #0]
 800dda8:	e7d6      	b.n	800dd58 <_malloc_r+0xa8>
 800ddaa:	bf00      	nop
 800ddac:	20001484 	.word	0x20001484

0800ddb0 <__ascii_mbtowc>:
 800ddb0:	b082      	sub	sp, #8
 800ddb2:	b901      	cbnz	r1, 800ddb6 <__ascii_mbtowc+0x6>
 800ddb4:	a901      	add	r1, sp, #4
 800ddb6:	b142      	cbz	r2, 800ddca <__ascii_mbtowc+0x1a>
 800ddb8:	b14b      	cbz	r3, 800ddce <__ascii_mbtowc+0x1e>
 800ddba:	7813      	ldrb	r3, [r2, #0]
 800ddbc:	600b      	str	r3, [r1, #0]
 800ddbe:	7812      	ldrb	r2, [r2, #0]
 800ddc0:	1e10      	subs	r0, r2, #0
 800ddc2:	bf18      	it	ne
 800ddc4:	2001      	movne	r0, #1
 800ddc6:	b002      	add	sp, #8
 800ddc8:	4770      	bx	lr
 800ddca:	4610      	mov	r0, r2
 800ddcc:	e7fb      	b.n	800ddc6 <__ascii_mbtowc+0x16>
 800ddce:	f06f 0001 	mvn.w	r0, #1
 800ddd2:	e7f8      	b.n	800ddc6 <__ascii_mbtowc+0x16>

0800ddd4 <__malloc_lock>:
 800ddd4:	4801      	ldr	r0, [pc, #4]	@ (800dddc <__malloc_lock+0x8>)
 800ddd6:	f7fe bd18 	b.w	800c80a <__retarget_lock_acquire_recursive>
 800ddda:	bf00      	nop
 800dddc:	2000147c 	.word	0x2000147c

0800dde0 <__malloc_unlock>:
 800dde0:	4801      	ldr	r0, [pc, #4]	@ (800dde8 <__malloc_unlock+0x8>)
 800dde2:	f7fe bd13 	b.w	800c80c <__retarget_lock_release_recursive>
 800dde6:	bf00      	nop
 800dde8:	2000147c 	.word	0x2000147c

0800ddec <_Balloc>:
 800ddec:	b570      	push	{r4, r5, r6, lr}
 800ddee:	69c6      	ldr	r6, [r0, #28]
 800ddf0:	4604      	mov	r4, r0
 800ddf2:	460d      	mov	r5, r1
 800ddf4:	b976      	cbnz	r6, 800de14 <_Balloc+0x28>
 800ddf6:	2010      	movs	r0, #16
 800ddf8:	f7ff ff30 	bl	800dc5c <malloc>
 800ddfc:	4602      	mov	r2, r0
 800ddfe:	61e0      	str	r0, [r4, #28]
 800de00:	b920      	cbnz	r0, 800de0c <_Balloc+0x20>
 800de02:	216b      	movs	r1, #107	@ 0x6b
 800de04:	4b17      	ldr	r3, [pc, #92]	@ (800de64 <_Balloc+0x78>)
 800de06:	4818      	ldr	r0, [pc, #96]	@ (800de68 <_Balloc+0x7c>)
 800de08:	f7fe fd2c 	bl	800c864 <__assert_func>
 800de0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de10:	6006      	str	r6, [r0, #0]
 800de12:	60c6      	str	r6, [r0, #12]
 800de14:	69e6      	ldr	r6, [r4, #28]
 800de16:	68f3      	ldr	r3, [r6, #12]
 800de18:	b183      	cbz	r3, 800de3c <_Balloc+0x50>
 800de1a:	69e3      	ldr	r3, [r4, #28]
 800de1c:	68db      	ldr	r3, [r3, #12]
 800de1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800de22:	b9b8      	cbnz	r0, 800de54 <_Balloc+0x68>
 800de24:	2101      	movs	r1, #1
 800de26:	fa01 f605 	lsl.w	r6, r1, r5
 800de2a:	1d72      	adds	r2, r6, #5
 800de2c:	4620      	mov	r0, r4
 800de2e:	0092      	lsls	r2, r2, #2
 800de30:	f000 fecb 	bl	800ebca <_calloc_r>
 800de34:	b160      	cbz	r0, 800de50 <_Balloc+0x64>
 800de36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800de3a:	e00e      	b.n	800de5a <_Balloc+0x6e>
 800de3c:	2221      	movs	r2, #33	@ 0x21
 800de3e:	2104      	movs	r1, #4
 800de40:	4620      	mov	r0, r4
 800de42:	f000 fec2 	bl	800ebca <_calloc_r>
 800de46:	69e3      	ldr	r3, [r4, #28]
 800de48:	60f0      	str	r0, [r6, #12]
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d1e4      	bne.n	800de1a <_Balloc+0x2e>
 800de50:	2000      	movs	r0, #0
 800de52:	bd70      	pop	{r4, r5, r6, pc}
 800de54:	6802      	ldr	r2, [r0, #0]
 800de56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800de5a:	2300      	movs	r3, #0
 800de5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800de60:	e7f7      	b.n	800de52 <_Balloc+0x66>
 800de62:	bf00      	nop
 800de64:	0800f8ca 	.word	0x0800f8ca
 800de68:	0800fa89 	.word	0x0800fa89

0800de6c <_Bfree>:
 800de6c:	b570      	push	{r4, r5, r6, lr}
 800de6e:	69c6      	ldr	r6, [r0, #28]
 800de70:	4605      	mov	r5, r0
 800de72:	460c      	mov	r4, r1
 800de74:	b976      	cbnz	r6, 800de94 <_Bfree+0x28>
 800de76:	2010      	movs	r0, #16
 800de78:	f7ff fef0 	bl	800dc5c <malloc>
 800de7c:	4602      	mov	r2, r0
 800de7e:	61e8      	str	r0, [r5, #28]
 800de80:	b920      	cbnz	r0, 800de8c <_Bfree+0x20>
 800de82:	218f      	movs	r1, #143	@ 0x8f
 800de84:	4b08      	ldr	r3, [pc, #32]	@ (800dea8 <_Bfree+0x3c>)
 800de86:	4809      	ldr	r0, [pc, #36]	@ (800deac <_Bfree+0x40>)
 800de88:	f7fe fcec 	bl	800c864 <__assert_func>
 800de8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de90:	6006      	str	r6, [r0, #0]
 800de92:	60c6      	str	r6, [r0, #12]
 800de94:	b13c      	cbz	r4, 800dea6 <_Bfree+0x3a>
 800de96:	69eb      	ldr	r3, [r5, #28]
 800de98:	6862      	ldr	r2, [r4, #4]
 800de9a:	68db      	ldr	r3, [r3, #12]
 800de9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dea0:	6021      	str	r1, [r4, #0]
 800dea2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dea6:	bd70      	pop	{r4, r5, r6, pc}
 800dea8:	0800f8ca 	.word	0x0800f8ca
 800deac:	0800fa89 	.word	0x0800fa89

0800deb0 <__multadd>:
 800deb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deb4:	4607      	mov	r7, r0
 800deb6:	460c      	mov	r4, r1
 800deb8:	461e      	mov	r6, r3
 800deba:	2000      	movs	r0, #0
 800debc:	690d      	ldr	r5, [r1, #16]
 800debe:	f101 0c14 	add.w	ip, r1, #20
 800dec2:	f8dc 3000 	ldr.w	r3, [ip]
 800dec6:	3001      	adds	r0, #1
 800dec8:	b299      	uxth	r1, r3
 800deca:	fb02 6101 	mla	r1, r2, r1, r6
 800dece:	0c1e      	lsrs	r6, r3, #16
 800ded0:	0c0b      	lsrs	r3, r1, #16
 800ded2:	fb02 3306 	mla	r3, r2, r6, r3
 800ded6:	b289      	uxth	r1, r1
 800ded8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dedc:	4285      	cmp	r5, r0
 800dede:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dee2:	f84c 1b04 	str.w	r1, [ip], #4
 800dee6:	dcec      	bgt.n	800dec2 <__multadd+0x12>
 800dee8:	b30e      	cbz	r6, 800df2e <__multadd+0x7e>
 800deea:	68a3      	ldr	r3, [r4, #8]
 800deec:	42ab      	cmp	r3, r5
 800deee:	dc19      	bgt.n	800df24 <__multadd+0x74>
 800def0:	6861      	ldr	r1, [r4, #4]
 800def2:	4638      	mov	r0, r7
 800def4:	3101      	adds	r1, #1
 800def6:	f7ff ff79 	bl	800ddec <_Balloc>
 800defa:	4680      	mov	r8, r0
 800defc:	b928      	cbnz	r0, 800df0a <__multadd+0x5a>
 800defe:	4602      	mov	r2, r0
 800df00:	21ba      	movs	r1, #186	@ 0xba
 800df02:	4b0c      	ldr	r3, [pc, #48]	@ (800df34 <__multadd+0x84>)
 800df04:	480c      	ldr	r0, [pc, #48]	@ (800df38 <__multadd+0x88>)
 800df06:	f7fe fcad 	bl	800c864 <__assert_func>
 800df0a:	6922      	ldr	r2, [r4, #16]
 800df0c:	f104 010c 	add.w	r1, r4, #12
 800df10:	3202      	adds	r2, #2
 800df12:	0092      	lsls	r2, r2, #2
 800df14:	300c      	adds	r0, #12
 800df16:	f7fe fc90 	bl	800c83a <memcpy>
 800df1a:	4621      	mov	r1, r4
 800df1c:	4638      	mov	r0, r7
 800df1e:	f7ff ffa5 	bl	800de6c <_Bfree>
 800df22:	4644      	mov	r4, r8
 800df24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800df28:	3501      	adds	r5, #1
 800df2a:	615e      	str	r6, [r3, #20]
 800df2c:	6125      	str	r5, [r4, #16]
 800df2e:	4620      	mov	r0, r4
 800df30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df34:	0800fa18 	.word	0x0800fa18
 800df38:	0800fa89 	.word	0x0800fa89

0800df3c <__s2b>:
 800df3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df40:	4615      	mov	r5, r2
 800df42:	2209      	movs	r2, #9
 800df44:	461f      	mov	r7, r3
 800df46:	3308      	adds	r3, #8
 800df48:	460c      	mov	r4, r1
 800df4a:	fb93 f3f2 	sdiv	r3, r3, r2
 800df4e:	4606      	mov	r6, r0
 800df50:	2201      	movs	r2, #1
 800df52:	2100      	movs	r1, #0
 800df54:	429a      	cmp	r2, r3
 800df56:	db09      	blt.n	800df6c <__s2b+0x30>
 800df58:	4630      	mov	r0, r6
 800df5a:	f7ff ff47 	bl	800ddec <_Balloc>
 800df5e:	b940      	cbnz	r0, 800df72 <__s2b+0x36>
 800df60:	4602      	mov	r2, r0
 800df62:	21d3      	movs	r1, #211	@ 0xd3
 800df64:	4b18      	ldr	r3, [pc, #96]	@ (800dfc8 <__s2b+0x8c>)
 800df66:	4819      	ldr	r0, [pc, #100]	@ (800dfcc <__s2b+0x90>)
 800df68:	f7fe fc7c 	bl	800c864 <__assert_func>
 800df6c:	0052      	lsls	r2, r2, #1
 800df6e:	3101      	adds	r1, #1
 800df70:	e7f0      	b.n	800df54 <__s2b+0x18>
 800df72:	9b08      	ldr	r3, [sp, #32]
 800df74:	2d09      	cmp	r5, #9
 800df76:	6143      	str	r3, [r0, #20]
 800df78:	f04f 0301 	mov.w	r3, #1
 800df7c:	6103      	str	r3, [r0, #16]
 800df7e:	dd16      	ble.n	800dfae <__s2b+0x72>
 800df80:	f104 0909 	add.w	r9, r4, #9
 800df84:	46c8      	mov	r8, r9
 800df86:	442c      	add	r4, r5
 800df88:	f818 3b01 	ldrb.w	r3, [r8], #1
 800df8c:	4601      	mov	r1, r0
 800df8e:	220a      	movs	r2, #10
 800df90:	4630      	mov	r0, r6
 800df92:	3b30      	subs	r3, #48	@ 0x30
 800df94:	f7ff ff8c 	bl	800deb0 <__multadd>
 800df98:	45a0      	cmp	r8, r4
 800df9a:	d1f5      	bne.n	800df88 <__s2b+0x4c>
 800df9c:	f1a5 0408 	sub.w	r4, r5, #8
 800dfa0:	444c      	add	r4, r9
 800dfa2:	1b2d      	subs	r5, r5, r4
 800dfa4:	1963      	adds	r3, r4, r5
 800dfa6:	42bb      	cmp	r3, r7
 800dfa8:	db04      	blt.n	800dfb4 <__s2b+0x78>
 800dfaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfae:	2509      	movs	r5, #9
 800dfb0:	340a      	adds	r4, #10
 800dfb2:	e7f6      	b.n	800dfa2 <__s2b+0x66>
 800dfb4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dfb8:	4601      	mov	r1, r0
 800dfba:	220a      	movs	r2, #10
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	3b30      	subs	r3, #48	@ 0x30
 800dfc0:	f7ff ff76 	bl	800deb0 <__multadd>
 800dfc4:	e7ee      	b.n	800dfa4 <__s2b+0x68>
 800dfc6:	bf00      	nop
 800dfc8:	0800fa18 	.word	0x0800fa18
 800dfcc:	0800fa89 	.word	0x0800fa89

0800dfd0 <__hi0bits>:
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dfd6:	bf3a      	itte	cc
 800dfd8:	0403      	lslcc	r3, r0, #16
 800dfda:	2010      	movcc	r0, #16
 800dfdc:	2000      	movcs	r0, #0
 800dfde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dfe2:	bf3c      	itt	cc
 800dfe4:	021b      	lslcc	r3, r3, #8
 800dfe6:	3008      	addcc	r0, #8
 800dfe8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dfec:	bf3c      	itt	cc
 800dfee:	011b      	lslcc	r3, r3, #4
 800dff0:	3004      	addcc	r0, #4
 800dff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dff6:	bf3c      	itt	cc
 800dff8:	009b      	lslcc	r3, r3, #2
 800dffa:	3002      	addcc	r0, #2
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	db05      	blt.n	800e00c <__hi0bits+0x3c>
 800e000:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e004:	f100 0001 	add.w	r0, r0, #1
 800e008:	bf08      	it	eq
 800e00a:	2020      	moveq	r0, #32
 800e00c:	4770      	bx	lr

0800e00e <__lo0bits>:
 800e00e:	6803      	ldr	r3, [r0, #0]
 800e010:	4602      	mov	r2, r0
 800e012:	f013 0007 	ands.w	r0, r3, #7
 800e016:	d00b      	beq.n	800e030 <__lo0bits+0x22>
 800e018:	07d9      	lsls	r1, r3, #31
 800e01a:	d421      	bmi.n	800e060 <__lo0bits+0x52>
 800e01c:	0798      	lsls	r0, r3, #30
 800e01e:	bf49      	itett	mi
 800e020:	085b      	lsrmi	r3, r3, #1
 800e022:	089b      	lsrpl	r3, r3, #2
 800e024:	2001      	movmi	r0, #1
 800e026:	6013      	strmi	r3, [r2, #0]
 800e028:	bf5c      	itt	pl
 800e02a:	2002      	movpl	r0, #2
 800e02c:	6013      	strpl	r3, [r2, #0]
 800e02e:	4770      	bx	lr
 800e030:	b299      	uxth	r1, r3
 800e032:	b909      	cbnz	r1, 800e038 <__lo0bits+0x2a>
 800e034:	2010      	movs	r0, #16
 800e036:	0c1b      	lsrs	r3, r3, #16
 800e038:	b2d9      	uxtb	r1, r3
 800e03a:	b909      	cbnz	r1, 800e040 <__lo0bits+0x32>
 800e03c:	3008      	adds	r0, #8
 800e03e:	0a1b      	lsrs	r3, r3, #8
 800e040:	0719      	lsls	r1, r3, #28
 800e042:	bf04      	itt	eq
 800e044:	091b      	lsreq	r3, r3, #4
 800e046:	3004      	addeq	r0, #4
 800e048:	0799      	lsls	r1, r3, #30
 800e04a:	bf04      	itt	eq
 800e04c:	089b      	lsreq	r3, r3, #2
 800e04e:	3002      	addeq	r0, #2
 800e050:	07d9      	lsls	r1, r3, #31
 800e052:	d403      	bmi.n	800e05c <__lo0bits+0x4e>
 800e054:	085b      	lsrs	r3, r3, #1
 800e056:	f100 0001 	add.w	r0, r0, #1
 800e05a:	d003      	beq.n	800e064 <__lo0bits+0x56>
 800e05c:	6013      	str	r3, [r2, #0]
 800e05e:	4770      	bx	lr
 800e060:	2000      	movs	r0, #0
 800e062:	4770      	bx	lr
 800e064:	2020      	movs	r0, #32
 800e066:	4770      	bx	lr

0800e068 <__i2b>:
 800e068:	b510      	push	{r4, lr}
 800e06a:	460c      	mov	r4, r1
 800e06c:	2101      	movs	r1, #1
 800e06e:	f7ff febd 	bl	800ddec <_Balloc>
 800e072:	4602      	mov	r2, r0
 800e074:	b928      	cbnz	r0, 800e082 <__i2b+0x1a>
 800e076:	f240 1145 	movw	r1, #325	@ 0x145
 800e07a:	4b04      	ldr	r3, [pc, #16]	@ (800e08c <__i2b+0x24>)
 800e07c:	4804      	ldr	r0, [pc, #16]	@ (800e090 <__i2b+0x28>)
 800e07e:	f7fe fbf1 	bl	800c864 <__assert_func>
 800e082:	2301      	movs	r3, #1
 800e084:	6144      	str	r4, [r0, #20]
 800e086:	6103      	str	r3, [r0, #16]
 800e088:	bd10      	pop	{r4, pc}
 800e08a:	bf00      	nop
 800e08c:	0800fa18 	.word	0x0800fa18
 800e090:	0800fa89 	.word	0x0800fa89

0800e094 <__multiply>:
 800e094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e098:	4617      	mov	r7, r2
 800e09a:	690a      	ldr	r2, [r1, #16]
 800e09c:	693b      	ldr	r3, [r7, #16]
 800e09e:	4689      	mov	r9, r1
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	bfa2      	ittt	ge
 800e0a4:	463b      	movge	r3, r7
 800e0a6:	460f      	movge	r7, r1
 800e0a8:	4699      	movge	r9, r3
 800e0aa:	693d      	ldr	r5, [r7, #16]
 800e0ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	6879      	ldr	r1, [r7, #4]
 800e0b4:	eb05 060a 	add.w	r6, r5, sl
 800e0b8:	42b3      	cmp	r3, r6
 800e0ba:	b085      	sub	sp, #20
 800e0bc:	bfb8      	it	lt
 800e0be:	3101      	addlt	r1, #1
 800e0c0:	f7ff fe94 	bl	800ddec <_Balloc>
 800e0c4:	b930      	cbnz	r0, 800e0d4 <__multiply+0x40>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e0cc:	4b40      	ldr	r3, [pc, #256]	@ (800e1d0 <__multiply+0x13c>)
 800e0ce:	4841      	ldr	r0, [pc, #260]	@ (800e1d4 <__multiply+0x140>)
 800e0d0:	f7fe fbc8 	bl	800c864 <__assert_func>
 800e0d4:	f100 0414 	add.w	r4, r0, #20
 800e0d8:	4623      	mov	r3, r4
 800e0da:	2200      	movs	r2, #0
 800e0dc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e0e0:	4573      	cmp	r3, lr
 800e0e2:	d320      	bcc.n	800e126 <__multiply+0x92>
 800e0e4:	f107 0814 	add.w	r8, r7, #20
 800e0e8:	f109 0114 	add.w	r1, r9, #20
 800e0ec:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e0f0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e0f4:	9302      	str	r3, [sp, #8]
 800e0f6:	1beb      	subs	r3, r5, r7
 800e0f8:	3b15      	subs	r3, #21
 800e0fa:	f023 0303 	bic.w	r3, r3, #3
 800e0fe:	3304      	adds	r3, #4
 800e100:	3715      	adds	r7, #21
 800e102:	42bd      	cmp	r5, r7
 800e104:	bf38      	it	cc
 800e106:	2304      	movcc	r3, #4
 800e108:	9301      	str	r3, [sp, #4]
 800e10a:	9b02      	ldr	r3, [sp, #8]
 800e10c:	9103      	str	r1, [sp, #12]
 800e10e:	428b      	cmp	r3, r1
 800e110:	d80c      	bhi.n	800e12c <__multiply+0x98>
 800e112:	2e00      	cmp	r6, #0
 800e114:	dd03      	ble.n	800e11e <__multiply+0x8a>
 800e116:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d055      	beq.n	800e1ca <__multiply+0x136>
 800e11e:	6106      	str	r6, [r0, #16]
 800e120:	b005      	add	sp, #20
 800e122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e126:	f843 2b04 	str.w	r2, [r3], #4
 800e12a:	e7d9      	b.n	800e0e0 <__multiply+0x4c>
 800e12c:	f8b1 a000 	ldrh.w	sl, [r1]
 800e130:	f1ba 0f00 	cmp.w	sl, #0
 800e134:	d01f      	beq.n	800e176 <__multiply+0xe2>
 800e136:	46c4      	mov	ip, r8
 800e138:	46a1      	mov	r9, r4
 800e13a:	2700      	movs	r7, #0
 800e13c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e140:	f8d9 3000 	ldr.w	r3, [r9]
 800e144:	fa1f fb82 	uxth.w	fp, r2
 800e148:	b29b      	uxth	r3, r3
 800e14a:	fb0a 330b 	mla	r3, sl, fp, r3
 800e14e:	443b      	add	r3, r7
 800e150:	f8d9 7000 	ldr.w	r7, [r9]
 800e154:	0c12      	lsrs	r2, r2, #16
 800e156:	0c3f      	lsrs	r7, r7, #16
 800e158:	fb0a 7202 	mla	r2, sl, r2, r7
 800e15c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e160:	b29b      	uxth	r3, r3
 800e162:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e166:	4565      	cmp	r5, ip
 800e168:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e16c:	f849 3b04 	str.w	r3, [r9], #4
 800e170:	d8e4      	bhi.n	800e13c <__multiply+0xa8>
 800e172:	9b01      	ldr	r3, [sp, #4]
 800e174:	50e7      	str	r7, [r4, r3]
 800e176:	9b03      	ldr	r3, [sp, #12]
 800e178:	3104      	adds	r1, #4
 800e17a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e17e:	f1b9 0f00 	cmp.w	r9, #0
 800e182:	d020      	beq.n	800e1c6 <__multiply+0x132>
 800e184:	4647      	mov	r7, r8
 800e186:	46a4      	mov	ip, r4
 800e188:	f04f 0a00 	mov.w	sl, #0
 800e18c:	6823      	ldr	r3, [r4, #0]
 800e18e:	f8b7 b000 	ldrh.w	fp, [r7]
 800e192:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e196:	b29b      	uxth	r3, r3
 800e198:	fb09 220b 	mla	r2, r9, fp, r2
 800e19c:	4452      	add	r2, sl
 800e19e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e1a2:	f84c 3b04 	str.w	r3, [ip], #4
 800e1a6:	f857 3b04 	ldr.w	r3, [r7], #4
 800e1aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1ae:	f8bc 3000 	ldrh.w	r3, [ip]
 800e1b2:	42bd      	cmp	r5, r7
 800e1b4:	fb09 330a 	mla	r3, r9, sl, r3
 800e1b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e1bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1c0:	d8e5      	bhi.n	800e18e <__multiply+0xfa>
 800e1c2:	9a01      	ldr	r2, [sp, #4]
 800e1c4:	50a3      	str	r3, [r4, r2]
 800e1c6:	3404      	adds	r4, #4
 800e1c8:	e79f      	b.n	800e10a <__multiply+0x76>
 800e1ca:	3e01      	subs	r6, #1
 800e1cc:	e7a1      	b.n	800e112 <__multiply+0x7e>
 800e1ce:	bf00      	nop
 800e1d0:	0800fa18 	.word	0x0800fa18
 800e1d4:	0800fa89 	.word	0x0800fa89

0800e1d8 <__pow5mult>:
 800e1d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1dc:	4615      	mov	r5, r2
 800e1de:	f012 0203 	ands.w	r2, r2, #3
 800e1e2:	4607      	mov	r7, r0
 800e1e4:	460e      	mov	r6, r1
 800e1e6:	d007      	beq.n	800e1f8 <__pow5mult+0x20>
 800e1e8:	4c25      	ldr	r4, [pc, #148]	@ (800e280 <__pow5mult+0xa8>)
 800e1ea:	3a01      	subs	r2, #1
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e1f2:	f7ff fe5d 	bl	800deb0 <__multadd>
 800e1f6:	4606      	mov	r6, r0
 800e1f8:	10ad      	asrs	r5, r5, #2
 800e1fa:	d03d      	beq.n	800e278 <__pow5mult+0xa0>
 800e1fc:	69fc      	ldr	r4, [r7, #28]
 800e1fe:	b97c      	cbnz	r4, 800e220 <__pow5mult+0x48>
 800e200:	2010      	movs	r0, #16
 800e202:	f7ff fd2b 	bl	800dc5c <malloc>
 800e206:	4602      	mov	r2, r0
 800e208:	61f8      	str	r0, [r7, #28]
 800e20a:	b928      	cbnz	r0, 800e218 <__pow5mult+0x40>
 800e20c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e210:	4b1c      	ldr	r3, [pc, #112]	@ (800e284 <__pow5mult+0xac>)
 800e212:	481d      	ldr	r0, [pc, #116]	@ (800e288 <__pow5mult+0xb0>)
 800e214:	f7fe fb26 	bl	800c864 <__assert_func>
 800e218:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e21c:	6004      	str	r4, [r0, #0]
 800e21e:	60c4      	str	r4, [r0, #12]
 800e220:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e224:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e228:	b94c      	cbnz	r4, 800e23e <__pow5mult+0x66>
 800e22a:	f240 2171 	movw	r1, #625	@ 0x271
 800e22e:	4638      	mov	r0, r7
 800e230:	f7ff ff1a 	bl	800e068 <__i2b>
 800e234:	2300      	movs	r3, #0
 800e236:	4604      	mov	r4, r0
 800e238:	f8c8 0008 	str.w	r0, [r8, #8]
 800e23c:	6003      	str	r3, [r0, #0]
 800e23e:	f04f 0900 	mov.w	r9, #0
 800e242:	07eb      	lsls	r3, r5, #31
 800e244:	d50a      	bpl.n	800e25c <__pow5mult+0x84>
 800e246:	4631      	mov	r1, r6
 800e248:	4622      	mov	r2, r4
 800e24a:	4638      	mov	r0, r7
 800e24c:	f7ff ff22 	bl	800e094 <__multiply>
 800e250:	4680      	mov	r8, r0
 800e252:	4631      	mov	r1, r6
 800e254:	4638      	mov	r0, r7
 800e256:	f7ff fe09 	bl	800de6c <_Bfree>
 800e25a:	4646      	mov	r6, r8
 800e25c:	106d      	asrs	r5, r5, #1
 800e25e:	d00b      	beq.n	800e278 <__pow5mult+0xa0>
 800e260:	6820      	ldr	r0, [r4, #0]
 800e262:	b938      	cbnz	r0, 800e274 <__pow5mult+0x9c>
 800e264:	4622      	mov	r2, r4
 800e266:	4621      	mov	r1, r4
 800e268:	4638      	mov	r0, r7
 800e26a:	f7ff ff13 	bl	800e094 <__multiply>
 800e26e:	6020      	str	r0, [r4, #0]
 800e270:	f8c0 9000 	str.w	r9, [r0]
 800e274:	4604      	mov	r4, r0
 800e276:	e7e4      	b.n	800e242 <__pow5mult+0x6a>
 800e278:	4630      	mov	r0, r6
 800e27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e27e:	bf00      	nop
 800e280:	0800fb48 	.word	0x0800fb48
 800e284:	0800f8ca 	.word	0x0800f8ca
 800e288:	0800fa89 	.word	0x0800fa89

0800e28c <__lshift>:
 800e28c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e290:	460c      	mov	r4, r1
 800e292:	4607      	mov	r7, r0
 800e294:	4691      	mov	r9, r2
 800e296:	6923      	ldr	r3, [r4, #16]
 800e298:	6849      	ldr	r1, [r1, #4]
 800e29a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e29e:	68a3      	ldr	r3, [r4, #8]
 800e2a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e2a4:	f108 0601 	add.w	r6, r8, #1
 800e2a8:	42b3      	cmp	r3, r6
 800e2aa:	db0b      	blt.n	800e2c4 <__lshift+0x38>
 800e2ac:	4638      	mov	r0, r7
 800e2ae:	f7ff fd9d 	bl	800ddec <_Balloc>
 800e2b2:	4605      	mov	r5, r0
 800e2b4:	b948      	cbnz	r0, 800e2ca <__lshift+0x3e>
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e2bc:	4b27      	ldr	r3, [pc, #156]	@ (800e35c <__lshift+0xd0>)
 800e2be:	4828      	ldr	r0, [pc, #160]	@ (800e360 <__lshift+0xd4>)
 800e2c0:	f7fe fad0 	bl	800c864 <__assert_func>
 800e2c4:	3101      	adds	r1, #1
 800e2c6:	005b      	lsls	r3, r3, #1
 800e2c8:	e7ee      	b.n	800e2a8 <__lshift+0x1c>
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	f100 0114 	add.w	r1, r0, #20
 800e2d0:	f100 0210 	add.w	r2, r0, #16
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	4553      	cmp	r3, sl
 800e2d8:	db33      	blt.n	800e342 <__lshift+0xb6>
 800e2da:	6920      	ldr	r0, [r4, #16]
 800e2dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e2e0:	f104 0314 	add.w	r3, r4, #20
 800e2e4:	f019 091f 	ands.w	r9, r9, #31
 800e2e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e2ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e2f0:	d02b      	beq.n	800e34a <__lshift+0xbe>
 800e2f2:	468a      	mov	sl, r1
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	f1c9 0e20 	rsb	lr, r9, #32
 800e2fa:	6818      	ldr	r0, [r3, #0]
 800e2fc:	fa00 f009 	lsl.w	r0, r0, r9
 800e300:	4310      	orrs	r0, r2
 800e302:	f84a 0b04 	str.w	r0, [sl], #4
 800e306:	f853 2b04 	ldr.w	r2, [r3], #4
 800e30a:	459c      	cmp	ip, r3
 800e30c:	fa22 f20e 	lsr.w	r2, r2, lr
 800e310:	d8f3      	bhi.n	800e2fa <__lshift+0x6e>
 800e312:	ebac 0304 	sub.w	r3, ip, r4
 800e316:	3b15      	subs	r3, #21
 800e318:	f023 0303 	bic.w	r3, r3, #3
 800e31c:	3304      	adds	r3, #4
 800e31e:	f104 0015 	add.w	r0, r4, #21
 800e322:	4560      	cmp	r0, ip
 800e324:	bf88      	it	hi
 800e326:	2304      	movhi	r3, #4
 800e328:	50ca      	str	r2, [r1, r3]
 800e32a:	b10a      	cbz	r2, 800e330 <__lshift+0xa4>
 800e32c:	f108 0602 	add.w	r6, r8, #2
 800e330:	3e01      	subs	r6, #1
 800e332:	4638      	mov	r0, r7
 800e334:	4621      	mov	r1, r4
 800e336:	612e      	str	r6, [r5, #16]
 800e338:	f7ff fd98 	bl	800de6c <_Bfree>
 800e33c:	4628      	mov	r0, r5
 800e33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e342:	f842 0f04 	str.w	r0, [r2, #4]!
 800e346:	3301      	adds	r3, #1
 800e348:	e7c5      	b.n	800e2d6 <__lshift+0x4a>
 800e34a:	3904      	subs	r1, #4
 800e34c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e350:	459c      	cmp	ip, r3
 800e352:	f841 2f04 	str.w	r2, [r1, #4]!
 800e356:	d8f9      	bhi.n	800e34c <__lshift+0xc0>
 800e358:	e7ea      	b.n	800e330 <__lshift+0xa4>
 800e35a:	bf00      	nop
 800e35c:	0800fa18 	.word	0x0800fa18
 800e360:	0800fa89 	.word	0x0800fa89

0800e364 <__mcmp>:
 800e364:	4603      	mov	r3, r0
 800e366:	690a      	ldr	r2, [r1, #16]
 800e368:	6900      	ldr	r0, [r0, #16]
 800e36a:	b530      	push	{r4, r5, lr}
 800e36c:	1a80      	subs	r0, r0, r2
 800e36e:	d10e      	bne.n	800e38e <__mcmp+0x2a>
 800e370:	3314      	adds	r3, #20
 800e372:	3114      	adds	r1, #20
 800e374:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e378:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e37c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e380:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e384:	4295      	cmp	r5, r2
 800e386:	d003      	beq.n	800e390 <__mcmp+0x2c>
 800e388:	d205      	bcs.n	800e396 <__mcmp+0x32>
 800e38a:	f04f 30ff 	mov.w	r0, #4294967295
 800e38e:	bd30      	pop	{r4, r5, pc}
 800e390:	42a3      	cmp	r3, r4
 800e392:	d3f3      	bcc.n	800e37c <__mcmp+0x18>
 800e394:	e7fb      	b.n	800e38e <__mcmp+0x2a>
 800e396:	2001      	movs	r0, #1
 800e398:	e7f9      	b.n	800e38e <__mcmp+0x2a>
	...

0800e39c <__mdiff>:
 800e39c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3a0:	4689      	mov	r9, r1
 800e3a2:	4606      	mov	r6, r0
 800e3a4:	4611      	mov	r1, r2
 800e3a6:	4648      	mov	r0, r9
 800e3a8:	4614      	mov	r4, r2
 800e3aa:	f7ff ffdb 	bl	800e364 <__mcmp>
 800e3ae:	1e05      	subs	r5, r0, #0
 800e3b0:	d112      	bne.n	800e3d8 <__mdiff+0x3c>
 800e3b2:	4629      	mov	r1, r5
 800e3b4:	4630      	mov	r0, r6
 800e3b6:	f7ff fd19 	bl	800ddec <_Balloc>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	b928      	cbnz	r0, 800e3ca <__mdiff+0x2e>
 800e3be:	f240 2137 	movw	r1, #567	@ 0x237
 800e3c2:	4b3e      	ldr	r3, [pc, #248]	@ (800e4bc <__mdiff+0x120>)
 800e3c4:	483e      	ldr	r0, [pc, #248]	@ (800e4c0 <__mdiff+0x124>)
 800e3c6:	f7fe fa4d 	bl	800c864 <__assert_func>
 800e3ca:	2301      	movs	r3, #1
 800e3cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e3d0:	4610      	mov	r0, r2
 800e3d2:	b003      	add	sp, #12
 800e3d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3d8:	bfbc      	itt	lt
 800e3da:	464b      	movlt	r3, r9
 800e3dc:	46a1      	movlt	r9, r4
 800e3de:	4630      	mov	r0, r6
 800e3e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e3e4:	bfba      	itte	lt
 800e3e6:	461c      	movlt	r4, r3
 800e3e8:	2501      	movlt	r5, #1
 800e3ea:	2500      	movge	r5, #0
 800e3ec:	f7ff fcfe 	bl	800ddec <_Balloc>
 800e3f0:	4602      	mov	r2, r0
 800e3f2:	b918      	cbnz	r0, 800e3fc <__mdiff+0x60>
 800e3f4:	f240 2145 	movw	r1, #581	@ 0x245
 800e3f8:	4b30      	ldr	r3, [pc, #192]	@ (800e4bc <__mdiff+0x120>)
 800e3fa:	e7e3      	b.n	800e3c4 <__mdiff+0x28>
 800e3fc:	f100 0b14 	add.w	fp, r0, #20
 800e400:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e404:	f109 0310 	add.w	r3, r9, #16
 800e408:	60c5      	str	r5, [r0, #12]
 800e40a:	f04f 0c00 	mov.w	ip, #0
 800e40e:	f109 0514 	add.w	r5, r9, #20
 800e412:	46d9      	mov	r9, fp
 800e414:	6926      	ldr	r6, [r4, #16]
 800e416:	f104 0e14 	add.w	lr, r4, #20
 800e41a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e41e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e422:	9301      	str	r3, [sp, #4]
 800e424:	9b01      	ldr	r3, [sp, #4]
 800e426:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e42a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e42e:	b281      	uxth	r1, r0
 800e430:	9301      	str	r3, [sp, #4]
 800e432:	fa1f f38a 	uxth.w	r3, sl
 800e436:	1a5b      	subs	r3, r3, r1
 800e438:	0c00      	lsrs	r0, r0, #16
 800e43a:	4463      	add	r3, ip
 800e43c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e440:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e444:	b29b      	uxth	r3, r3
 800e446:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e44a:	4576      	cmp	r6, lr
 800e44c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e450:	f849 3b04 	str.w	r3, [r9], #4
 800e454:	d8e6      	bhi.n	800e424 <__mdiff+0x88>
 800e456:	1b33      	subs	r3, r6, r4
 800e458:	3b15      	subs	r3, #21
 800e45a:	f023 0303 	bic.w	r3, r3, #3
 800e45e:	3415      	adds	r4, #21
 800e460:	3304      	adds	r3, #4
 800e462:	42a6      	cmp	r6, r4
 800e464:	bf38      	it	cc
 800e466:	2304      	movcc	r3, #4
 800e468:	441d      	add	r5, r3
 800e46a:	445b      	add	r3, fp
 800e46c:	461e      	mov	r6, r3
 800e46e:	462c      	mov	r4, r5
 800e470:	4544      	cmp	r4, r8
 800e472:	d30e      	bcc.n	800e492 <__mdiff+0xf6>
 800e474:	f108 0103 	add.w	r1, r8, #3
 800e478:	1b49      	subs	r1, r1, r5
 800e47a:	f021 0103 	bic.w	r1, r1, #3
 800e47e:	3d03      	subs	r5, #3
 800e480:	45a8      	cmp	r8, r5
 800e482:	bf38      	it	cc
 800e484:	2100      	movcc	r1, #0
 800e486:	440b      	add	r3, r1
 800e488:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e48c:	b199      	cbz	r1, 800e4b6 <__mdiff+0x11a>
 800e48e:	6117      	str	r7, [r2, #16]
 800e490:	e79e      	b.n	800e3d0 <__mdiff+0x34>
 800e492:	46e6      	mov	lr, ip
 800e494:	f854 1b04 	ldr.w	r1, [r4], #4
 800e498:	fa1f fc81 	uxth.w	ip, r1
 800e49c:	44f4      	add	ip, lr
 800e49e:	0c08      	lsrs	r0, r1, #16
 800e4a0:	4471      	add	r1, lr
 800e4a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e4a6:	b289      	uxth	r1, r1
 800e4a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e4ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e4b0:	f846 1b04 	str.w	r1, [r6], #4
 800e4b4:	e7dc      	b.n	800e470 <__mdiff+0xd4>
 800e4b6:	3f01      	subs	r7, #1
 800e4b8:	e7e6      	b.n	800e488 <__mdiff+0xec>
 800e4ba:	bf00      	nop
 800e4bc:	0800fa18 	.word	0x0800fa18
 800e4c0:	0800fa89 	.word	0x0800fa89

0800e4c4 <__ulp>:
 800e4c4:	4b0e      	ldr	r3, [pc, #56]	@ (800e500 <__ulp+0x3c>)
 800e4c6:	400b      	ands	r3, r1
 800e4c8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	dc08      	bgt.n	800e4e2 <__ulp+0x1e>
 800e4d0:	425b      	negs	r3, r3
 800e4d2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e4d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e4da:	da04      	bge.n	800e4e6 <__ulp+0x22>
 800e4dc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e4e0:	4113      	asrs	r3, r2
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	e008      	b.n	800e4f8 <__ulp+0x34>
 800e4e6:	f1a2 0314 	sub.w	r3, r2, #20
 800e4ea:	2b1e      	cmp	r3, #30
 800e4ec:	bfd6      	itet	le
 800e4ee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e4f2:	2201      	movgt	r2, #1
 800e4f4:	40da      	lsrle	r2, r3
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	4619      	mov	r1, r3
 800e4fa:	4610      	mov	r0, r2
 800e4fc:	4770      	bx	lr
 800e4fe:	bf00      	nop
 800e500:	7ff00000 	.word	0x7ff00000

0800e504 <__b2d>:
 800e504:	6902      	ldr	r2, [r0, #16]
 800e506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e508:	f100 0614 	add.w	r6, r0, #20
 800e50c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800e510:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800e514:	4f1e      	ldr	r7, [pc, #120]	@ (800e590 <__b2d+0x8c>)
 800e516:	4620      	mov	r0, r4
 800e518:	f7ff fd5a 	bl	800dfd0 <__hi0bits>
 800e51c:	4603      	mov	r3, r0
 800e51e:	f1c0 0020 	rsb	r0, r0, #32
 800e522:	2b0a      	cmp	r3, #10
 800e524:	f1a2 0504 	sub.w	r5, r2, #4
 800e528:	6008      	str	r0, [r1, #0]
 800e52a:	dc12      	bgt.n	800e552 <__b2d+0x4e>
 800e52c:	42ae      	cmp	r6, r5
 800e52e:	bf2c      	ite	cs
 800e530:	2200      	movcs	r2, #0
 800e532:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800e536:	f1c3 0c0b 	rsb	ip, r3, #11
 800e53a:	3315      	adds	r3, #21
 800e53c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800e540:	fa04 f303 	lsl.w	r3, r4, r3
 800e544:	fa22 f20c 	lsr.w	r2, r2, ip
 800e548:	ea4e 0107 	orr.w	r1, lr, r7
 800e54c:	431a      	orrs	r2, r3
 800e54e:	4610      	mov	r0, r2
 800e550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e552:	42ae      	cmp	r6, r5
 800e554:	bf36      	itet	cc
 800e556:	f1a2 0508 	subcc.w	r5, r2, #8
 800e55a:	2200      	movcs	r2, #0
 800e55c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800e560:	3b0b      	subs	r3, #11
 800e562:	d012      	beq.n	800e58a <__b2d+0x86>
 800e564:	f1c3 0720 	rsb	r7, r3, #32
 800e568:	fa22 f107 	lsr.w	r1, r2, r7
 800e56c:	409c      	lsls	r4, r3
 800e56e:	430c      	orrs	r4, r1
 800e570:	42b5      	cmp	r5, r6
 800e572:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800e576:	bf94      	ite	ls
 800e578:	2400      	movls	r4, #0
 800e57a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800e57e:	409a      	lsls	r2, r3
 800e580:	40fc      	lsrs	r4, r7
 800e582:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800e586:	4322      	orrs	r2, r4
 800e588:	e7e1      	b.n	800e54e <__b2d+0x4a>
 800e58a:	ea44 0107 	orr.w	r1, r4, r7
 800e58e:	e7de      	b.n	800e54e <__b2d+0x4a>
 800e590:	3ff00000 	.word	0x3ff00000

0800e594 <__d2b>:
 800e594:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800e598:	2101      	movs	r1, #1
 800e59a:	4690      	mov	r8, r2
 800e59c:	4699      	mov	r9, r3
 800e59e:	9e08      	ldr	r6, [sp, #32]
 800e5a0:	f7ff fc24 	bl	800ddec <_Balloc>
 800e5a4:	4604      	mov	r4, r0
 800e5a6:	b930      	cbnz	r0, 800e5b6 <__d2b+0x22>
 800e5a8:	4602      	mov	r2, r0
 800e5aa:	f240 310f 	movw	r1, #783	@ 0x30f
 800e5ae:	4b23      	ldr	r3, [pc, #140]	@ (800e63c <__d2b+0xa8>)
 800e5b0:	4823      	ldr	r0, [pc, #140]	@ (800e640 <__d2b+0xac>)
 800e5b2:	f7fe f957 	bl	800c864 <__assert_func>
 800e5b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e5ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5be:	b10d      	cbz	r5, 800e5c4 <__d2b+0x30>
 800e5c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5c4:	9301      	str	r3, [sp, #4]
 800e5c6:	f1b8 0300 	subs.w	r3, r8, #0
 800e5ca:	d024      	beq.n	800e616 <__d2b+0x82>
 800e5cc:	4668      	mov	r0, sp
 800e5ce:	9300      	str	r3, [sp, #0]
 800e5d0:	f7ff fd1d 	bl	800e00e <__lo0bits>
 800e5d4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e5d8:	b1d8      	cbz	r0, 800e612 <__d2b+0x7e>
 800e5da:	f1c0 0320 	rsb	r3, r0, #32
 800e5de:	fa02 f303 	lsl.w	r3, r2, r3
 800e5e2:	430b      	orrs	r3, r1
 800e5e4:	40c2      	lsrs	r2, r0
 800e5e6:	6163      	str	r3, [r4, #20]
 800e5e8:	9201      	str	r2, [sp, #4]
 800e5ea:	9b01      	ldr	r3, [sp, #4]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	bf0c      	ite	eq
 800e5f0:	2201      	moveq	r2, #1
 800e5f2:	2202      	movne	r2, #2
 800e5f4:	61a3      	str	r3, [r4, #24]
 800e5f6:	6122      	str	r2, [r4, #16]
 800e5f8:	b1ad      	cbz	r5, 800e626 <__d2b+0x92>
 800e5fa:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e5fe:	4405      	add	r5, r0
 800e600:	6035      	str	r5, [r6, #0]
 800e602:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e608:	6018      	str	r0, [r3, #0]
 800e60a:	4620      	mov	r0, r4
 800e60c:	b002      	add	sp, #8
 800e60e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e612:	6161      	str	r1, [r4, #20]
 800e614:	e7e9      	b.n	800e5ea <__d2b+0x56>
 800e616:	a801      	add	r0, sp, #4
 800e618:	f7ff fcf9 	bl	800e00e <__lo0bits>
 800e61c:	9b01      	ldr	r3, [sp, #4]
 800e61e:	2201      	movs	r2, #1
 800e620:	6163      	str	r3, [r4, #20]
 800e622:	3020      	adds	r0, #32
 800e624:	e7e7      	b.n	800e5f6 <__d2b+0x62>
 800e626:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e62a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e62e:	6030      	str	r0, [r6, #0]
 800e630:	6918      	ldr	r0, [r3, #16]
 800e632:	f7ff fccd 	bl	800dfd0 <__hi0bits>
 800e636:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e63a:	e7e4      	b.n	800e606 <__d2b+0x72>
 800e63c:	0800fa18 	.word	0x0800fa18
 800e640:	0800fa89 	.word	0x0800fa89

0800e644 <__ratio>:
 800e644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e648:	b085      	sub	sp, #20
 800e64a:	e9cd 1000 	strd	r1, r0, [sp]
 800e64e:	a902      	add	r1, sp, #8
 800e650:	f7ff ff58 	bl	800e504 <__b2d>
 800e654:	468b      	mov	fp, r1
 800e656:	4606      	mov	r6, r0
 800e658:	460f      	mov	r7, r1
 800e65a:	9800      	ldr	r0, [sp, #0]
 800e65c:	a903      	add	r1, sp, #12
 800e65e:	f7ff ff51 	bl	800e504 <__b2d>
 800e662:	460d      	mov	r5, r1
 800e664:	9b01      	ldr	r3, [sp, #4]
 800e666:	4689      	mov	r9, r1
 800e668:	6919      	ldr	r1, [r3, #16]
 800e66a:	9b00      	ldr	r3, [sp, #0]
 800e66c:	4604      	mov	r4, r0
 800e66e:	691b      	ldr	r3, [r3, #16]
 800e670:	4630      	mov	r0, r6
 800e672:	1ac9      	subs	r1, r1, r3
 800e674:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e678:	1a9b      	subs	r3, r3, r2
 800e67a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e67e:	2b00      	cmp	r3, #0
 800e680:	bfcd      	iteet	gt
 800e682:	463a      	movgt	r2, r7
 800e684:	462a      	movle	r2, r5
 800e686:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e68a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800e68e:	bfd8      	it	le
 800e690:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e694:	464b      	mov	r3, r9
 800e696:	4622      	mov	r2, r4
 800e698:	4659      	mov	r1, fp
 800e69a:	f7f2 f847 	bl	800072c <__aeabi_ddiv>
 800e69e:	b005      	add	sp, #20
 800e6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e6a4 <__copybits>:
 800e6a4:	3901      	subs	r1, #1
 800e6a6:	b570      	push	{r4, r5, r6, lr}
 800e6a8:	1149      	asrs	r1, r1, #5
 800e6aa:	6914      	ldr	r4, [r2, #16]
 800e6ac:	3101      	adds	r1, #1
 800e6ae:	f102 0314 	add.w	r3, r2, #20
 800e6b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e6b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e6ba:	1f05      	subs	r5, r0, #4
 800e6bc:	42a3      	cmp	r3, r4
 800e6be:	d30c      	bcc.n	800e6da <__copybits+0x36>
 800e6c0:	1aa3      	subs	r3, r4, r2
 800e6c2:	3b11      	subs	r3, #17
 800e6c4:	f023 0303 	bic.w	r3, r3, #3
 800e6c8:	3211      	adds	r2, #17
 800e6ca:	42a2      	cmp	r2, r4
 800e6cc:	bf88      	it	hi
 800e6ce:	2300      	movhi	r3, #0
 800e6d0:	4418      	add	r0, r3
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	4288      	cmp	r0, r1
 800e6d6:	d305      	bcc.n	800e6e4 <__copybits+0x40>
 800e6d8:	bd70      	pop	{r4, r5, r6, pc}
 800e6da:	f853 6b04 	ldr.w	r6, [r3], #4
 800e6de:	f845 6f04 	str.w	r6, [r5, #4]!
 800e6e2:	e7eb      	b.n	800e6bc <__copybits+0x18>
 800e6e4:	f840 3b04 	str.w	r3, [r0], #4
 800e6e8:	e7f4      	b.n	800e6d4 <__copybits+0x30>

0800e6ea <__any_on>:
 800e6ea:	f100 0214 	add.w	r2, r0, #20
 800e6ee:	6900      	ldr	r0, [r0, #16]
 800e6f0:	114b      	asrs	r3, r1, #5
 800e6f2:	4298      	cmp	r0, r3
 800e6f4:	b510      	push	{r4, lr}
 800e6f6:	db11      	blt.n	800e71c <__any_on+0x32>
 800e6f8:	dd0a      	ble.n	800e710 <__any_on+0x26>
 800e6fa:	f011 011f 	ands.w	r1, r1, #31
 800e6fe:	d007      	beq.n	800e710 <__any_on+0x26>
 800e700:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e704:	fa24 f001 	lsr.w	r0, r4, r1
 800e708:	fa00 f101 	lsl.w	r1, r0, r1
 800e70c:	428c      	cmp	r4, r1
 800e70e:	d10b      	bne.n	800e728 <__any_on+0x3e>
 800e710:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e714:	4293      	cmp	r3, r2
 800e716:	d803      	bhi.n	800e720 <__any_on+0x36>
 800e718:	2000      	movs	r0, #0
 800e71a:	bd10      	pop	{r4, pc}
 800e71c:	4603      	mov	r3, r0
 800e71e:	e7f7      	b.n	800e710 <__any_on+0x26>
 800e720:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e724:	2900      	cmp	r1, #0
 800e726:	d0f5      	beq.n	800e714 <__any_on+0x2a>
 800e728:	2001      	movs	r0, #1
 800e72a:	e7f6      	b.n	800e71a <__any_on+0x30>

0800e72c <__ascii_wctomb>:
 800e72c:	4603      	mov	r3, r0
 800e72e:	4608      	mov	r0, r1
 800e730:	b141      	cbz	r1, 800e744 <__ascii_wctomb+0x18>
 800e732:	2aff      	cmp	r2, #255	@ 0xff
 800e734:	d904      	bls.n	800e740 <__ascii_wctomb+0x14>
 800e736:	228a      	movs	r2, #138	@ 0x8a
 800e738:	f04f 30ff 	mov.w	r0, #4294967295
 800e73c:	601a      	str	r2, [r3, #0]
 800e73e:	4770      	bx	lr
 800e740:	2001      	movs	r0, #1
 800e742:	700a      	strb	r2, [r1, #0]
 800e744:	4770      	bx	lr

0800e746 <__ssputs_r>:
 800e746:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e74a:	461f      	mov	r7, r3
 800e74c:	688e      	ldr	r6, [r1, #8]
 800e74e:	4682      	mov	sl, r0
 800e750:	42be      	cmp	r6, r7
 800e752:	460c      	mov	r4, r1
 800e754:	4690      	mov	r8, r2
 800e756:	680b      	ldr	r3, [r1, #0]
 800e758:	d82d      	bhi.n	800e7b6 <__ssputs_r+0x70>
 800e75a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e75e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e762:	d026      	beq.n	800e7b2 <__ssputs_r+0x6c>
 800e764:	6965      	ldr	r5, [r4, #20]
 800e766:	6909      	ldr	r1, [r1, #16]
 800e768:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e76c:	eba3 0901 	sub.w	r9, r3, r1
 800e770:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e774:	1c7b      	adds	r3, r7, #1
 800e776:	444b      	add	r3, r9
 800e778:	106d      	asrs	r5, r5, #1
 800e77a:	429d      	cmp	r5, r3
 800e77c:	bf38      	it	cc
 800e77e:	461d      	movcc	r5, r3
 800e780:	0553      	lsls	r3, r2, #21
 800e782:	d527      	bpl.n	800e7d4 <__ssputs_r+0x8e>
 800e784:	4629      	mov	r1, r5
 800e786:	f7ff fa93 	bl	800dcb0 <_malloc_r>
 800e78a:	4606      	mov	r6, r0
 800e78c:	b360      	cbz	r0, 800e7e8 <__ssputs_r+0xa2>
 800e78e:	464a      	mov	r2, r9
 800e790:	6921      	ldr	r1, [r4, #16]
 800e792:	f7fe f852 	bl	800c83a <memcpy>
 800e796:	89a3      	ldrh	r3, [r4, #12]
 800e798:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e79c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7a0:	81a3      	strh	r3, [r4, #12]
 800e7a2:	6126      	str	r6, [r4, #16]
 800e7a4:	444e      	add	r6, r9
 800e7a6:	6026      	str	r6, [r4, #0]
 800e7a8:	463e      	mov	r6, r7
 800e7aa:	6165      	str	r5, [r4, #20]
 800e7ac:	eba5 0509 	sub.w	r5, r5, r9
 800e7b0:	60a5      	str	r5, [r4, #8]
 800e7b2:	42be      	cmp	r6, r7
 800e7b4:	d900      	bls.n	800e7b8 <__ssputs_r+0x72>
 800e7b6:	463e      	mov	r6, r7
 800e7b8:	4632      	mov	r2, r6
 800e7ba:	4641      	mov	r1, r8
 800e7bc:	6820      	ldr	r0, [r4, #0]
 800e7be:	f000 f9d3 	bl	800eb68 <memmove>
 800e7c2:	2000      	movs	r0, #0
 800e7c4:	68a3      	ldr	r3, [r4, #8]
 800e7c6:	1b9b      	subs	r3, r3, r6
 800e7c8:	60a3      	str	r3, [r4, #8]
 800e7ca:	6823      	ldr	r3, [r4, #0]
 800e7cc:	4433      	add	r3, r6
 800e7ce:	6023      	str	r3, [r4, #0]
 800e7d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7d4:	462a      	mov	r2, r5
 800e7d6:	f000 fa0c 	bl	800ebf2 <_realloc_r>
 800e7da:	4606      	mov	r6, r0
 800e7dc:	2800      	cmp	r0, #0
 800e7de:	d1e0      	bne.n	800e7a2 <__ssputs_r+0x5c>
 800e7e0:	4650      	mov	r0, sl
 800e7e2:	6921      	ldr	r1, [r4, #16]
 800e7e4:	f7fe feb8 	bl	800d558 <_free_r>
 800e7e8:	230c      	movs	r3, #12
 800e7ea:	f8ca 3000 	str.w	r3, [sl]
 800e7ee:	89a3      	ldrh	r3, [r4, #12]
 800e7f0:	f04f 30ff 	mov.w	r0, #4294967295
 800e7f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7f8:	81a3      	strh	r3, [r4, #12]
 800e7fa:	e7e9      	b.n	800e7d0 <__ssputs_r+0x8a>

0800e7fc <_svfiprintf_r>:
 800e7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e800:	4698      	mov	r8, r3
 800e802:	898b      	ldrh	r3, [r1, #12]
 800e804:	4607      	mov	r7, r0
 800e806:	061b      	lsls	r3, r3, #24
 800e808:	460d      	mov	r5, r1
 800e80a:	4614      	mov	r4, r2
 800e80c:	b09d      	sub	sp, #116	@ 0x74
 800e80e:	d510      	bpl.n	800e832 <_svfiprintf_r+0x36>
 800e810:	690b      	ldr	r3, [r1, #16]
 800e812:	b973      	cbnz	r3, 800e832 <_svfiprintf_r+0x36>
 800e814:	2140      	movs	r1, #64	@ 0x40
 800e816:	f7ff fa4b 	bl	800dcb0 <_malloc_r>
 800e81a:	6028      	str	r0, [r5, #0]
 800e81c:	6128      	str	r0, [r5, #16]
 800e81e:	b930      	cbnz	r0, 800e82e <_svfiprintf_r+0x32>
 800e820:	230c      	movs	r3, #12
 800e822:	603b      	str	r3, [r7, #0]
 800e824:	f04f 30ff 	mov.w	r0, #4294967295
 800e828:	b01d      	add	sp, #116	@ 0x74
 800e82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e82e:	2340      	movs	r3, #64	@ 0x40
 800e830:	616b      	str	r3, [r5, #20]
 800e832:	2300      	movs	r3, #0
 800e834:	9309      	str	r3, [sp, #36]	@ 0x24
 800e836:	2320      	movs	r3, #32
 800e838:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e83c:	2330      	movs	r3, #48	@ 0x30
 800e83e:	f04f 0901 	mov.w	r9, #1
 800e842:	f8cd 800c 	str.w	r8, [sp, #12]
 800e846:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800e9e0 <_svfiprintf_r+0x1e4>
 800e84a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e84e:	4623      	mov	r3, r4
 800e850:	469a      	mov	sl, r3
 800e852:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e856:	b10a      	cbz	r2, 800e85c <_svfiprintf_r+0x60>
 800e858:	2a25      	cmp	r2, #37	@ 0x25
 800e85a:	d1f9      	bne.n	800e850 <_svfiprintf_r+0x54>
 800e85c:	ebba 0b04 	subs.w	fp, sl, r4
 800e860:	d00b      	beq.n	800e87a <_svfiprintf_r+0x7e>
 800e862:	465b      	mov	r3, fp
 800e864:	4622      	mov	r2, r4
 800e866:	4629      	mov	r1, r5
 800e868:	4638      	mov	r0, r7
 800e86a:	f7ff ff6c 	bl	800e746 <__ssputs_r>
 800e86e:	3001      	adds	r0, #1
 800e870:	f000 80a7 	beq.w	800e9c2 <_svfiprintf_r+0x1c6>
 800e874:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e876:	445a      	add	r2, fp
 800e878:	9209      	str	r2, [sp, #36]	@ 0x24
 800e87a:	f89a 3000 	ldrb.w	r3, [sl]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	f000 809f 	beq.w	800e9c2 <_svfiprintf_r+0x1c6>
 800e884:	2300      	movs	r3, #0
 800e886:	f04f 32ff 	mov.w	r2, #4294967295
 800e88a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e88e:	f10a 0a01 	add.w	sl, sl, #1
 800e892:	9304      	str	r3, [sp, #16]
 800e894:	9307      	str	r3, [sp, #28]
 800e896:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e89a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e89c:	4654      	mov	r4, sl
 800e89e:	2205      	movs	r2, #5
 800e8a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8a4:	484e      	ldr	r0, [pc, #312]	@ (800e9e0 <_svfiprintf_r+0x1e4>)
 800e8a6:	f7fd ffba 	bl	800c81e <memchr>
 800e8aa:	9a04      	ldr	r2, [sp, #16]
 800e8ac:	b9d8      	cbnz	r0, 800e8e6 <_svfiprintf_r+0xea>
 800e8ae:	06d0      	lsls	r0, r2, #27
 800e8b0:	bf44      	itt	mi
 800e8b2:	2320      	movmi	r3, #32
 800e8b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8b8:	0711      	lsls	r1, r2, #28
 800e8ba:	bf44      	itt	mi
 800e8bc:	232b      	movmi	r3, #43	@ 0x2b
 800e8be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8c2:	f89a 3000 	ldrb.w	r3, [sl]
 800e8c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8c8:	d015      	beq.n	800e8f6 <_svfiprintf_r+0xfa>
 800e8ca:	4654      	mov	r4, sl
 800e8cc:	2000      	movs	r0, #0
 800e8ce:	f04f 0c0a 	mov.w	ip, #10
 800e8d2:	9a07      	ldr	r2, [sp, #28]
 800e8d4:	4621      	mov	r1, r4
 800e8d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8da:	3b30      	subs	r3, #48	@ 0x30
 800e8dc:	2b09      	cmp	r3, #9
 800e8de:	d94b      	bls.n	800e978 <_svfiprintf_r+0x17c>
 800e8e0:	b1b0      	cbz	r0, 800e910 <_svfiprintf_r+0x114>
 800e8e2:	9207      	str	r2, [sp, #28]
 800e8e4:	e014      	b.n	800e910 <_svfiprintf_r+0x114>
 800e8e6:	eba0 0308 	sub.w	r3, r0, r8
 800e8ea:	fa09 f303 	lsl.w	r3, r9, r3
 800e8ee:	4313      	orrs	r3, r2
 800e8f0:	46a2      	mov	sl, r4
 800e8f2:	9304      	str	r3, [sp, #16]
 800e8f4:	e7d2      	b.n	800e89c <_svfiprintf_r+0xa0>
 800e8f6:	9b03      	ldr	r3, [sp, #12]
 800e8f8:	1d19      	adds	r1, r3, #4
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	9103      	str	r1, [sp, #12]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	bfbb      	ittet	lt
 800e902:	425b      	neglt	r3, r3
 800e904:	f042 0202 	orrlt.w	r2, r2, #2
 800e908:	9307      	strge	r3, [sp, #28]
 800e90a:	9307      	strlt	r3, [sp, #28]
 800e90c:	bfb8      	it	lt
 800e90e:	9204      	strlt	r2, [sp, #16]
 800e910:	7823      	ldrb	r3, [r4, #0]
 800e912:	2b2e      	cmp	r3, #46	@ 0x2e
 800e914:	d10a      	bne.n	800e92c <_svfiprintf_r+0x130>
 800e916:	7863      	ldrb	r3, [r4, #1]
 800e918:	2b2a      	cmp	r3, #42	@ 0x2a
 800e91a:	d132      	bne.n	800e982 <_svfiprintf_r+0x186>
 800e91c:	9b03      	ldr	r3, [sp, #12]
 800e91e:	3402      	adds	r4, #2
 800e920:	1d1a      	adds	r2, r3, #4
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	9203      	str	r2, [sp, #12]
 800e926:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e92a:	9305      	str	r3, [sp, #20]
 800e92c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800e9e4 <_svfiprintf_r+0x1e8>
 800e930:	2203      	movs	r2, #3
 800e932:	4650      	mov	r0, sl
 800e934:	7821      	ldrb	r1, [r4, #0]
 800e936:	f7fd ff72 	bl	800c81e <memchr>
 800e93a:	b138      	cbz	r0, 800e94c <_svfiprintf_r+0x150>
 800e93c:	2240      	movs	r2, #64	@ 0x40
 800e93e:	9b04      	ldr	r3, [sp, #16]
 800e940:	eba0 000a 	sub.w	r0, r0, sl
 800e944:	4082      	lsls	r2, r0
 800e946:	4313      	orrs	r3, r2
 800e948:	3401      	adds	r4, #1
 800e94a:	9304      	str	r3, [sp, #16]
 800e94c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e950:	2206      	movs	r2, #6
 800e952:	4825      	ldr	r0, [pc, #148]	@ (800e9e8 <_svfiprintf_r+0x1ec>)
 800e954:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e958:	f7fd ff61 	bl	800c81e <memchr>
 800e95c:	2800      	cmp	r0, #0
 800e95e:	d036      	beq.n	800e9ce <_svfiprintf_r+0x1d2>
 800e960:	4b22      	ldr	r3, [pc, #136]	@ (800e9ec <_svfiprintf_r+0x1f0>)
 800e962:	bb1b      	cbnz	r3, 800e9ac <_svfiprintf_r+0x1b0>
 800e964:	9b03      	ldr	r3, [sp, #12]
 800e966:	3307      	adds	r3, #7
 800e968:	f023 0307 	bic.w	r3, r3, #7
 800e96c:	3308      	adds	r3, #8
 800e96e:	9303      	str	r3, [sp, #12]
 800e970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e972:	4433      	add	r3, r6
 800e974:	9309      	str	r3, [sp, #36]	@ 0x24
 800e976:	e76a      	b.n	800e84e <_svfiprintf_r+0x52>
 800e978:	460c      	mov	r4, r1
 800e97a:	2001      	movs	r0, #1
 800e97c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e980:	e7a8      	b.n	800e8d4 <_svfiprintf_r+0xd8>
 800e982:	2300      	movs	r3, #0
 800e984:	f04f 0c0a 	mov.w	ip, #10
 800e988:	4619      	mov	r1, r3
 800e98a:	3401      	adds	r4, #1
 800e98c:	9305      	str	r3, [sp, #20]
 800e98e:	4620      	mov	r0, r4
 800e990:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e994:	3a30      	subs	r2, #48	@ 0x30
 800e996:	2a09      	cmp	r2, #9
 800e998:	d903      	bls.n	800e9a2 <_svfiprintf_r+0x1a6>
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d0c6      	beq.n	800e92c <_svfiprintf_r+0x130>
 800e99e:	9105      	str	r1, [sp, #20]
 800e9a0:	e7c4      	b.n	800e92c <_svfiprintf_r+0x130>
 800e9a2:	4604      	mov	r4, r0
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9aa:	e7f0      	b.n	800e98e <_svfiprintf_r+0x192>
 800e9ac:	ab03      	add	r3, sp, #12
 800e9ae:	9300      	str	r3, [sp, #0]
 800e9b0:	462a      	mov	r2, r5
 800e9b2:	4638      	mov	r0, r7
 800e9b4:	4b0e      	ldr	r3, [pc, #56]	@ (800e9f0 <_svfiprintf_r+0x1f4>)
 800e9b6:	a904      	add	r1, sp, #16
 800e9b8:	f7fd f95c 	bl	800bc74 <_printf_float>
 800e9bc:	1c42      	adds	r2, r0, #1
 800e9be:	4606      	mov	r6, r0
 800e9c0:	d1d6      	bne.n	800e970 <_svfiprintf_r+0x174>
 800e9c2:	89ab      	ldrh	r3, [r5, #12]
 800e9c4:	065b      	lsls	r3, r3, #25
 800e9c6:	f53f af2d 	bmi.w	800e824 <_svfiprintf_r+0x28>
 800e9ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9cc:	e72c      	b.n	800e828 <_svfiprintf_r+0x2c>
 800e9ce:	ab03      	add	r3, sp, #12
 800e9d0:	9300      	str	r3, [sp, #0]
 800e9d2:	462a      	mov	r2, r5
 800e9d4:	4638      	mov	r0, r7
 800e9d6:	4b06      	ldr	r3, [pc, #24]	@ (800e9f0 <_svfiprintf_r+0x1f4>)
 800e9d8:	a904      	add	r1, sp, #16
 800e9da:	f7fd fbe9 	bl	800c1b0 <_printf_i>
 800e9de:	e7ed      	b.n	800e9bc <_svfiprintf_r+0x1c0>
 800e9e0:	0800fae2 	.word	0x0800fae2
 800e9e4:	0800fae8 	.word	0x0800fae8
 800e9e8:	0800faec 	.word	0x0800faec
 800e9ec:	0800bc75 	.word	0x0800bc75
 800e9f0:	0800e747 	.word	0x0800e747

0800e9f4 <__sflush_r>:
 800e9f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9fa:	0716      	lsls	r6, r2, #28
 800e9fc:	4605      	mov	r5, r0
 800e9fe:	460c      	mov	r4, r1
 800ea00:	d454      	bmi.n	800eaac <__sflush_r+0xb8>
 800ea02:	684b      	ldr	r3, [r1, #4]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	dc02      	bgt.n	800ea0e <__sflush_r+0x1a>
 800ea08:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	dd48      	ble.n	800eaa0 <__sflush_r+0xac>
 800ea0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea10:	2e00      	cmp	r6, #0
 800ea12:	d045      	beq.n	800eaa0 <__sflush_r+0xac>
 800ea14:	2300      	movs	r3, #0
 800ea16:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea1a:	682f      	ldr	r7, [r5, #0]
 800ea1c:	6a21      	ldr	r1, [r4, #32]
 800ea1e:	602b      	str	r3, [r5, #0]
 800ea20:	d030      	beq.n	800ea84 <__sflush_r+0x90>
 800ea22:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea24:	89a3      	ldrh	r3, [r4, #12]
 800ea26:	0759      	lsls	r1, r3, #29
 800ea28:	d505      	bpl.n	800ea36 <__sflush_r+0x42>
 800ea2a:	6863      	ldr	r3, [r4, #4]
 800ea2c:	1ad2      	subs	r2, r2, r3
 800ea2e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea30:	b10b      	cbz	r3, 800ea36 <__sflush_r+0x42>
 800ea32:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea34:	1ad2      	subs	r2, r2, r3
 800ea36:	2300      	movs	r3, #0
 800ea38:	4628      	mov	r0, r5
 800ea3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea3c:	6a21      	ldr	r1, [r4, #32]
 800ea3e:	47b0      	blx	r6
 800ea40:	1c43      	adds	r3, r0, #1
 800ea42:	89a3      	ldrh	r3, [r4, #12]
 800ea44:	d106      	bne.n	800ea54 <__sflush_r+0x60>
 800ea46:	6829      	ldr	r1, [r5, #0]
 800ea48:	291d      	cmp	r1, #29
 800ea4a:	d82b      	bhi.n	800eaa4 <__sflush_r+0xb0>
 800ea4c:	4a28      	ldr	r2, [pc, #160]	@ (800eaf0 <__sflush_r+0xfc>)
 800ea4e:	40ca      	lsrs	r2, r1
 800ea50:	07d6      	lsls	r6, r2, #31
 800ea52:	d527      	bpl.n	800eaa4 <__sflush_r+0xb0>
 800ea54:	2200      	movs	r2, #0
 800ea56:	6062      	str	r2, [r4, #4]
 800ea58:	6922      	ldr	r2, [r4, #16]
 800ea5a:	04d9      	lsls	r1, r3, #19
 800ea5c:	6022      	str	r2, [r4, #0]
 800ea5e:	d504      	bpl.n	800ea6a <__sflush_r+0x76>
 800ea60:	1c42      	adds	r2, r0, #1
 800ea62:	d101      	bne.n	800ea68 <__sflush_r+0x74>
 800ea64:	682b      	ldr	r3, [r5, #0]
 800ea66:	b903      	cbnz	r3, 800ea6a <__sflush_r+0x76>
 800ea68:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea6a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea6c:	602f      	str	r7, [r5, #0]
 800ea6e:	b1b9      	cbz	r1, 800eaa0 <__sflush_r+0xac>
 800ea70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea74:	4299      	cmp	r1, r3
 800ea76:	d002      	beq.n	800ea7e <__sflush_r+0x8a>
 800ea78:	4628      	mov	r0, r5
 800ea7a:	f7fe fd6d 	bl	800d558 <_free_r>
 800ea7e:	2300      	movs	r3, #0
 800ea80:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea82:	e00d      	b.n	800eaa0 <__sflush_r+0xac>
 800ea84:	2301      	movs	r3, #1
 800ea86:	4628      	mov	r0, r5
 800ea88:	47b0      	blx	r6
 800ea8a:	4602      	mov	r2, r0
 800ea8c:	1c50      	adds	r0, r2, #1
 800ea8e:	d1c9      	bne.n	800ea24 <__sflush_r+0x30>
 800ea90:	682b      	ldr	r3, [r5, #0]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d0c6      	beq.n	800ea24 <__sflush_r+0x30>
 800ea96:	2b1d      	cmp	r3, #29
 800ea98:	d001      	beq.n	800ea9e <__sflush_r+0xaa>
 800ea9a:	2b16      	cmp	r3, #22
 800ea9c:	d11d      	bne.n	800eada <__sflush_r+0xe6>
 800ea9e:	602f      	str	r7, [r5, #0]
 800eaa0:	2000      	movs	r0, #0
 800eaa2:	e021      	b.n	800eae8 <__sflush_r+0xf4>
 800eaa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eaa8:	b21b      	sxth	r3, r3
 800eaaa:	e01a      	b.n	800eae2 <__sflush_r+0xee>
 800eaac:	690f      	ldr	r7, [r1, #16]
 800eaae:	2f00      	cmp	r7, #0
 800eab0:	d0f6      	beq.n	800eaa0 <__sflush_r+0xac>
 800eab2:	0793      	lsls	r3, r2, #30
 800eab4:	bf18      	it	ne
 800eab6:	2300      	movne	r3, #0
 800eab8:	680e      	ldr	r6, [r1, #0]
 800eaba:	bf08      	it	eq
 800eabc:	694b      	ldreq	r3, [r1, #20]
 800eabe:	1bf6      	subs	r6, r6, r7
 800eac0:	600f      	str	r7, [r1, #0]
 800eac2:	608b      	str	r3, [r1, #8]
 800eac4:	2e00      	cmp	r6, #0
 800eac6:	ddeb      	ble.n	800eaa0 <__sflush_r+0xac>
 800eac8:	4633      	mov	r3, r6
 800eaca:	463a      	mov	r2, r7
 800eacc:	4628      	mov	r0, r5
 800eace:	6a21      	ldr	r1, [r4, #32]
 800ead0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800ead4:	47e0      	blx	ip
 800ead6:	2800      	cmp	r0, #0
 800ead8:	dc07      	bgt.n	800eaea <__sflush_r+0xf6>
 800eada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eae2:	f04f 30ff 	mov.w	r0, #4294967295
 800eae6:	81a3      	strh	r3, [r4, #12]
 800eae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eaea:	4407      	add	r7, r0
 800eaec:	1a36      	subs	r6, r6, r0
 800eaee:	e7e9      	b.n	800eac4 <__sflush_r+0xd0>
 800eaf0:	20400001 	.word	0x20400001

0800eaf4 <_fflush_r>:
 800eaf4:	b538      	push	{r3, r4, r5, lr}
 800eaf6:	690b      	ldr	r3, [r1, #16]
 800eaf8:	4605      	mov	r5, r0
 800eafa:	460c      	mov	r4, r1
 800eafc:	b913      	cbnz	r3, 800eb04 <_fflush_r+0x10>
 800eafe:	2500      	movs	r5, #0
 800eb00:	4628      	mov	r0, r5
 800eb02:	bd38      	pop	{r3, r4, r5, pc}
 800eb04:	b118      	cbz	r0, 800eb0e <_fflush_r+0x1a>
 800eb06:	6a03      	ldr	r3, [r0, #32]
 800eb08:	b90b      	cbnz	r3, 800eb0e <_fflush_r+0x1a>
 800eb0a:	f7fd fcfb 	bl	800c504 <__sinit>
 800eb0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d0f3      	beq.n	800eafe <_fflush_r+0xa>
 800eb16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb18:	07d0      	lsls	r0, r2, #31
 800eb1a:	d404      	bmi.n	800eb26 <_fflush_r+0x32>
 800eb1c:	0599      	lsls	r1, r3, #22
 800eb1e:	d402      	bmi.n	800eb26 <_fflush_r+0x32>
 800eb20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb22:	f7fd fe72 	bl	800c80a <__retarget_lock_acquire_recursive>
 800eb26:	4628      	mov	r0, r5
 800eb28:	4621      	mov	r1, r4
 800eb2a:	f7ff ff63 	bl	800e9f4 <__sflush_r>
 800eb2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb30:	4605      	mov	r5, r0
 800eb32:	07da      	lsls	r2, r3, #31
 800eb34:	d4e4      	bmi.n	800eb00 <_fflush_r+0xc>
 800eb36:	89a3      	ldrh	r3, [r4, #12]
 800eb38:	059b      	lsls	r3, r3, #22
 800eb3a:	d4e1      	bmi.n	800eb00 <_fflush_r+0xc>
 800eb3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb3e:	f7fd fe65 	bl	800c80c <__retarget_lock_release_recursive>
 800eb42:	e7dd      	b.n	800eb00 <_fflush_r+0xc>

0800eb44 <fiprintf>:
 800eb44:	b40e      	push	{r1, r2, r3}
 800eb46:	b503      	push	{r0, r1, lr}
 800eb48:	4601      	mov	r1, r0
 800eb4a:	ab03      	add	r3, sp, #12
 800eb4c:	4805      	ldr	r0, [pc, #20]	@ (800eb64 <fiprintf+0x20>)
 800eb4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb52:	6800      	ldr	r0, [r0, #0]
 800eb54:	9301      	str	r3, [sp, #4]
 800eb56:	f000 f8a1 	bl	800ec9c <_vfiprintf_r>
 800eb5a:	b002      	add	sp, #8
 800eb5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb60:	b003      	add	sp, #12
 800eb62:	4770      	bx	lr
 800eb64:	200001dc 	.word	0x200001dc

0800eb68 <memmove>:
 800eb68:	4288      	cmp	r0, r1
 800eb6a:	b510      	push	{r4, lr}
 800eb6c:	eb01 0402 	add.w	r4, r1, r2
 800eb70:	d902      	bls.n	800eb78 <memmove+0x10>
 800eb72:	4284      	cmp	r4, r0
 800eb74:	4623      	mov	r3, r4
 800eb76:	d807      	bhi.n	800eb88 <memmove+0x20>
 800eb78:	1e43      	subs	r3, r0, #1
 800eb7a:	42a1      	cmp	r1, r4
 800eb7c:	d008      	beq.n	800eb90 <memmove+0x28>
 800eb7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb86:	e7f8      	b.n	800eb7a <memmove+0x12>
 800eb88:	4601      	mov	r1, r0
 800eb8a:	4402      	add	r2, r0
 800eb8c:	428a      	cmp	r2, r1
 800eb8e:	d100      	bne.n	800eb92 <memmove+0x2a>
 800eb90:	bd10      	pop	{r4, pc}
 800eb92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb9a:	e7f7      	b.n	800eb8c <memmove+0x24>

0800eb9c <_sbrk_r>:
 800eb9c:	b538      	push	{r3, r4, r5, lr}
 800eb9e:	2300      	movs	r3, #0
 800eba0:	4d05      	ldr	r5, [pc, #20]	@ (800ebb8 <_sbrk_r+0x1c>)
 800eba2:	4604      	mov	r4, r0
 800eba4:	4608      	mov	r0, r1
 800eba6:	602b      	str	r3, [r5, #0]
 800eba8:	f7f6 fda2 	bl	80056f0 <_sbrk>
 800ebac:	1c43      	adds	r3, r0, #1
 800ebae:	d102      	bne.n	800ebb6 <_sbrk_r+0x1a>
 800ebb0:	682b      	ldr	r3, [r5, #0]
 800ebb2:	b103      	cbz	r3, 800ebb6 <_sbrk_r+0x1a>
 800ebb4:	6023      	str	r3, [r4, #0]
 800ebb6:	bd38      	pop	{r3, r4, r5, pc}
 800ebb8:	20001478 	.word	0x20001478

0800ebbc <abort>:
 800ebbc:	2006      	movs	r0, #6
 800ebbe:	b508      	push	{r3, lr}
 800ebc0:	f000 fa40 	bl	800f044 <raise>
 800ebc4:	2001      	movs	r0, #1
 800ebc6:	f7f6 fd1e 	bl	8005606 <_exit>

0800ebca <_calloc_r>:
 800ebca:	b570      	push	{r4, r5, r6, lr}
 800ebcc:	fba1 5402 	umull	r5, r4, r1, r2
 800ebd0:	b934      	cbnz	r4, 800ebe0 <_calloc_r+0x16>
 800ebd2:	4629      	mov	r1, r5
 800ebd4:	f7ff f86c 	bl	800dcb0 <_malloc_r>
 800ebd8:	4606      	mov	r6, r0
 800ebda:	b928      	cbnz	r0, 800ebe8 <_calloc_r+0x1e>
 800ebdc:	4630      	mov	r0, r6
 800ebde:	bd70      	pop	{r4, r5, r6, pc}
 800ebe0:	220c      	movs	r2, #12
 800ebe2:	2600      	movs	r6, #0
 800ebe4:	6002      	str	r2, [r0, #0]
 800ebe6:	e7f9      	b.n	800ebdc <_calloc_r+0x12>
 800ebe8:	462a      	mov	r2, r5
 800ebea:	4621      	mov	r1, r4
 800ebec:	f7fd fd39 	bl	800c662 <memset>
 800ebf0:	e7f4      	b.n	800ebdc <_calloc_r+0x12>

0800ebf2 <_realloc_r>:
 800ebf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebf6:	4607      	mov	r7, r0
 800ebf8:	4614      	mov	r4, r2
 800ebfa:	460d      	mov	r5, r1
 800ebfc:	b921      	cbnz	r1, 800ec08 <_realloc_r+0x16>
 800ebfe:	4611      	mov	r1, r2
 800ec00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec04:	f7ff b854 	b.w	800dcb0 <_malloc_r>
 800ec08:	b92a      	cbnz	r2, 800ec16 <_realloc_r+0x24>
 800ec0a:	f7fe fca5 	bl	800d558 <_free_r>
 800ec0e:	4625      	mov	r5, r4
 800ec10:	4628      	mov	r0, r5
 800ec12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec16:	f000 fa31 	bl	800f07c <_malloc_usable_size_r>
 800ec1a:	4284      	cmp	r4, r0
 800ec1c:	4606      	mov	r6, r0
 800ec1e:	d802      	bhi.n	800ec26 <_realloc_r+0x34>
 800ec20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ec24:	d8f4      	bhi.n	800ec10 <_realloc_r+0x1e>
 800ec26:	4621      	mov	r1, r4
 800ec28:	4638      	mov	r0, r7
 800ec2a:	f7ff f841 	bl	800dcb0 <_malloc_r>
 800ec2e:	4680      	mov	r8, r0
 800ec30:	b908      	cbnz	r0, 800ec36 <_realloc_r+0x44>
 800ec32:	4645      	mov	r5, r8
 800ec34:	e7ec      	b.n	800ec10 <_realloc_r+0x1e>
 800ec36:	42b4      	cmp	r4, r6
 800ec38:	4622      	mov	r2, r4
 800ec3a:	4629      	mov	r1, r5
 800ec3c:	bf28      	it	cs
 800ec3e:	4632      	movcs	r2, r6
 800ec40:	f7fd fdfb 	bl	800c83a <memcpy>
 800ec44:	4629      	mov	r1, r5
 800ec46:	4638      	mov	r0, r7
 800ec48:	f7fe fc86 	bl	800d558 <_free_r>
 800ec4c:	e7f1      	b.n	800ec32 <_realloc_r+0x40>

0800ec4e <__sfputc_r>:
 800ec4e:	6893      	ldr	r3, [r2, #8]
 800ec50:	b410      	push	{r4}
 800ec52:	3b01      	subs	r3, #1
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	6093      	str	r3, [r2, #8]
 800ec58:	da07      	bge.n	800ec6a <__sfputc_r+0x1c>
 800ec5a:	6994      	ldr	r4, [r2, #24]
 800ec5c:	42a3      	cmp	r3, r4
 800ec5e:	db01      	blt.n	800ec64 <__sfputc_r+0x16>
 800ec60:	290a      	cmp	r1, #10
 800ec62:	d102      	bne.n	800ec6a <__sfputc_r+0x1c>
 800ec64:	bc10      	pop	{r4}
 800ec66:	f000 b931 	b.w	800eecc <__swbuf_r>
 800ec6a:	6813      	ldr	r3, [r2, #0]
 800ec6c:	1c58      	adds	r0, r3, #1
 800ec6e:	6010      	str	r0, [r2, #0]
 800ec70:	7019      	strb	r1, [r3, #0]
 800ec72:	4608      	mov	r0, r1
 800ec74:	bc10      	pop	{r4}
 800ec76:	4770      	bx	lr

0800ec78 <__sfputs_r>:
 800ec78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec7a:	4606      	mov	r6, r0
 800ec7c:	460f      	mov	r7, r1
 800ec7e:	4614      	mov	r4, r2
 800ec80:	18d5      	adds	r5, r2, r3
 800ec82:	42ac      	cmp	r4, r5
 800ec84:	d101      	bne.n	800ec8a <__sfputs_r+0x12>
 800ec86:	2000      	movs	r0, #0
 800ec88:	e007      	b.n	800ec9a <__sfputs_r+0x22>
 800ec8a:	463a      	mov	r2, r7
 800ec8c:	4630      	mov	r0, r6
 800ec8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec92:	f7ff ffdc 	bl	800ec4e <__sfputc_r>
 800ec96:	1c43      	adds	r3, r0, #1
 800ec98:	d1f3      	bne.n	800ec82 <__sfputs_r+0xa>
 800ec9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ec9c <_vfiprintf_r>:
 800ec9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eca0:	460d      	mov	r5, r1
 800eca2:	4614      	mov	r4, r2
 800eca4:	4698      	mov	r8, r3
 800eca6:	4606      	mov	r6, r0
 800eca8:	b09d      	sub	sp, #116	@ 0x74
 800ecaa:	b118      	cbz	r0, 800ecb4 <_vfiprintf_r+0x18>
 800ecac:	6a03      	ldr	r3, [r0, #32]
 800ecae:	b90b      	cbnz	r3, 800ecb4 <_vfiprintf_r+0x18>
 800ecb0:	f7fd fc28 	bl	800c504 <__sinit>
 800ecb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecb6:	07d9      	lsls	r1, r3, #31
 800ecb8:	d405      	bmi.n	800ecc6 <_vfiprintf_r+0x2a>
 800ecba:	89ab      	ldrh	r3, [r5, #12]
 800ecbc:	059a      	lsls	r2, r3, #22
 800ecbe:	d402      	bmi.n	800ecc6 <_vfiprintf_r+0x2a>
 800ecc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecc2:	f7fd fda2 	bl	800c80a <__retarget_lock_acquire_recursive>
 800ecc6:	89ab      	ldrh	r3, [r5, #12]
 800ecc8:	071b      	lsls	r3, r3, #28
 800ecca:	d501      	bpl.n	800ecd0 <_vfiprintf_r+0x34>
 800eccc:	692b      	ldr	r3, [r5, #16]
 800ecce:	b99b      	cbnz	r3, 800ecf8 <_vfiprintf_r+0x5c>
 800ecd0:	4629      	mov	r1, r5
 800ecd2:	4630      	mov	r0, r6
 800ecd4:	f000 f938 	bl	800ef48 <__swsetup_r>
 800ecd8:	b170      	cbz	r0, 800ecf8 <_vfiprintf_r+0x5c>
 800ecda:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecdc:	07dc      	lsls	r4, r3, #31
 800ecde:	d504      	bpl.n	800ecea <_vfiprintf_r+0x4e>
 800ece0:	f04f 30ff 	mov.w	r0, #4294967295
 800ece4:	b01d      	add	sp, #116	@ 0x74
 800ece6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecea:	89ab      	ldrh	r3, [r5, #12]
 800ecec:	0598      	lsls	r0, r3, #22
 800ecee:	d4f7      	bmi.n	800ece0 <_vfiprintf_r+0x44>
 800ecf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecf2:	f7fd fd8b 	bl	800c80c <__retarget_lock_release_recursive>
 800ecf6:	e7f3      	b.n	800ece0 <_vfiprintf_r+0x44>
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecfc:	2320      	movs	r3, #32
 800ecfe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed02:	2330      	movs	r3, #48	@ 0x30
 800ed04:	f04f 0901 	mov.w	r9, #1
 800ed08:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed0c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800eeb8 <_vfiprintf_r+0x21c>
 800ed10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed14:	4623      	mov	r3, r4
 800ed16:	469a      	mov	sl, r3
 800ed18:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed1c:	b10a      	cbz	r2, 800ed22 <_vfiprintf_r+0x86>
 800ed1e:	2a25      	cmp	r2, #37	@ 0x25
 800ed20:	d1f9      	bne.n	800ed16 <_vfiprintf_r+0x7a>
 800ed22:	ebba 0b04 	subs.w	fp, sl, r4
 800ed26:	d00b      	beq.n	800ed40 <_vfiprintf_r+0xa4>
 800ed28:	465b      	mov	r3, fp
 800ed2a:	4622      	mov	r2, r4
 800ed2c:	4629      	mov	r1, r5
 800ed2e:	4630      	mov	r0, r6
 800ed30:	f7ff ffa2 	bl	800ec78 <__sfputs_r>
 800ed34:	3001      	adds	r0, #1
 800ed36:	f000 80a7 	beq.w	800ee88 <_vfiprintf_r+0x1ec>
 800ed3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed3c:	445a      	add	r2, fp
 800ed3e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed40:	f89a 3000 	ldrb.w	r3, [sl]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	f000 809f 	beq.w	800ee88 <_vfiprintf_r+0x1ec>
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ed50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed54:	f10a 0a01 	add.w	sl, sl, #1
 800ed58:	9304      	str	r3, [sp, #16]
 800ed5a:	9307      	str	r3, [sp, #28]
 800ed5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed60:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed62:	4654      	mov	r4, sl
 800ed64:	2205      	movs	r2, #5
 800ed66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed6a:	4853      	ldr	r0, [pc, #332]	@ (800eeb8 <_vfiprintf_r+0x21c>)
 800ed6c:	f7fd fd57 	bl	800c81e <memchr>
 800ed70:	9a04      	ldr	r2, [sp, #16]
 800ed72:	b9d8      	cbnz	r0, 800edac <_vfiprintf_r+0x110>
 800ed74:	06d1      	lsls	r1, r2, #27
 800ed76:	bf44      	itt	mi
 800ed78:	2320      	movmi	r3, #32
 800ed7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed7e:	0713      	lsls	r3, r2, #28
 800ed80:	bf44      	itt	mi
 800ed82:	232b      	movmi	r3, #43	@ 0x2b
 800ed84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed88:	f89a 3000 	ldrb.w	r3, [sl]
 800ed8c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed8e:	d015      	beq.n	800edbc <_vfiprintf_r+0x120>
 800ed90:	4654      	mov	r4, sl
 800ed92:	2000      	movs	r0, #0
 800ed94:	f04f 0c0a 	mov.w	ip, #10
 800ed98:	9a07      	ldr	r2, [sp, #28]
 800ed9a:	4621      	mov	r1, r4
 800ed9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eda0:	3b30      	subs	r3, #48	@ 0x30
 800eda2:	2b09      	cmp	r3, #9
 800eda4:	d94b      	bls.n	800ee3e <_vfiprintf_r+0x1a2>
 800eda6:	b1b0      	cbz	r0, 800edd6 <_vfiprintf_r+0x13a>
 800eda8:	9207      	str	r2, [sp, #28]
 800edaa:	e014      	b.n	800edd6 <_vfiprintf_r+0x13a>
 800edac:	eba0 0308 	sub.w	r3, r0, r8
 800edb0:	fa09 f303 	lsl.w	r3, r9, r3
 800edb4:	4313      	orrs	r3, r2
 800edb6:	46a2      	mov	sl, r4
 800edb8:	9304      	str	r3, [sp, #16]
 800edba:	e7d2      	b.n	800ed62 <_vfiprintf_r+0xc6>
 800edbc:	9b03      	ldr	r3, [sp, #12]
 800edbe:	1d19      	adds	r1, r3, #4
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	9103      	str	r1, [sp, #12]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	bfbb      	ittet	lt
 800edc8:	425b      	neglt	r3, r3
 800edca:	f042 0202 	orrlt.w	r2, r2, #2
 800edce:	9307      	strge	r3, [sp, #28]
 800edd0:	9307      	strlt	r3, [sp, #28]
 800edd2:	bfb8      	it	lt
 800edd4:	9204      	strlt	r2, [sp, #16]
 800edd6:	7823      	ldrb	r3, [r4, #0]
 800edd8:	2b2e      	cmp	r3, #46	@ 0x2e
 800edda:	d10a      	bne.n	800edf2 <_vfiprintf_r+0x156>
 800eddc:	7863      	ldrb	r3, [r4, #1]
 800edde:	2b2a      	cmp	r3, #42	@ 0x2a
 800ede0:	d132      	bne.n	800ee48 <_vfiprintf_r+0x1ac>
 800ede2:	9b03      	ldr	r3, [sp, #12]
 800ede4:	3402      	adds	r4, #2
 800ede6:	1d1a      	adds	r2, r3, #4
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	9203      	str	r2, [sp, #12]
 800edec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800edf0:	9305      	str	r3, [sp, #20]
 800edf2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800eebc <_vfiprintf_r+0x220>
 800edf6:	2203      	movs	r2, #3
 800edf8:	4650      	mov	r0, sl
 800edfa:	7821      	ldrb	r1, [r4, #0]
 800edfc:	f7fd fd0f 	bl	800c81e <memchr>
 800ee00:	b138      	cbz	r0, 800ee12 <_vfiprintf_r+0x176>
 800ee02:	2240      	movs	r2, #64	@ 0x40
 800ee04:	9b04      	ldr	r3, [sp, #16]
 800ee06:	eba0 000a 	sub.w	r0, r0, sl
 800ee0a:	4082      	lsls	r2, r0
 800ee0c:	4313      	orrs	r3, r2
 800ee0e:	3401      	adds	r4, #1
 800ee10:	9304      	str	r3, [sp, #16]
 800ee12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee16:	2206      	movs	r2, #6
 800ee18:	4829      	ldr	r0, [pc, #164]	@ (800eec0 <_vfiprintf_r+0x224>)
 800ee1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee1e:	f7fd fcfe 	bl	800c81e <memchr>
 800ee22:	2800      	cmp	r0, #0
 800ee24:	d03f      	beq.n	800eea6 <_vfiprintf_r+0x20a>
 800ee26:	4b27      	ldr	r3, [pc, #156]	@ (800eec4 <_vfiprintf_r+0x228>)
 800ee28:	bb1b      	cbnz	r3, 800ee72 <_vfiprintf_r+0x1d6>
 800ee2a:	9b03      	ldr	r3, [sp, #12]
 800ee2c:	3307      	adds	r3, #7
 800ee2e:	f023 0307 	bic.w	r3, r3, #7
 800ee32:	3308      	adds	r3, #8
 800ee34:	9303      	str	r3, [sp, #12]
 800ee36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee38:	443b      	add	r3, r7
 800ee3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee3c:	e76a      	b.n	800ed14 <_vfiprintf_r+0x78>
 800ee3e:	460c      	mov	r4, r1
 800ee40:	2001      	movs	r0, #1
 800ee42:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee46:	e7a8      	b.n	800ed9a <_vfiprintf_r+0xfe>
 800ee48:	2300      	movs	r3, #0
 800ee4a:	f04f 0c0a 	mov.w	ip, #10
 800ee4e:	4619      	mov	r1, r3
 800ee50:	3401      	adds	r4, #1
 800ee52:	9305      	str	r3, [sp, #20]
 800ee54:	4620      	mov	r0, r4
 800ee56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee5a:	3a30      	subs	r2, #48	@ 0x30
 800ee5c:	2a09      	cmp	r2, #9
 800ee5e:	d903      	bls.n	800ee68 <_vfiprintf_r+0x1cc>
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d0c6      	beq.n	800edf2 <_vfiprintf_r+0x156>
 800ee64:	9105      	str	r1, [sp, #20]
 800ee66:	e7c4      	b.n	800edf2 <_vfiprintf_r+0x156>
 800ee68:	4604      	mov	r4, r0
 800ee6a:	2301      	movs	r3, #1
 800ee6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee70:	e7f0      	b.n	800ee54 <_vfiprintf_r+0x1b8>
 800ee72:	ab03      	add	r3, sp, #12
 800ee74:	9300      	str	r3, [sp, #0]
 800ee76:	462a      	mov	r2, r5
 800ee78:	4630      	mov	r0, r6
 800ee7a:	4b13      	ldr	r3, [pc, #76]	@ (800eec8 <_vfiprintf_r+0x22c>)
 800ee7c:	a904      	add	r1, sp, #16
 800ee7e:	f7fc fef9 	bl	800bc74 <_printf_float>
 800ee82:	4607      	mov	r7, r0
 800ee84:	1c78      	adds	r0, r7, #1
 800ee86:	d1d6      	bne.n	800ee36 <_vfiprintf_r+0x19a>
 800ee88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee8a:	07d9      	lsls	r1, r3, #31
 800ee8c:	d405      	bmi.n	800ee9a <_vfiprintf_r+0x1fe>
 800ee8e:	89ab      	ldrh	r3, [r5, #12]
 800ee90:	059a      	lsls	r2, r3, #22
 800ee92:	d402      	bmi.n	800ee9a <_vfiprintf_r+0x1fe>
 800ee94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ee96:	f7fd fcb9 	bl	800c80c <__retarget_lock_release_recursive>
 800ee9a:	89ab      	ldrh	r3, [r5, #12]
 800ee9c:	065b      	lsls	r3, r3, #25
 800ee9e:	f53f af1f 	bmi.w	800ece0 <_vfiprintf_r+0x44>
 800eea2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eea4:	e71e      	b.n	800ece4 <_vfiprintf_r+0x48>
 800eea6:	ab03      	add	r3, sp, #12
 800eea8:	9300      	str	r3, [sp, #0]
 800eeaa:	462a      	mov	r2, r5
 800eeac:	4630      	mov	r0, r6
 800eeae:	4b06      	ldr	r3, [pc, #24]	@ (800eec8 <_vfiprintf_r+0x22c>)
 800eeb0:	a904      	add	r1, sp, #16
 800eeb2:	f7fd f97d 	bl	800c1b0 <_printf_i>
 800eeb6:	e7e4      	b.n	800ee82 <_vfiprintf_r+0x1e6>
 800eeb8:	0800fae2 	.word	0x0800fae2
 800eebc:	0800fae8 	.word	0x0800fae8
 800eec0:	0800faec 	.word	0x0800faec
 800eec4:	0800bc75 	.word	0x0800bc75
 800eec8:	0800ec79 	.word	0x0800ec79

0800eecc <__swbuf_r>:
 800eecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eece:	460e      	mov	r6, r1
 800eed0:	4614      	mov	r4, r2
 800eed2:	4605      	mov	r5, r0
 800eed4:	b118      	cbz	r0, 800eede <__swbuf_r+0x12>
 800eed6:	6a03      	ldr	r3, [r0, #32]
 800eed8:	b90b      	cbnz	r3, 800eede <__swbuf_r+0x12>
 800eeda:	f7fd fb13 	bl	800c504 <__sinit>
 800eede:	69a3      	ldr	r3, [r4, #24]
 800eee0:	60a3      	str	r3, [r4, #8]
 800eee2:	89a3      	ldrh	r3, [r4, #12]
 800eee4:	071a      	lsls	r2, r3, #28
 800eee6:	d501      	bpl.n	800eeec <__swbuf_r+0x20>
 800eee8:	6923      	ldr	r3, [r4, #16]
 800eeea:	b943      	cbnz	r3, 800eefe <__swbuf_r+0x32>
 800eeec:	4621      	mov	r1, r4
 800eeee:	4628      	mov	r0, r5
 800eef0:	f000 f82a 	bl	800ef48 <__swsetup_r>
 800eef4:	b118      	cbz	r0, 800eefe <__swbuf_r+0x32>
 800eef6:	f04f 37ff 	mov.w	r7, #4294967295
 800eefa:	4638      	mov	r0, r7
 800eefc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eefe:	6823      	ldr	r3, [r4, #0]
 800ef00:	6922      	ldr	r2, [r4, #16]
 800ef02:	b2f6      	uxtb	r6, r6
 800ef04:	1a98      	subs	r0, r3, r2
 800ef06:	6963      	ldr	r3, [r4, #20]
 800ef08:	4637      	mov	r7, r6
 800ef0a:	4283      	cmp	r3, r0
 800ef0c:	dc05      	bgt.n	800ef1a <__swbuf_r+0x4e>
 800ef0e:	4621      	mov	r1, r4
 800ef10:	4628      	mov	r0, r5
 800ef12:	f7ff fdef 	bl	800eaf4 <_fflush_r>
 800ef16:	2800      	cmp	r0, #0
 800ef18:	d1ed      	bne.n	800eef6 <__swbuf_r+0x2a>
 800ef1a:	68a3      	ldr	r3, [r4, #8]
 800ef1c:	3b01      	subs	r3, #1
 800ef1e:	60a3      	str	r3, [r4, #8]
 800ef20:	6823      	ldr	r3, [r4, #0]
 800ef22:	1c5a      	adds	r2, r3, #1
 800ef24:	6022      	str	r2, [r4, #0]
 800ef26:	701e      	strb	r6, [r3, #0]
 800ef28:	6962      	ldr	r2, [r4, #20]
 800ef2a:	1c43      	adds	r3, r0, #1
 800ef2c:	429a      	cmp	r2, r3
 800ef2e:	d004      	beq.n	800ef3a <__swbuf_r+0x6e>
 800ef30:	89a3      	ldrh	r3, [r4, #12]
 800ef32:	07db      	lsls	r3, r3, #31
 800ef34:	d5e1      	bpl.n	800eefa <__swbuf_r+0x2e>
 800ef36:	2e0a      	cmp	r6, #10
 800ef38:	d1df      	bne.n	800eefa <__swbuf_r+0x2e>
 800ef3a:	4621      	mov	r1, r4
 800ef3c:	4628      	mov	r0, r5
 800ef3e:	f7ff fdd9 	bl	800eaf4 <_fflush_r>
 800ef42:	2800      	cmp	r0, #0
 800ef44:	d0d9      	beq.n	800eefa <__swbuf_r+0x2e>
 800ef46:	e7d6      	b.n	800eef6 <__swbuf_r+0x2a>

0800ef48 <__swsetup_r>:
 800ef48:	b538      	push	{r3, r4, r5, lr}
 800ef4a:	4b29      	ldr	r3, [pc, #164]	@ (800eff0 <__swsetup_r+0xa8>)
 800ef4c:	4605      	mov	r5, r0
 800ef4e:	6818      	ldr	r0, [r3, #0]
 800ef50:	460c      	mov	r4, r1
 800ef52:	b118      	cbz	r0, 800ef5c <__swsetup_r+0x14>
 800ef54:	6a03      	ldr	r3, [r0, #32]
 800ef56:	b90b      	cbnz	r3, 800ef5c <__swsetup_r+0x14>
 800ef58:	f7fd fad4 	bl	800c504 <__sinit>
 800ef5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef60:	0719      	lsls	r1, r3, #28
 800ef62:	d422      	bmi.n	800efaa <__swsetup_r+0x62>
 800ef64:	06da      	lsls	r2, r3, #27
 800ef66:	d407      	bmi.n	800ef78 <__swsetup_r+0x30>
 800ef68:	2209      	movs	r2, #9
 800ef6a:	602a      	str	r2, [r5, #0]
 800ef6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef70:	f04f 30ff 	mov.w	r0, #4294967295
 800ef74:	81a3      	strh	r3, [r4, #12]
 800ef76:	e033      	b.n	800efe0 <__swsetup_r+0x98>
 800ef78:	0758      	lsls	r0, r3, #29
 800ef7a:	d512      	bpl.n	800efa2 <__swsetup_r+0x5a>
 800ef7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ef7e:	b141      	cbz	r1, 800ef92 <__swsetup_r+0x4a>
 800ef80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ef84:	4299      	cmp	r1, r3
 800ef86:	d002      	beq.n	800ef8e <__swsetup_r+0x46>
 800ef88:	4628      	mov	r0, r5
 800ef8a:	f7fe fae5 	bl	800d558 <_free_r>
 800ef8e:	2300      	movs	r3, #0
 800ef90:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef92:	89a3      	ldrh	r3, [r4, #12]
 800ef94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ef98:	81a3      	strh	r3, [r4, #12]
 800ef9a:	2300      	movs	r3, #0
 800ef9c:	6063      	str	r3, [r4, #4]
 800ef9e:	6923      	ldr	r3, [r4, #16]
 800efa0:	6023      	str	r3, [r4, #0]
 800efa2:	89a3      	ldrh	r3, [r4, #12]
 800efa4:	f043 0308 	orr.w	r3, r3, #8
 800efa8:	81a3      	strh	r3, [r4, #12]
 800efaa:	6923      	ldr	r3, [r4, #16]
 800efac:	b94b      	cbnz	r3, 800efc2 <__swsetup_r+0x7a>
 800efae:	89a3      	ldrh	r3, [r4, #12]
 800efb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800efb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800efb8:	d003      	beq.n	800efc2 <__swsetup_r+0x7a>
 800efba:	4621      	mov	r1, r4
 800efbc:	4628      	mov	r0, r5
 800efbe:	f000 f88a 	bl	800f0d6 <__smakebuf_r>
 800efc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efc6:	f013 0201 	ands.w	r2, r3, #1
 800efca:	d00a      	beq.n	800efe2 <__swsetup_r+0x9a>
 800efcc:	2200      	movs	r2, #0
 800efce:	60a2      	str	r2, [r4, #8]
 800efd0:	6962      	ldr	r2, [r4, #20]
 800efd2:	4252      	negs	r2, r2
 800efd4:	61a2      	str	r2, [r4, #24]
 800efd6:	6922      	ldr	r2, [r4, #16]
 800efd8:	b942      	cbnz	r2, 800efec <__swsetup_r+0xa4>
 800efda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800efde:	d1c5      	bne.n	800ef6c <__swsetup_r+0x24>
 800efe0:	bd38      	pop	{r3, r4, r5, pc}
 800efe2:	0799      	lsls	r1, r3, #30
 800efe4:	bf58      	it	pl
 800efe6:	6962      	ldrpl	r2, [r4, #20]
 800efe8:	60a2      	str	r2, [r4, #8]
 800efea:	e7f4      	b.n	800efd6 <__swsetup_r+0x8e>
 800efec:	2000      	movs	r0, #0
 800efee:	e7f7      	b.n	800efe0 <__swsetup_r+0x98>
 800eff0:	200001dc 	.word	0x200001dc

0800eff4 <_raise_r>:
 800eff4:	291f      	cmp	r1, #31
 800eff6:	b538      	push	{r3, r4, r5, lr}
 800eff8:	4605      	mov	r5, r0
 800effa:	460c      	mov	r4, r1
 800effc:	d904      	bls.n	800f008 <_raise_r+0x14>
 800effe:	2316      	movs	r3, #22
 800f000:	6003      	str	r3, [r0, #0]
 800f002:	f04f 30ff 	mov.w	r0, #4294967295
 800f006:	bd38      	pop	{r3, r4, r5, pc}
 800f008:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f00a:	b112      	cbz	r2, 800f012 <_raise_r+0x1e>
 800f00c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f010:	b94b      	cbnz	r3, 800f026 <_raise_r+0x32>
 800f012:	4628      	mov	r0, r5
 800f014:	f000 f830 	bl	800f078 <_getpid_r>
 800f018:	4622      	mov	r2, r4
 800f01a:	4601      	mov	r1, r0
 800f01c:	4628      	mov	r0, r5
 800f01e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f022:	f000 b817 	b.w	800f054 <_kill_r>
 800f026:	2b01      	cmp	r3, #1
 800f028:	d00a      	beq.n	800f040 <_raise_r+0x4c>
 800f02a:	1c59      	adds	r1, r3, #1
 800f02c:	d103      	bne.n	800f036 <_raise_r+0x42>
 800f02e:	2316      	movs	r3, #22
 800f030:	6003      	str	r3, [r0, #0]
 800f032:	2001      	movs	r0, #1
 800f034:	e7e7      	b.n	800f006 <_raise_r+0x12>
 800f036:	2100      	movs	r1, #0
 800f038:	4620      	mov	r0, r4
 800f03a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f03e:	4798      	blx	r3
 800f040:	2000      	movs	r0, #0
 800f042:	e7e0      	b.n	800f006 <_raise_r+0x12>

0800f044 <raise>:
 800f044:	4b02      	ldr	r3, [pc, #8]	@ (800f050 <raise+0xc>)
 800f046:	4601      	mov	r1, r0
 800f048:	6818      	ldr	r0, [r3, #0]
 800f04a:	f7ff bfd3 	b.w	800eff4 <_raise_r>
 800f04e:	bf00      	nop
 800f050:	200001dc 	.word	0x200001dc

0800f054 <_kill_r>:
 800f054:	b538      	push	{r3, r4, r5, lr}
 800f056:	2300      	movs	r3, #0
 800f058:	4d06      	ldr	r5, [pc, #24]	@ (800f074 <_kill_r+0x20>)
 800f05a:	4604      	mov	r4, r0
 800f05c:	4608      	mov	r0, r1
 800f05e:	4611      	mov	r1, r2
 800f060:	602b      	str	r3, [r5, #0]
 800f062:	f7f6 fac0 	bl	80055e6 <_kill>
 800f066:	1c43      	adds	r3, r0, #1
 800f068:	d102      	bne.n	800f070 <_kill_r+0x1c>
 800f06a:	682b      	ldr	r3, [r5, #0]
 800f06c:	b103      	cbz	r3, 800f070 <_kill_r+0x1c>
 800f06e:	6023      	str	r3, [r4, #0]
 800f070:	bd38      	pop	{r3, r4, r5, pc}
 800f072:	bf00      	nop
 800f074:	20001478 	.word	0x20001478

0800f078 <_getpid_r>:
 800f078:	f7f6 baae 	b.w	80055d8 <_getpid>

0800f07c <_malloc_usable_size_r>:
 800f07c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f080:	1f18      	subs	r0, r3, #4
 800f082:	2b00      	cmp	r3, #0
 800f084:	bfbc      	itt	lt
 800f086:	580b      	ldrlt	r3, [r1, r0]
 800f088:	18c0      	addlt	r0, r0, r3
 800f08a:	4770      	bx	lr

0800f08c <__swhatbuf_r>:
 800f08c:	b570      	push	{r4, r5, r6, lr}
 800f08e:	460c      	mov	r4, r1
 800f090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f094:	4615      	mov	r5, r2
 800f096:	2900      	cmp	r1, #0
 800f098:	461e      	mov	r6, r3
 800f09a:	b096      	sub	sp, #88	@ 0x58
 800f09c:	da0c      	bge.n	800f0b8 <__swhatbuf_r+0x2c>
 800f09e:	89a3      	ldrh	r3, [r4, #12]
 800f0a0:	2100      	movs	r1, #0
 800f0a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f0a6:	bf14      	ite	ne
 800f0a8:	2340      	movne	r3, #64	@ 0x40
 800f0aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f0ae:	2000      	movs	r0, #0
 800f0b0:	6031      	str	r1, [r6, #0]
 800f0b2:	602b      	str	r3, [r5, #0]
 800f0b4:	b016      	add	sp, #88	@ 0x58
 800f0b6:	bd70      	pop	{r4, r5, r6, pc}
 800f0b8:	466a      	mov	r2, sp
 800f0ba:	f000 f849 	bl	800f150 <_fstat_r>
 800f0be:	2800      	cmp	r0, #0
 800f0c0:	dbed      	blt.n	800f09e <__swhatbuf_r+0x12>
 800f0c2:	9901      	ldr	r1, [sp, #4]
 800f0c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f0c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f0cc:	4259      	negs	r1, r3
 800f0ce:	4159      	adcs	r1, r3
 800f0d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f0d4:	e7eb      	b.n	800f0ae <__swhatbuf_r+0x22>

0800f0d6 <__smakebuf_r>:
 800f0d6:	898b      	ldrh	r3, [r1, #12]
 800f0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0da:	079d      	lsls	r5, r3, #30
 800f0dc:	4606      	mov	r6, r0
 800f0de:	460c      	mov	r4, r1
 800f0e0:	d507      	bpl.n	800f0f2 <__smakebuf_r+0x1c>
 800f0e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f0e6:	6023      	str	r3, [r4, #0]
 800f0e8:	6123      	str	r3, [r4, #16]
 800f0ea:	2301      	movs	r3, #1
 800f0ec:	6163      	str	r3, [r4, #20]
 800f0ee:	b003      	add	sp, #12
 800f0f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0f2:	466a      	mov	r2, sp
 800f0f4:	ab01      	add	r3, sp, #4
 800f0f6:	f7ff ffc9 	bl	800f08c <__swhatbuf_r>
 800f0fa:	9f00      	ldr	r7, [sp, #0]
 800f0fc:	4605      	mov	r5, r0
 800f0fe:	4639      	mov	r1, r7
 800f100:	4630      	mov	r0, r6
 800f102:	f7fe fdd5 	bl	800dcb0 <_malloc_r>
 800f106:	b948      	cbnz	r0, 800f11c <__smakebuf_r+0x46>
 800f108:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f10c:	059a      	lsls	r2, r3, #22
 800f10e:	d4ee      	bmi.n	800f0ee <__smakebuf_r+0x18>
 800f110:	f023 0303 	bic.w	r3, r3, #3
 800f114:	f043 0302 	orr.w	r3, r3, #2
 800f118:	81a3      	strh	r3, [r4, #12]
 800f11a:	e7e2      	b.n	800f0e2 <__smakebuf_r+0xc>
 800f11c:	89a3      	ldrh	r3, [r4, #12]
 800f11e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f126:	81a3      	strh	r3, [r4, #12]
 800f128:	9b01      	ldr	r3, [sp, #4]
 800f12a:	6020      	str	r0, [r4, #0]
 800f12c:	b15b      	cbz	r3, 800f146 <__smakebuf_r+0x70>
 800f12e:	4630      	mov	r0, r6
 800f130:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f134:	f000 f81e 	bl	800f174 <_isatty_r>
 800f138:	b128      	cbz	r0, 800f146 <__smakebuf_r+0x70>
 800f13a:	89a3      	ldrh	r3, [r4, #12]
 800f13c:	f023 0303 	bic.w	r3, r3, #3
 800f140:	f043 0301 	orr.w	r3, r3, #1
 800f144:	81a3      	strh	r3, [r4, #12]
 800f146:	89a3      	ldrh	r3, [r4, #12]
 800f148:	431d      	orrs	r5, r3
 800f14a:	81a5      	strh	r5, [r4, #12]
 800f14c:	e7cf      	b.n	800f0ee <__smakebuf_r+0x18>
	...

0800f150 <_fstat_r>:
 800f150:	b538      	push	{r3, r4, r5, lr}
 800f152:	2300      	movs	r3, #0
 800f154:	4d06      	ldr	r5, [pc, #24]	@ (800f170 <_fstat_r+0x20>)
 800f156:	4604      	mov	r4, r0
 800f158:	4608      	mov	r0, r1
 800f15a:	4611      	mov	r1, r2
 800f15c:	602b      	str	r3, [r5, #0]
 800f15e:	f7f6 faa1 	bl	80056a4 <_fstat>
 800f162:	1c43      	adds	r3, r0, #1
 800f164:	d102      	bne.n	800f16c <_fstat_r+0x1c>
 800f166:	682b      	ldr	r3, [r5, #0]
 800f168:	b103      	cbz	r3, 800f16c <_fstat_r+0x1c>
 800f16a:	6023      	str	r3, [r4, #0]
 800f16c:	bd38      	pop	{r3, r4, r5, pc}
 800f16e:	bf00      	nop
 800f170:	20001478 	.word	0x20001478

0800f174 <_isatty_r>:
 800f174:	b538      	push	{r3, r4, r5, lr}
 800f176:	2300      	movs	r3, #0
 800f178:	4d05      	ldr	r5, [pc, #20]	@ (800f190 <_isatty_r+0x1c>)
 800f17a:	4604      	mov	r4, r0
 800f17c:	4608      	mov	r0, r1
 800f17e:	602b      	str	r3, [r5, #0]
 800f180:	f7f6 fa9f 	bl	80056c2 <_isatty>
 800f184:	1c43      	adds	r3, r0, #1
 800f186:	d102      	bne.n	800f18e <_isatty_r+0x1a>
 800f188:	682b      	ldr	r3, [r5, #0]
 800f18a:	b103      	cbz	r3, 800f18e <_isatty_r+0x1a>
 800f18c:	6023      	str	r3, [r4, #0]
 800f18e:	bd38      	pop	{r3, r4, r5, pc}
 800f190:	20001478 	.word	0x20001478

0800f194 <_init>:
 800f194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f196:	bf00      	nop
 800f198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f19a:	bc08      	pop	{r3}
 800f19c:	469e      	mov	lr, r3
 800f19e:	4770      	bx	lr

0800f1a0 <_fini>:
 800f1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1a2:	bf00      	nop
 800f1a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f1a6:	bc08      	pop	{r3}
 800f1a8:	469e      	mov	lr, r3
 800f1aa:	4770      	bx	lr
