# 0 "arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts"
# 45 "arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/sun8i-a83t.dtsi" 1
# 45 "arch/arm/boot/dts/sun8i-a83t.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 46 "arch/arm/boot/dts/sun8i-a83t.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-a83t-ccu.h" 1
# 48 "arch/arm/boot/dts/sun8i-a83t.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-de2.h" 1
# 49 "arch/arm/boot/dts/sun8i-a83t.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/sun8i-r-ccu.h" 1
# 50 "arch/arm/boot/dts/sun8i-a83t.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun8i-a83t-ccu.h" 1
# 51 "arch/arm/boot/dts/sun8i-a83t.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun8i-de2.h" 1
# 52 "arch/arm/boot/dts/sun8i-a83t.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/sun8i-r-ccu.h" 1
# 53 "arch/arm/boot/dts/sun8i-a83t.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <1>;
 #size-cells = <1>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 11>;
   operating-points-v2 = <&cpu0_opp_table>;
   cci-control-port = <&cci_control0>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <0>;
   #cooling-cells = <2>;
  };

  cpu@1 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 11>;
   operating-points-v2 = <&cpu0_opp_table>;
   cci-control-port = <&cci_control0>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <1>;
   #cooling-cells = <2>;
  };

  cpu@2 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 11>;
   operating-points-v2 = <&cpu0_opp_table>;
   cci-control-port = <&cci_control0>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <2>;
   #cooling-cells = <2>;
  };

  cpu@3 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 11>;
   operating-points-v2 = <&cpu0_opp_table>;
   cci-control-port = <&cci_control0>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <3>;
   #cooling-cells = <2>;
  };

  cpu100: cpu@100 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 12>;
   operating-points-v2 = <&cpu1_opp_table>;
   cci-control-port = <&cci_control1>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <0x100>;
   #cooling-cells = <2>;
  };

  cpu@101 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 12>;
   operating-points-v2 = <&cpu1_opp_table>;
   cci-control-port = <&cci_control1>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <0x101>;
   #cooling-cells = <2>;
  };

  cpu@102 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 12>;
   operating-points-v2 = <&cpu1_opp_table>;
   cci-control-port = <&cci_control1>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <0x102>;
   #cooling-cells = <2>;
  };

  cpu@103 {
   compatible = "arm,cortex-a7";
   device_type = "cpu";
   clocks = <&ccu 12>;
   operating-points-v2 = <&cpu1_opp_table>;
   cci-control-port = <&cci_control1>;
   enable-method = "allwinner,sun8i-a83t-smp";
   reg = <0x103>;
   #cooling-cells = <2>;
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;


  osc24M: osc24M_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   clock-accuracy = <50000>;
   clock-output-names = "osc24M";
  };






  osc16M: osc16M_clk {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <16000000>;
   clock-output-names = "osc16M";
  };

  osc16Md512: osc16Md512_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clock-div = <512>;
   clock-mult = <1>;
   clocks = <&osc16M>;
   clock-output-names = "osc16M-d512";
  };
 };

 de: display-engine {
  compatible = "allwinner,sun8i-a83t-display-engine";
  allwinner,pipelines = <&mixer0>, <&mixer1>;
  status = "disabled";
 };

 cpu0_opp_table: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-720000000 {
   opp-hz = /bits/ 64 <720000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-864000000 {
   opp-hz = /bits/ 64 <864000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-912000000 {
   opp-hz = /bits/ 64 <912000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-1128000000 {
   opp-hz = /bits/ 64 <1128000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };
 };

 cpu1_opp_table: opp_table1 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-720000000 {
   opp-hz = /bits/ 64 <720000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-864000000 {
   opp-hz = /bits/ 64 <864000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-912000000 {
   opp-hz = /bits/ 64 <912000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-1128000000 {
   opp-hz = /bits/ 64 <1128000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <840000>;
   clock-latency-ns = <244144>;
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  display_clocks: clock@1000000 {
   compatible = "allwinner,sun8i-a83t-de2-clk";
   reg = <0x01000000 0x100000>;
   clocks = <&ccu 9>,
     <&ccu 40>;
   clock-names = "mod",
          "bus";
   resets = <&ccu 27>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  mixer0: mixer@1100000 {
   compatible = "allwinner,sun8i-a83t-de2-mixer-0";
   reg = <0x01100000 0x100000>;
   clocks = <&display_clocks 0>,
     <&display_clocks 6>;
   clock-names = "bus",
          "mod";
   resets = <&display_clocks 0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    mixer0_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     mixer0_out_tcon0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon0_in_mixer0>;
     };

     mixer0_out_tcon1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon1_in_mixer0>;
     };
    };
   };
  };

  mixer1: mixer@1200000 {
   compatible = "allwinner,sun8i-a83t-de2-mixer-1";
   reg = <0x01200000 0x100000>;
   clocks = <&display_clocks 1>,
     <&display_clocks 7>;
   clock-names = "bus",
          "mod";
   resets = <&display_clocks 2>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    mixer1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     mixer1_out_tcon0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&tcon0_in_mixer1>;
     };

     mixer1_out_tcon1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&tcon1_in_mixer1>;
     };
    };
   };
  };

  cpucfg@1700000 {
   compatible = "allwinner,sun8i-a83t-cpucfg";
   reg = <0x01700000 0x400>;
  };

  cci@1790000 {
   compatible = "arm,cci-400";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x01790000 0x10000>;
   ranges = <0x0 0x01790000 0x10000>;

   cci_control0: slave-if@4000 {
    compatible = "arm,cci-400-ctrl-if";
    interface-type = "ace";
    reg = <0x4000 0x1000>;
   };

   cci_control1: slave-if@5000 {
    compatible = "arm,cci-400-ctrl-if";
    interface-type = "ace";
    reg = <0x5000 0x1000>;
   };

   pmu@9000 {
    compatible = "arm,cci-400-pmu,r1";
    reg = <0x9000 0x5000>;
    interrupts = <0 132 4>,
          <0 133 4>,
          <0 134 4>,
          <0 135 4>,
          <0 151 4>,
          <0 152 4>,
          <0 153 4>,
          <0 154 4>;
   };
  };

  syscon: syscon@1c00000 {
   compatible = "allwinner,sun8i-a83t-system-controller",
    "syscon";
   reg = <0x01c00000 0x1000>;
  };

  dma: dma-controller@1c02000 {
   compatible = "allwinner,sun8i-a83t-dma";
   reg = <0x01c02000 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&ccu 21>;
   resets = <&ccu 7>;
   #dma-cells = <1>;
  };

  tcon0: lcd-controller@1c0c000 {
   compatible = "allwinner,sun8i-a83t-tcon-lcd";
   reg = <0x01c0c000 0x1000>;
   interrupts = <0 86 4>;
   clocks = <&ccu 36>, <&ccu 85>;
   clock-names = "ahb", "tcon-ch0";
   clock-output-names = "tcon-pixel-clock";
   #clock-cells = <0>;
   resets = <&ccu 22>, <&ccu 31>;
   reset-names = "lcd", "lvds";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon0_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon0_in_mixer0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&mixer0_out_tcon0>;
     };

     tcon0_in_mixer1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&mixer1_out_tcon0>;
     };
    };

    tcon0_out: port@1 {
     reg = <1>;
    };
   };
  };

  tcon1: lcd-controller@1c0d000 {
   compatible = "allwinner,sun8i-a83t-tcon-tv";
   reg = <0x01c0d000 0x1000>;
   interrupts = <0 87 4>;
   clocks = <&ccu 37>, <&ccu 86>;
   clock-names = "ahb", "tcon-ch1";
   resets = <&ccu 23>;
   reset-names = "lcd";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    tcon1_in: port@0 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0>;

     tcon1_in_mixer0: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&mixer0_out_tcon1>;
     };

     tcon1_in_mixer1: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&mixer1_out_tcon1>;
     };
    };

    tcon1_out: port@1 {
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <1>;

     tcon1_out_hdmi: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&hdmi_in_tcon1>;
     };
    };
   };
  };

  mmc0: mmc@1c0f000 {
   compatible = "allwinner,sun8i-a83t-mmc",
         "allwinner,sun7i-a20-mmc";
   reg = <0x01c0f000 0x1000>;
   clocks = <&ccu 22>,
     <&ccu 60>,
     <&ccu 62>,
     <&ccu 61>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 8>;
   reset-names = "ahb";
   interrupts = <0 60 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc1: mmc@1c10000 {
   compatible = "allwinner,sun8i-a83t-mmc",
         "allwinner,sun7i-a20-mmc";
   reg = <0x01c10000 0x1000>;
   clocks = <&ccu 23>,
     <&ccu 63>,
     <&ccu 65>,
     <&ccu 64>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 9>;
   reset-names = "ahb";
   interrupts = <0 61 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&mmc1_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mmc2: mmc@1c11000 {
   compatible = "allwinner,sun8i-a83t-emmc";
   reg = <0x01c11000 0x1000>;
   clocks = <&ccu 24>,
     <&ccu 66>,
     <&ccu 68>,
     <&ccu 67>;
   clock-names = "ahb",
          "mmc",
          "output",
          "sample";
   resets = <&ccu 10>;
   reset-names = "ahb";
   interrupts = <0 62 4>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  sid: eeprom@1c14000 {
   compatible = "allwinner,sun8i-a83t-sid";
   reg = <0x1c14000 0x400>;
  };

  usb_otg: usb@1c19000 {
   compatible = "allwinner,sun8i-a83t-musb",
         "allwinner,sun8i-a33-musb";
   reg = <0x01c19000 0x0400>;
   clocks = <&ccu 31>;
   resets = <&ccu 17>;
   interrupts = <0 71 4>;
   interrupt-names = "mc";
   phys = <&usbphy 0>;
   phy-names = "usb";
   extcon = <&usbphy 0>;
   dr_mode = "otg";
   status = "disabled";
  };

  usbphy: phy@1c19400 {
   compatible = "allwinner,sun8i-a83t-usb-phy";
   reg = <0x01c19400 0x10>,
         <0x01c1a800 0x14>,
         <0x01c1b800 0x14>;
   reg-names = "phy_ctrl",
        "pmu1",
        "pmu2";
   clocks = <&ccu 77>,
     <&ccu 78>,
     <&ccu 79>,
     <&ccu 80>;
   clock-names = "usb0_phy",
          "usb1_phy",
          "usb2_phy",
          "usb2_hsic_12M";
   resets = <&ccu 0>,
     <&ccu 1>,
     <&ccu 2>;
   reset-names = "usb0_reset",
          "usb1_reset",
          "usb2_reset";
   status = "disabled";
   #phy-cells = <1>;
  };

  ehci0: usb@1c1a000 {
   compatible = "allwinner,sun8i-a83t-ehci",
         "generic-ehci";
   reg = <0x01c1a000 0x100>;
   interrupts = <0 72 4>;
   clocks = <&ccu 32>;
   resets = <&ccu 18>;
   phys = <&usbphy 1>;
   status = "disabled";
  };

  ohci0: usb@1c1a400 {
   compatible = "allwinner,sun8i-a83t-ohci",
         "generic-ohci";
   reg = <0x01c1a400 0x100>;
   interrupts = <0 73 4>;
   clocks = <&ccu 34>, <&ccu 81>;
   resets = <&ccu 20>;
   phys = <&usbphy 1>;
   status = "disabled";
  };

  ehci1: usb@1c1b000 {
   compatible = "allwinner,sun8i-a83t-ehci",
         "generic-ehci";
   reg = <0x01c1b000 0x100>;
   interrupts = <0 74 4>;
   clocks = <&ccu 33>;
   resets = <&ccu 19>;
   phys = <&usbphy 2>;
   status = "disabled";
  };

  ccu: clock@1c20000 {
   compatible = "allwinner,sun8i-a83t-ccu";
   reg = <0x01c20000 0x400>;
   clocks = <&osc24M>, <&osc16Md512>;
   clock-names = "hosc", "losc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  pio: pinctrl@1c20800 {
   compatible = "allwinner,sun8i-a83t-pinctrl";
   interrupts = <0 15 4>,
         <0 17 4>,
         <0 100 4>;
   reg = <0x01c20800 0x400>;
   clocks = <&ccu 45>, <&osc24M>, <&osc16Md512>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <3>;
   #gpio-cells = <3>;

   emac_rgmii_pins: emac-rgmii-pins {
    pins = "PD2", "PD3", "PD4", "PD5", "PD6", "PD7",
           "PD11", "PD12", "PD13", "PD14", "PD18",
           "PD19", "PD21", "PD22", "PD23";
    function = "gmac";




    drive-strength = <40>;
   };

   hdmi_pins: hdmi-pins {
    pins = "PH6", "PH7", "PH8";
    function = "hdmi";
   };

   i2c0_pins: i2c0-pins {
    pins = "PH0", "PH1";
    function = "i2c0";
   };

   i2c1_pins: i2c1-pins {
    pins = "PH2", "PH3";
    function = "i2c1";
   };

   /omit-if-no-ref/
   i2c2_pe_pins: i2c2-pe-pins {
    pins = "PE14", "PE15";
    function = "i2c2";
   };

   i2c2_ph_pins: i2c2-ph-pins {
    pins = "PH4", "PH5";
    function = "i2c2";
   };

   i2s1_pins: i2s1-pins {

    pins = "PG10", "PG11", "PG12", "PG13";
    function = "i2s1";
   };

   lcd_lvds_pins: lcd-lvds-pins {
    pins = "PD18", "PD19", "PD20", "PD21", "PD22",
           "PD23", "PD24", "PD25", "PD26", "PD27";
    function = "lvds0";
   };

   mmc0_pins: mmc0-pins {
    pins = "PF0", "PF1", "PF2",
           "PF3", "PF4", "PF5";
    function = "mmc0";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc1_pins: mmc1-pins {
    pins = "PG0", "PG1", "PG2",
           "PG3", "PG4", "PG5";
    function = "mmc1";
    drive-strength = <30>;
    bias-pull-up;
   };

   mmc2_8bit_emmc_pins: mmc2-8bit-emmc-pins {
    pins = "PC5", "PC6", "PC8", "PC9",
           "PC10", "PC11", "PC12", "PC13",
           "PC14", "PC15", "PC16";
    function = "mmc2";
    drive-strength = <30>;
    bias-pull-up;
   };

   pwm_pin: pwm-pin {
    pins = "PD28";
    function = "pwm";
   };

   spdif_tx_pin: spdif-tx-pin {
    pins = "PE18";
    function = "spdif";
   };

   uart0_pb_pins: uart0-pb-pins {
    pins = "PB9", "PB10";
    function = "uart0";
   };

   uart0_pf_pins: uart0-pf-pins {
    pins = "PF2", "PF4";
    function = "uart0";
   };

   uart1_pins: uart1-pins {
    pins = "PG6", "PG7";
    function = "uart1";
   };

   uart1_rts_cts_pins: uart1-rts-cts-pins {
    pins = "PG8", "PG9";
    function = "uart1";
   };

   /omit-if-no-ref/
   uart2_pb_pins: uart2-pb-pins {
    pins = "PB0", "PB1";
    function = "uart2";
   };
  };

  timer@1c20c00 {
   compatible = "allwinner,sun4i-a10-timer";
   reg = <0x01c20c00 0xa0>;
   interrupts = <0 18 4>,
         <0 19 4>;
   clocks = <&osc24M>;
  };

  watchdog@1c20ca0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x01c20ca0 0x20>;
   interrupts = <0 25 4>;
   clocks = <&osc24M>;
  };

  spdif: spdif@1c21000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-a83t-spdif",
         "allwinner,sun8i-h3-spdif";
   reg = <0x01c21000 0x400>;
   interrupts = <0 12 4>;
   clocks = <&ccu 44>, <&ccu 76>;
   resets = <&ccu 32>;
   clock-names = "apb", "spdif";
   dmas = <&dma 2>;
   dma-names = "tx";
   pinctrl-names = "default";
   pinctrl-0 = <&spdif_tx_pin>;
   status = "disabled";
  };

  i2s0: i2s@1c22000 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-a83t-i2s";
   reg = <0x01c22000 0x400>;
   interrupts = <0 13 4>;
   clocks = <&ccu 46>, <&ccu 72>;
   clock-names = "apb", "mod";
   dmas = <&dma 3>, <&dma 3>;
   resets = <&ccu 33>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  i2s1: i2s@1c22400 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-a83t-i2s";
   reg = <0x01c22400 0x400>;
   interrupts = <0 14 4>;
   clocks = <&ccu 47>, <&ccu 73>;
   clock-names = "apb", "mod";
   dmas = <&dma 4>, <&dma 4>;
   resets = <&ccu 34>;
   dma-names = "rx", "tx";
   pinctrl-names = "default";
   pinctrl-0 = <&i2s1_pins>;
   status = "disabled";
  };

  i2s2: i2s@1c22800 {
   #sound-dai-cells = <0>;
   compatible = "allwinner,sun8i-a83t-i2s";
   reg = <0x01c22800 0x400>;
   interrupts = <0 99 4>;
   clocks = <&ccu 48>, <&ccu 74>;
   clock-names = "apb", "mod";
   dmas = <&dma 27>;
   resets = <&ccu 35>;
   dma-names = "tx";
   status = "disabled";
  };

  pwm: pwm@1c21400 {
   compatible = "allwinner,sun8i-a83t-pwm",
         "allwinner,sun8i-h3-pwm";
   reg = <0x01c21400 0x400>;
   clocks = <&osc24M>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  uart0: serial@1c28000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28000 0x400>;
   interrupts = <0 0 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 53>;
   resets = <&ccu 40>;
   status = "disabled";
  };

  uart1: serial@1c28400 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28400 0x400>;
   interrupts = <0 1 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 54>;
   resets = <&ccu 41>;
   status = "disabled";
  };

  uart2: serial@1c28800 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28800 0x400>;
   interrupts = <0 2 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 55>;
   resets = <&ccu 42>;
   status = "disabled";
  };

  uart3: serial@1c28c00 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c28c00 0x400>;
   interrupts = <0 3 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 56>;
   resets = <&ccu 43>;
   status = "disabled";
  };

  uart4: serial@1c29000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x01c29000 0x400>;
   interrupts = <0 4 4>;
   reg-shift = <2>;
   reg-io-width = <4>;
   clocks = <&ccu 57>;
   resets = <&ccu 44>;
   status = "disabled";
  };

  i2c0: i2c@1c2ac00 {
   compatible = "allwinner,sun8i-a83t-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x01c2ac00 0x400>;
   interrupts = <0 6 4>;
   clocks = <&ccu 50>;
   resets = <&ccu 37>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c0_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@1c2b000 {
   compatible = "allwinner,sun8i-a83t-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b000 0x400>;
   interrupts = <0 7 4>;
   clocks = <&ccu 51>;
   resets = <&ccu 38>;
   pinctrl-names = "default";
   pinctrl-0 = <&i2c1_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@1c2b400 {
   compatible = "allwinner,sun8i-a83t-i2c",
         "allwinner,sun6i-a31-i2c";
   reg = <0x01c2b400 0x400>;
   interrupts = <0 8 4>;
   clocks = <&ccu 52>;
   resets = <&ccu 39>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  emac: ethernet@1c30000 {
   compatible = "allwinner,sun8i-a83t-emac";
   syscon = <&syscon>;
   reg = <0x01c30000 0x104>;
   interrupts = <0 82 4>;
   interrupt-names = "macirq";
   resets = <&ccu 13>;
   reset-names = "stmmaceth";
   clocks = <&ccu 27>;
   clock-names = "stmmaceth";
   status = "disabled";

   mdio: mdio {
    compatible = "snps,dwmac-mdio";
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  gic: interrupt-controller@1c81000 {
   compatible = "arm,gic-400";
   reg = <0x01c81000 0x1000>,
         <0x01c82000 0x2000>,
         <0x01c84000 0x2000>,
         <0x01c86000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 ((((1 << (8)) - 1) << 8) | 4)>;
  };

  hdmi: hdmi@1ee0000 {
   compatible = "allwinner,sun8i-a83t-dw-hdmi";
   reg = <0x01ee0000 0x10000>;
   reg-io-width = <1>;
   interrupts = <0 88 4>;
   clocks = <&ccu 39>, <&ccu 94>,
     <&ccu 93>;
   clock-names = "iahb", "isfr", "tmds";
   resets = <&ccu 26>;
   reset-names = "ctrl";
   phys = <&hdmi_phy>;
   phy-names = "hdmi-phy";
   pinctrl-names = "default";
   pinctrl-0 = <&hdmi_pins>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    hdmi_in: port@0 {
     reg = <0>;

     hdmi_in_tcon1: endpoint {
      remote-endpoint = <&tcon1_out_hdmi>;
     };
    };

    hdmi_out: port@1 {
     reg = <1>;
    };
   };
  };

  hdmi_phy: hdmi-phy@1ef0000 {
   compatible = "allwinner,sun8i-a83t-hdmi-phy";
   reg = <0x01ef0000 0x10000>;
   clocks = <&ccu 39>, <&ccu 94>;
   clock-names = "bus", "mod";
   resets = <&ccu 25>;
   reset-names = "phy";
   #phy-cells = <0>;
  };

  r_intc: interrupt-controller@1f00c00 {
   compatible = "allwinner,sun8i-a83t-r-intc",
         "allwinner,sun6i-a31-r-intc";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x01f00c00 0x400>;
   interrupts = <0 32 4>;
  };

  r_ccu: clock@1f01400 {
   compatible = "allwinner,sun8i-a83t-r-ccu";
   reg = <0x01f01400 0x400>;
   clocks = <&osc24M>, <&osc16Md512>, <&osc16M>,
     <&ccu 6>;
   clock-names = "hosc", "losc", "iosc", "pll-periph";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  r_cpucfg@1f01c00 {
   compatible = "allwinner,sun8i-a83t-r-cpucfg";
   reg = <0x1f01c00 0x400>;
  };

  r_cir: ir@1f02000 {
   compatible = "allwinner,sun8i-a83t-ir",
    "allwinner,sun5i-a13-ir";
   clocks = <&r_ccu 4>, <&r_ccu 11>;
   clock-names = "apb", "ir";
   resets = <&r_ccu 0>;
   interrupts = <0 37 4>;
   reg = <0x01f02000 0x400>;
   pinctrl-names = "default";
   pinctrl-0 = <&r_cir_pin>;
   status = "disabled";
  };

  r_lradc: lradc@1f03c00 {
   compatible = "allwinner,sun8i-a83t-r-lradc";
   reg = <0x01f03c00 0x100>;
   interrupts = <0 42 4>;
   status = "disabled";
  };

  r_pio: pinctrl@1f02c00 {
   compatible = "allwinner,sun8i-a83t-r-pinctrl";
   reg = <0x01f02c00 0x400>;
   interrupts = <0 45 4>;
   clocks = <&r_ccu 3>, <&osc24M>,
     <&osc16Md512>;
   clock-names = "apb", "hosc", "losc";
   gpio-controller;
   #gpio-cells = <3>;
   interrupt-controller;
   #interrupt-cells = <3>;

   r_cir_pin: r-cir-pin {
    pins = "PL12";
    function = "s_cir_rx";
   };

   r_rsb_pins: r-rsb-pins {
    pins = "PL0", "PL1";
    function = "s_rsb";
    drive-strength = <20>;
    bias-pull-up;
   };
  };

  r_rsb: rsb@1f03400 {
   compatible = "allwinner,sun8i-a83t-rsb",
         "allwinner,sun8i-a23-rsb";
   reg = <0x01f03400 0x400>;
   interrupts = <0 39 4>;
   clocks = <&r_ccu 6>;
   clock-frequency = <3000000>;
   resets = <&r_ccu 2>;
   pinctrl-names = "default";
   pinctrl-0 = <&r_rsb_pins>;
   status = "disabled";
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };
};
# 47 "arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 49 "arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts" 2

/ {
 model = "Banana Pi BPI-M3";
 compatible = "sinovoip,bpi-m3", "allwinner,sun8i-a83t";

 aliases {
  ethernet0 = &emac;
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 connector {
  compatible = "hdmi-connector";
  type = "a";

  port {
   hdmi_con_in: endpoint {
    remote-endpoint = <&hdmi_out_con>;
   };
  };
 };

 leds {
  compatible = "gpio-leds";

  blue {
   label = "bananapi-m3:blue:usr";
   gpios = <&axp_gpio 1 0>;
  };

  green {
   label = "bananapi-m3:green:usr";
   gpios = <&axp_gpio 0 0>;
  };
 };

 reg_usb1_vbus: reg-usb1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "usb1-vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&pio 3 24 0>;
 };

 wifi_pwrseq: wifi_pwrseq {
  compatible = "mmc-pwrseq-simple";
  clocks = <&ac100_rtc 1>;
  clock-names = "ext_clock";

  assigned-clocks = <&ac100_rtc 1>;
  assigned-clock-rates = <32768>;

  reset-gpios = <&r_pio 0 2 1>;
 };
};

&cpu0 {
 cpu-supply = <&reg_dcdc2>;
};

&cpu100 {
 cpu-supply = <&reg_dcdc3>;
};

&de {
 status = "okay";
};

&ehci0 {

 status = "okay";


};

&emac {
 pinctrl-names = "default";
 pinctrl-0 = <&emac_rgmii_pins>;
 phy-supply = <&reg_sw>;
 phy-handle = <&rgmii_phy>;
 phy-mode = "rgmii";
 allwinner,rx-delay-ps = <700>;
 allwinner,tx-delay-ps = <700>;
 status = "okay";
};

&hdmi {
 status = "okay";
};

&hdmi_out {
 hdmi_out_con: endpoint {
  remote-endpoint = <&hdmi_con_in>;
 };
};

&mdio {
 rgmii_phy: ethernet-phy@1 {
  compatible = "ethernet-phy-ieee802.3-c22";
  reg = <1>;
 };
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins>;
 vmmc-supply = <&reg_dcdc1>;
 bus-width = <4>;
 cd-gpios = <&pio 5 6 1>;
 status = "okay";
};

&mmc1 {
 vmmc-supply = <&reg_dldo1>;
 vqmmc-supply = <&reg_dldo1>;
 mmc-pwrseq = <&wifi_pwrseq>;
 bus-width = <4>;
 non-removable;
 status = "okay";

 brcmf: wifi@1 {
  reg = <1>;
  compatible = "brcm,bcm4329-fmac";
  interrupt-parent = <&r_pio>;
  interrupts = <0 3 8>;
  interrupt-names = "host-wake";
 };
};

&mmc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_8bit_emmc_pins>;
 vmmc-supply = <&reg_dcdc1>;
 vqmmc-supply = <&reg_dcdc1>;
 bus-width = <8>;
 non-removable;
 cap-mmc-hw-reset;
 status = "okay";
};

&r_cir {
 clock-frequency = <3000000>;
 status = "okay";
};

&r_rsb {
 status = "okay";

 axp81x: pmic@3a3 {
  compatible = "x-powers,axp813";
  reg = <0x3a3>;
  interrupt-parent = <&r_intc>;
  interrupts = <0 8>;
  eldoin-supply = <&reg_dcdc1>;
  fldoin-supply = <&reg_dcdc5>;
  swin-supply = <&reg_dcdc1>;
  x-powers,drive-vbus-en;
 };

 ac100: codec@e89 {
  compatible = "x-powers,ac100";
  reg = <0xe89>;

  ac100_codec: codec {
   compatible = "x-powers,ac100-codec";
   interrupt-parent = <&r_pio>;
   interrupts = <0 11 8>;
   #clock-cells = <0>;
   clock-output-names = "4M_adda";
  };

  ac100_rtc: rtc {
   compatible = "x-powers,ac100-rtc";
   interrupt-parent = <&r_intc>;
   interrupts = <0 8>;
   clocks = <&ac100_codec>;
   #clock-cells = <1>;
   clock-output-names = "cko1_rtc",
          "cko2_rtc",
          "cko3_rtc";
  };
 };
};

# 1 "arch/arm/boot/dts/axp81x.dtsi" 1
# 47 "arch/arm/boot/dts/axp81x.dtsi"
&axp81x {
 interrupt-controller;
 #interrupt-cells = <1>;

 ac_power_supply: ac-power-supply {
  compatible = "x-powers,axp813-ac-power-supply";
  status = "disabled";
 };

 axp_adc: adc {
  compatible = "x-powers,axp813-adc";
  #io-channel-cells = <1>;
 };

 axp_gpio: gpio {
  compatible = "x-powers,axp813-gpio";
  gpio-controller;
  #gpio-cells = <2>;

  gpio0_ldo: gpio0-ldo {
   pins = "GPIO0";
   function = "ldo";
  };

  gpio1_ldo: gpio1-ldo {
   pins = "GPIO1";
   function = "ldo";
  };
 };

 battery_power_supply: battery-power-supply {
  compatible = "x-powers,axp813-battery-power-supply";
  status = "disabled";
 };

 regulators {

  x-powers,dcdc-freq = <3000>;

  reg_dcdc1: dcdc1 {
  };

  reg_dcdc2: dcdc2 {
  };

  reg_dcdc3: dcdc3 {
  };

  reg_dcdc4: dcdc4 {
  };

  reg_dcdc5: dcdc5 {
  };

  reg_dcdc6: dcdc6 {
  };

  reg_dcdc7: dcdc7 {
  };

  reg_aldo1: aldo1 {
  };

  reg_aldo2: aldo2 {
  };

  reg_aldo3: aldo3 {
  };

  reg_dldo1: dldo1 {
  };

  reg_dldo2: dldo2 {
  };

  reg_dldo3: dldo3 {
  };

  reg_dldo4: dldo4 {
  };

  reg_eldo1: eldo1 {
  };

  reg_eldo2: eldo2 {
  };

  reg_eldo3: eldo3 {
  };

  reg_fldo1: fldo1 {
  };

  reg_fldo2: fldo2 {
  };

  reg_fldo3: fldo3 {
  };

  reg_ldo_io0: ldo-io0 {
   pinctrl-names = "default";
   pinctrl-0 = <&gpio0_ldo>;

   status = "disabled";
  };

  reg_ldo_io1: ldo-io1 {
   pinctrl-names = "default";
   pinctrl-0 = <&gpio1_ldo>;

   status = "disabled";
  };

  reg_rtc_ldo: rtc-ldo {

   regulator-always-on;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  reg_sw: sw {
  };

  reg_drivevbus: drivevbus {
   status = "disabled";
  };
 };

 usb_power_supply: usb-power-supply {
  compatible = "x-powers,axp813-usb-power-supply";
 };
};
# 239 "arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts" 2

&ac_power_supply {
 status = "okay";
};

&battery_power_supply {
 status = "okay";
};

&reg_aldo1 {
 regulator-always-on;
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
 regulator-name = "vcc-1v8";
};

&reg_aldo2 {
 regulator-always-on;
 regulator-min-microvolt = <1800000>;
 regulator-max-microvolt = <1800000>;
 regulator-name = "dram-pll";
};

&reg_aldo3 {
 regulator-always-on;
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
 regulator-name = "avcc";
};

&reg_dcdc1 {

 regulator-always-on;
 regulator-min-microvolt = <3300000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "vcc-3v3";
};

&reg_dcdc2 {
 regulator-always-on;
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1100000>;
 regulator-name = "vdd-cpua";
};

&reg_dcdc3 {
 regulator-always-on;
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1100000>;
 regulator-name = "vdd-cpub";
};

&reg_dcdc4 {
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1100000>;
 regulator-name = "vdd-gpu";
};

&reg_dcdc5 {
 regulator-always-on;
 regulator-min-microvolt = <1200000>;
 regulator-max-microvolt = <1200000>;
 regulator-name = "vcc-dram";
};

&reg_dcdc6 {
 regulator-always-on;
 regulator-min-microvolt = <900000>;
 regulator-max-microvolt = <900000>;
 regulator-name = "vdd-sys";
};

&reg_dldo1 {






 regulator-min-microvolt = <3300000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "vcc-wifi";
};

&reg_dldo3 {
 regulator-always-on;
 regulator-min-microvolt = <3300000>;
 regulator-max-microvolt = <3300000>;
 regulator-name = "vcc-pd";
};

&reg_drivevbus {
 regulator-name = "usb0-vbus";
 status = "okay";
};

&reg_fldo1 {
 regulator-min-microvolt = <1080000>;
 regulator-max-microvolt = <1320000>;
 regulator-name = "vdd12-hsic";
};

&reg_fldo2 {




 regulator-always-on;
 regulator-min-microvolt = <700000>;
 regulator-max-microvolt = <1100000>;
 regulator-name = "vdd-cpus";
};

&reg_rtc_ldo {
 regulator-name = "vcc-rtc";
};

&reg_sw {







 regulator-enable-ramp-delay = <100000>;
 regulator-name = "vcc-ephy";
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pb_pins>;
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_pins>, <&uart1_rts_cts_pins>;
 uart-has-rtscts;
 status = "okay";

 bluetooth {
  compatible = "brcm,bcm43438-bt";
  clocks = <&ac100_rtc 1>;
  clock-names = "lpo";
  vbat-supply = <&reg_dldo1>;
  vddio-supply = <&reg_dldo1>;
  device-wakeup-gpios = <&pio 7 9 0>;
  host-wakeup-gpios = <&r_pio 0 5 0>;
  shutdown-gpios = <&r_pio 0 4 0>;
 };
};

&usb_otg {
 dr_mode = "otg";
 status = "okay";
};

&usb_power_supply {
 status = "okay";
};

&usbphy {
 usb0_id_det-gpios = <&pio 7 11 0>;
 usb0_vbus_power-supply = <&usb_power_supply>;
 usb0_vbus-supply = <&reg_drivevbus>;
 usb1_vbus-supply = <&reg_usb1_vbus>;
 status = "okay";
};
