-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jul 15 15:14:29 EDT 2021                        

Solution Settings: modExp.v8
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/modExp_tb.cpp
    $PROJECT_HOME/src/modExp.cpp
      $PROJECT_HOME/include/modExp.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /modExp/core                       19      27         30            1  0        ? 
    Design Total:                      19      27         30            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                 Area Score   Delay Post Alloc Post Assign 
    ------------------------------ ---------- ------- ---------- -----------
    [Lib: ccs_ioport]                                                        
    ccs_in(1,64)                        0.000   0.000          1           1 
    ccs_in(2,64)                        0.000   0.000          1           1 
    ccs_in(3,64)                        0.000   0.000          1           1 
    [Lib: mgc_ioport]                                                        
    mgc_inout_prereg_en(4,64)           0.000   0.000          1           1 
    mgc_io_sync(0)                      0.000   0.000          4           4 
    [Lib: nangate-45nm_beh]                                                  
    mgc_add(65,0,1,0,65,4)            174.421   2.316          0           1 
    mgc_add(65,0,2,1,65,3)            468.192   0.941          1           0 
    mgc_add(65,0,2,1,65,4)            280.249   4.731          1           1 
    mgc_and(1,2,1)                      1.110   0.024          0           3 
    mgc_mul(64,0,64,0,64,4)         10260.268   4.785          1           1 
    mgc_mux(1,1,2,4)                    1.754   0.054          0           1 
    mgc_mux(64,1,2,4)                 112.283   0.073          0           4 
    mgc_nand(1,2,1)                     0.771   0.012          0           1 
    mgc_nor(1,2,1)                      0.771   0.025          0           2 
    mgc_nor(1,7,4)                      3.162   0.093          0           1 
    mgc_not(1,1)                        0.529   0.006          0           7 
    mgc_not(64,1)                      33.882   0.006          0           2 
    mgc_or(1,2,1)                       1.110   0.031          0           3 
    mgc_reg_pos(1,0,0,1,1,0,0,4)        6.375   0.087          0           1 
    mgc_reg_pos(1,0,0,1,1,1,1,4)        6.375   0.087          0           1 
    mgc_reg_pos(64,0,0,1,1,0,0,4)     408.000   0.087          0           2 
    mgc_reg_pos(64,0,0,1,1,1,1,4)     408.000   0.087          0           4 
    mgc_rem(64,64,0,4)              22483.503 241.491          1           1 
                                                                             
    TOTAL AREA (After Assignment):  36193.682                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   35130.6          37131.5          36362.7        
    Total Reg:           1638.4   (5%)    2626.8   (7%)    2626.8   (7%) 
                                                                         
    DataPath:           35130.6 (100%)   36962.5 (100%)   36193.7 (100%) 
      MUX:                  0.0            456.3   (1%)     450.9   (1%) 
      FUNC:             33492.2  (95%)   33960.4  (92%)   33198.4  (92%) 
      LOGIC:                0.0             85.0   (0%)      83.6   (0%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:               1638.4   (5%)    2460.8   (7%)    2460.8   (7%) 
                                                                         
    
    FSM:                    0.0            169.0   (0%)     169.0   (0%) 
      FSM-REG:              0.0            166.0  (98%)     166.0  (98%) 
      FSM-COMB:             0.0              3.0   (2%)       3.0   (2%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                          Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    base.sva                                  64         Y           Y      base.sva                                              
    exp.sva                                   64         Y           Y      exp.sva                                               
    m.sva                                     64         Y           Y      m.sva                                                 
    while:mul.mut                             64         Y           Y      while:mul.mut                                         
    while:rem:cmp.a                           64                            while:rem:cmp.a                                       
    while:rem:cmp.b                           64                            while:rem:cmp.b                                       
    exit:while.sva                             1         Y           Y      exit:while.sva                                        
                                                                            operator><64,false>:slc()(65)#1.itm                   
    reg(result:rsc.triosy:obj.ld).cse          1                            reg(result:rsc.triosy:obj.ld).cse                     
                                                                                                                                  
    Total:                                   386            257         257 (Total Gating Ratio: 0.67, CG Opt Gating Ratio: 0.67) 
    
  Timing Report
    Critical Path
      Max Delay:  7.273019000000001
      Slack:      2.7269809999999994
      
      Path                                                                   Startpoint                            Endpoint                         Delay  Slack  
      ---------------------------------------------------------------------- ------------------------------------- -------------------------------- ------ ------
      1                                                                      modExp:core/reg(exp)                  modExp:core/reg(exit:while)      7.2730 2.7270 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/reg(exp)                                                 mgc_reg_pos_64_0_0_1_1_1_1_4                                           0.0870 0.0870 
        modExp:core/exp.sva                                                                                                                         0.0000 0.0870 
        modExp:core/operator><64,false>:mux                                  mgc_mux_64_1_2_4                                                       0.0726 0.1596 
        modExp:core/operator><64,false>:mux.itm                                                                                                     0.0000 0.1596 
        modExp:core/operator><64,false>:conc                                                                                                        0.0000 0.1596 
        modExp:core/operator><64,false>:conc.itm                                                                                                    0.0000 0.1596 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.8907 
        modExp:core/z.out                                                                                                                           0.0000 4.8907 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1                                                                                          0.0000 4.8907 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1.itm                                                                                      0.0000 4.8907 
        modExp:core/operator><64,false>:not                                  mgc_not_64_1                                                           0.0060 4.8967 
        modExp:core/operator><64,false>:not.itm                                                                                                     0.0000 4.8967 
        modExp:core/operator><64,false>:conc#3                                                                                                      0.0000 4.8967 
        modExp:core/operator><64,false>:conc#3.itm                                                                                                  0.0000 4.8967 
        modExp:core/operator><64,false>:acc                                  mgc_addc_65_0_1_0_65_4                                                 2.3161 7.2128 
        modExp:core/operator><64,false>:acc.itm                                                                                                     0.0000 7.2128 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64)                                                                            0.0000 7.2128 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64).itm                                                                        0.0000 7.2128 
        modExp:core/while:not                                                mgc_not_1_1                                                            0.0060 7.2188 
        modExp:core/while:not.itm                                                                                                                   0.0000 7.2188 
        modExp:core/operator><64,false>:operator><64,false>:mux              mgc_mux_1_1_2_4                                                        0.0542 7.2730 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                                 0.0000 7.2730 
        modExp:core/reg(exit:while)                                          mgc_reg_pos_1_0_0_1_1_1_1_4                                            0.0000 7.2730 
                                                                                                                                                                  
      2                                                                      modExp:core/exp:rsc.dat               modExp:core/reg(exit:while)      7.1920 2.8080 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/exp:rsc.dat                                                                                                                     0.0000 0.0000 
        modExp:core/exp:rsci                                                 ccs_in_v1_2_64                                                         0.0000 0.0000 
        modExp:core/exp:rsci.idat                                                                                                                   0.0000 0.0000 
        modExp:core/operator><64,false>:not#1                                mgc_not_64_1                                                           0.0060 0.0060 
        modExp:core/operator><64,false>:not#1.itm                                                                                                   0.0000 0.0060 
        modExp:core/operator><64,false>:mux                                  mgc_mux_64_1_2_4                                                       0.0726 0.0786 
        modExp:core/operator><64,false>:mux.itm                                                                                                     0.0000 0.0786 
        modExp:core/operator><64,false>:conc                                                                                                        0.0000 0.0786 
        modExp:core/operator><64,false>:conc.itm                                                                                                    0.0000 0.0786 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.8097 
        modExp:core/z.out                                                                                                                           0.0000 4.8097 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1                                                                                          0.0000 4.8097 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1.itm                                                                                      0.0000 4.8097 
        modExp:core/operator><64,false>:not                                  mgc_not_64_1                                                           0.0060 4.8157 
        modExp:core/operator><64,false>:not.itm                                                                                                     0.0000 4.8157 
        modExp:core/operator><64,false>:conc#3                                                                                                      0.0000 4.8157 
        modExp:core/operator><64,false>:conc#3.itm                                                                                                  0.0000 4.8157 
        modExp:core/operator><64,false>:acc                                  mgc_addc_65_0_1_0_65_4                                                 2.3161 7.1318 
        modExp:core/operator><64,false>:acc.itm                                                                                                     0.0000 7.1318 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64)                                                                            0.0000 7.1318 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64).itm                                                                        0.0000 7.1318 
        modExp:core/while:not                                                mgc_not_1_1                                                            0.0060 7.1378 
        modExp:core/while:not.itm                                                                                                                   0.0000 7.1378 
        modExp:core/operator><64,false>:operator><64,false>:mux              mgc_mux_1_1_2_4                                                        0.0542 7.1920 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                                 0.0000 7.1920 
        modExp:core/reg(exit:while)                                          mgc_reg_pos_1_0_0_1_1_1_1_4                                            0.0000 7.1920 
                                                                                                                                                                  
      3                                                                      modExp:core/modExp:core_core:fsm:inst modExp:core/reg(exit:while)      7.1860 2.8140 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/modExp:core_core:fsm:inst                                modExp:core_core:fsm                                                   0.0000 0.0000 
        modExp:core/fsm_output                                                                                                                      0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#9                                                                                                            0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#9.itm                                                                                                        0.0000 0.0000 
        modExp:core/operator><64,false>:mux                                  mgc_mux_64_1_2_4                                                       0.0726 0.0726 
        modExp:core/operator><64,false>:mux.itm                                                                                                     0.0000 0.0726 
        modExp:core/operator><64,false>:conc                                                                                                        0.0000 0.0726 
        modExp:core/operator><64,false>:conc.itm                                                                                                    0.0000 0.0726 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.8037 
        modExp:core/z.out                                                                                                                           0.0000 4.8037 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1                                                                                          0.0000 4.8037 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1.itm                                                                                      0.0000 4.8037 
        modExp:core/operator><64,false>:not                                  mgc_not_64_1                                                           0.0060 4.8097 
        modExp:core/operator><64,false>:not.itm                                                                                                     0.0000 4.8097 
        modExp:core/operator><64,false>:conc#3                                                                                                      0.0000 4.8097 
        modExp:core/operator><64,false>:conc#3.itm                                                                                                  0.0000 4.8097 
        modExp:core/operator><64,false>:acc                                  mgc_addc_65_0_1_0_65_4                                                 2.3161 7.1258 
        modExp:core/operator><64,false>:acc.itm                                                                                                     0.0000 7.1258 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64)                                                                            0.0000 7.1258 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64).itm                                                                        0.0000 7.1258 
        modExp:core/while:not                                                mgc_not_1_1                                                            0.0060 7.1318 
        modExp:core/while:not.itm                                                                                                                   0.0000 7.1318 
        modExp:core/operator><64,false>:operator><64,false>:mux              mgc_mux_1_1_2_4                                                        0.0542 7.1860 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                                 0.0000 7.1860 
        modExp:core/reg(exit:while)                                          mgc_reg_pos_1_0_0_1_1_1_1_4                                            0.0000 7.1860 
                                                                                                                                                                  
      4                                                                      modExp:core/modExp:core_core:fsm:inst modExp:core/reg(exit:while)      7.1194 2.8806 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/modExp:core_core:fsm:inst                                modExp:core_core:fsm                                                   0.0000 0.0000 
        modExp:core/fsm_output                                                                                                                      0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#8                                                                                                            0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#8.itm                                                                                                        0.0000 0.0000 
        modExp:core/operator><64,false>:operator><64,false>:not              mgc_not_1_1                                                            0.0060 0.0060 
        modExp:core/operator><64,false>:operator><64,false>:not.itm                                                                                 0.0000 0.0060 
        modExp:core/operator><64,false>:conc                                                                                                        0.0000 0.0060 
        modExp:core/operator><64,false>:conc.itm                                                                                                    0.0000 0.0060 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.7371 
        modExp:core/z.out                                                                                                                           0.0000 4.7371 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1                                                                                          0.0000 4.7371 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1.itm                                                                                      0.0000 4.7371 
        modExp:core/operator><64,false>:not                                  mgc_not_64_1                                                           0.0060 4.7431 
        modExp:core/operator><64,false>:not.itm                                                                                                     0.0000 4.7431 
        modExp:core/operator><64,false>:conc#3                                                                                                      0.0000 4.7431 
        modExp:core/operator><64,false>:conc#3.itm                                                                                                  0.0000 4.7431 
        modExp:core/operator><64,false>:acc                                  mgc_addc_65_0_1_0_65_4                                                 2.3161 7.0592 
        modExp:core/operator><64,false>:acc.itm                                                                                                     0.0000 7.0592 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64)                                                                            0.0000 7.0592 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64).itm                                                                        0.0000 7.0592 
        modExp:core/while:not                                                mgc_not_1_1                                                            0.0060 7.0652 
        modExp:core/while:not.itm                                                                                                                   0.0000 7.0652 
        modExp:core/operator><64,false>:operator><64,false>:mux              mgc_mux_1_1_2_4                                                        0.0542 7.1194 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                                 0.0000 7.1194 
        modExp:core/reg(exit:while)                                          mgc_reg_pos_1_0_0_1_1_1_1_4                                            0.0000 7.1194 
                                                                                                                                                                  
      5                                                                      modExp:core/modExp:core_core:fsm:inst modExp:core/reg(exit:while)      7.1134 2.8866 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/modExp:core_core:fsm:inst                                modExp:core_core:fsm                                                   0.0000 0.0000 
        modExp:core/fsm_output                                                                                                                      0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#7                                                                                                            0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#7.itm                                                                                                        0.0000 0.0000 
        modExp:core/operator><64,false>:operator><64,false>:conc                                                                                    0.0000 0.0000 
        modExp:core/operator><64,false>:operator><64,false>:conc.itm                                                                                0.0000 0.0000 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.7311 
        modExp:core/z.out                                                                                                                           0.0000 4.7311 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1                                                                                          0.0000 4.7311 
        modExp:core/operator><64,false>:slc(z.out)(63-0)#1.itm                                                                                      0.0000 4.7311 
        modExp:core/operator><64,false>:not                                  mgc_not_64_1                                                           0.0060 4.7371 
        modExp:core/operator><64,false>:not.itm                                                                                                     0.0000 4.7371 
        modExp:core/operator><64,false>:conc#3                                                                                                      0.0000 4.7371 
        modExp:core/operator><64,false>:conc#3.itm                                                                                                  0.0000 4.7371 
        modExp:core/operator><64,false>:acc                                  mgc_addc_65_0_1_0_65_4                                                 2.3161 7.0532 
        modExp:core/operator><64,false>:acc.itm                                                                                                     0.0000 7.0532 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64)                                                                            0.0000 7.0532 
        modExp:core/operator><64,false>:slc(operator><64,false>:acc)(64).itm                                                                        0.0000 7.0532 
        modExp:core/while:not                                                mgc_not_1_1                                                            0.0060 7.0592 
        modExp:core/while:not.itm                                                                                                                   0.0000 7.0592 
        modExp:core/operator><64,false>:operator><64,false>:mux              mgc_mux_1_1_2_4                                                        0.0542 7.1134 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                                 0.0000 7.1134 
        modExp:core/reg(exit:while)                                          mgc_reg_pos_1_0_0_1_1_1_1_4                                            0.0000 7.1134 
                                                                                                                                                                  
      6                                                                      modExp:core/reg(exp)                  modExp:core/mux.itm              4.9633 5.0367 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/reg(exp)                                                 mgc_reg_pos_64_0_0_1_1_1_1_4                                           0.0870 0.0870 
        modExp:core/exp.sva                                                                                                                         0.0000 0.0870 
        modExp:core/operator><64,false>:mux                                  mgc_mux_64_1_2_4                                                       0.0726 0.1596 
        modExp:core/operator><64,false>:mux.itm                                                                                                     0.0000 0.1596 
        modExp:core/operator><64,false>:conc                                                                                                        0.0000 0.1596 
        modExp:core/operator><64,false>:conc.itm                                                                                                    0.0000 0.1596 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.8907 
        modExp:core/z.out                                                                                                                           0.0000 4.8907 
        modExp:core/operator><64,false>:slc(z.out)(63-0)                                                                                            0.0000 4.8907 
        modExp:core/operator><64,false>:slc(z.out)(63-0).itm                                                                                        0.0000 4.8907 
        modExp:core/mux                                                      mgc_mux_64_1_2_4                                                       0.0726 4.9633 
        modExp:core/mux.itm                                                                                                                         0.0000 4.9633 
                                                                                                                                                                  
      7                                                                      modExp:core/reg(exp)                  modExp:core/reg(exit:while)      4.9449 5.0551 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/reg(exp)                                                 mgc_reg_pos_64_0_0_1_1_1_1_4                                           0.0870 0.0870 
        modExp:core/exp.sva                                                                                                                         0.0000 0.0870 
        modExp:core/operator><64,false>:mux                                  mgc_mux_64_1_2_4                                                       0.0726 0.1596 
        modExp:core/operator><64,false>:mux.itm                                                                                                     0.0000 0.1596 
        modExp:core/operator><64,false>:conc                                                                                                        0.0000 0.1596 
        modExp:core/operator><64,false>:conc.itm                                                                                                    0.0000 0.1596 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.8907 
        modExp:core/z.out                                                                                                                           0.0000 4.8907 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                              0.0000 4.8907 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                          0.0000 4.8907 
        modExp:core/operator><64,false>:operator><64,false>:mux              mgc_mux_1_1_2_4                                                        0.0542 4.9449 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                                 0.0000 4.9449 
        modExp:core/reg(exit:while)                                          mgc_reg_pos_1_0_0_1_1_1_1_4                                            0.0000 4.9449 
                                                                                                                                                                  
      8                                                                      modExp:core/reg(base)                 modExp:core/reg(while:rem:cmp.a) 4.9441 5.0559 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/reg(base)                                                mgc_reg_pos_64_0_0_1_1_1_1_4                                           0.0870 0.0870 
        modExp:core/base.sva                                                                                                                        0.0000 0.0870 
        modExp:core/while:mul                                                mgc_mul_64_0_64_0_64_4                                                 4.7845 4.8715 
        modExp:core/while:mul.mut:mx0w0                                                                                                             0.0000 4.8715 
        modExp:core/while:mux                                                mgc_mux_64_1_2_4                                                       0.0726 4.9441 
        modExp:core/while:mux.itm                                                                                                                   0.0000 4.9441 
        modExp:core/reg(while:rem:cmp.a)                                     mgc_reg_pos_64_0_0_1_1_0_0_4                                           0.0000 4.9441 
                                                                                                                                                                  
      9                                                                      modExp:core/reg(base)                 modExp:core/reg(while:rem:cmp.a) 4.8715 5.1285 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/reg(base)                                                mgc_reg_pos_64_0_0_1_1_1_1_4                                           0.0870 0.0870 
        modExp:core/base.sva                                                                                                                        0.0000 0.0870 
        modExp:core/while:mul                                                mgc_mul_64_0_64_0_64_4                                                 4.7845 4.8715 
        modExp:core/while:mul.mut:mx0w0                                                                                                             0.0000 4.8715 
        modExp:core/while:mux                                                mgc_mux_64_1_2_4                                                       0.0726 4.9441 
        modExp:core/while:mux.itm                                                                                                                   0.0000 4.9441 
        modExp:core/reg(while:rem:cmp.a)                                     mgc_reg_pos_64_0_0_1_1_0_0_4                                           0.0000 4.9441 
                                                                                                                                                                  
      10                                                                     modExp:core/exp:rsc.dat               modExp:core/reg(exit:while)      4.8639 5.1361 
                                                                                                                                                                  
        Instance                                                             Component                                                              Delta  Delay  
        --------                                                             ---------                                                              -----  -----  
        modExp:core/exp:rsc.dat                                                                                                                     0.0000 0.0000 
        modExp:core/exp:rsci                                                 ccs_in_v1_2_64                                                         0.0000 0.0000 
        modExp:core/exp:rsci.idat                                                                                                                   0.0000 0.0000 
        modExp:core/operator><64,false>:not#1                                mgc_not_64_1                                                           0.0060 0.0060 
        modExp:core/operator><64,false>:not#1.itm                                                                                                   0.0000 0.0060 
        modExp:core/operator><64,false>:mux                                  mgc_mux_64_1_2_4                                                       0.0726 0.0786 
        modExp:core/operator><64,false>:mux.itm                                                                                                     0.0000 0.0786 
        modExp:core/operator><64,false>:conc                                                                                                        0.0000 0.0786 
        modExp:core/operator><64,false>:conc.itm                                                                                                    0.0000 0.0786 
        modExp:core/operator><64,false>:acc#1:rg                             mgc_addc_65_0_2_1_65_4                                                 4.7311 4.8097 
        modExp:core/z.out                                                                                                                           0.0000 4.8097 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                              0.0000 4.8097 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                          0.0000 4.8097 
        modExp:core/operator><64,false>:operator><64,false>:mux              mgc_mux_1_1_2_4                                                        0.0542 4.8639 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                                 0.0000 4.8639 
        modExp:core/reg(exit:while)                                          mgc_reg_pos_1_0_0_1_1_1_1_4                                            0.0000 4.8639 
                                                                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                  Port                                              Slack (Delay) Messages 
      ----------------------------------------- ----------------------------------------------- ------- ------- --------
      modExp:core/reg(while:rem:cmp.b)          m.sva                                            9.9130  0.0870          
      modExp:core/reg(while:rem:cmp.a)          while:mux.itm                                    5.0559  4.9441          
      modExp:core/reg(result:rsc.triosy:obj.ld) or#5.itm                                         9.8515  0.1485          
      modExp:core/reg(m)                        m:rsci.idat                                     10.0000  0.0000          
      modExp:core/reg(exp)                      mux.itm                                          5.0367  4.9633          
      modExp:core/reg(base)                     base:rsci.idat                                  10.0000  0.0000          
      modExp:core/reg(exit:while)               operator><64,false>:operator><64,false>:mux.itm  2.7270  7.2730          
      modExp:core/reg(while:mul.mut)            while:mul.mut:mx0w0                              5.0559  4.9441          
      modExp                                    base:rsc.triosy.lz                               9.9130  0.0870          
      modExp                                    exp:rsc.triosy.lz                                9.9130  0.0870          
      modExp                                    m:rsc.triosy.lz                                  9.9130  0.0870          
      modExp                                    result:rsc.zout                                  8.3491  1.6509          
      modExp                                    result:rsc.lzout                                 8.3491  1.6509          
      modExp                                    result:rsc.triosy.lz                             9.9130  0.0870          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  65     2 
    and                         
    -                   1     3 
    mul                         
    -                  64     1 
    mux                         
    -                  64     4 
    -                   1     1 
    nand                        
    -                   1     1 
    nor                         
    -                   1     3 
    not                         
    -                  64     2 
    -                   1     7 
    or                          
    -                   1     3 
    read_port                   
    -                  64     4 
    read_sync                   
    -                   0     4 
    reg                         
    -                  64     6 
    -                   1     2 
    rem                         
    -                  64     1 
    
  End of Report
