Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Apr  4 18:51:21 2023
| Host         : tlf29.see.ed.ac.uk running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    39 |
| Minimum Number of register sites lost to control set restrictions |    70 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           35 |
| No           | No                    | Yes                    |              52 |           18 |
| No           | Yes                   | No                     |             114 |           52 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              22 |           11 |
| Yes          | Yes                   | No                     |             271 |           96 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|           Clock Signal           |                          Enable Signal                          |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------------------+-----------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  VGA_0/Frequency_Divider/CLK_50M |                                                                 |                                         |                1 |              1 |
|  IR_0/ir_signal/div_clk_reg_n_0  |                                                                 | RESET_IBUF                              |                3 |              4 |
|  CLK_IBUF_BUFG                   | P_0/COMMAND_reg[3][0]                                           | RESET_IBUF                              |                2 |              4 |
|  CLK_IBUF_BUFG                   | Button_0/buttonDetector_0/E[0]                                  | RESET_IBUF                              |                1 |              4 |
|  CLK_IBUF_BUFG                   | IR_0/ir_signal/d_state[3]_i_1_n_0                               | RESET_IBUF                              |                3 |              4 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/MSM/FSM_sequential_Curr_State[3]_i_1__0_n_0 | RESET_IBUF                              |                3 |              4 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/MSM/Curr_Status[7]_i_1_n_0                  | RESET_IBUF                              |                2 |              4 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/R/Curr_BitCounter[3]_i_1_n_0                | RESET_IBUF                              |                2 |              4 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/T/FSM_sequential_Curr_State[3]_i_1_n_0      | RESET_IBUF                              |                1 |              4 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/MSM/MouseY_reg[2]                           | Mouse_0/Transceiver/MSM/MouseX_reg[7]_8 |                2 |              6 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/MSM/MouseY_reg[2]                           | RESET_IBUF                              |                3 |              6 |
|  CLK_IBUF_BUFG                   | P_0/FSM_sequential_CurrState[5]_i_1_n_0                         | RESET_IBUF                              |                4 |              6 |
|  CLK_IBUF_BUFG                   | P_0/DATA2_reg[6][0]                                             | RESET_IBUF                              |                2 |              7 |
|  CLK_IBUF_BUFG                   | P_0/ALU_0/E[0]                                                  | RESET_IBUF                              |                6 |              8 |
|  IR_0/ir_signal/div_clk_reg_n_0  | IR_0/ir_signal/pulse_counter[7]_i_1_n_0                         | RESET_IBUF                              |                4 |              8 |
|  IR_0/ir_signal/div_clk_reg_n_0  |                                                                 |                                         |                4 |              8 |
|  CLK_IBUF_BUFG                   | P_0/COLOUR1_reg[7][0]                                           | RESET_IBUF                              |                3 |              8 |
|  CLK_IBUF_BUFG                   | P_0/COLOUR2_reg[7][0]                                           | RESET_IBUF                              |                2 |              8 |
|  CLK_IBUF_BUFG                   | P_0/DATA1_reg[7][0]                                             | RESET_IBUF                              |                1 |              8 |
|  CLK_IBUF_BUFG                   | P_0/DATA_X_reg[7][0]                                            | RESET_IBUF                              |                2 |              8 |
|  CLK_IBUF_BUFG                   | P_0/DATA_Y_reg[7]_0[0]                                          | RESET_IBUF                              |                1 |              8 |
|  CLK_IBUF_BUFG                   | P_0/E[0]                                                        | RESET_IBUF                              |                2 |              8 |
|  CLK_IBUF_BUFG                   | P_0/CurrRegB[7]_i_1_n_0                                         | RESET_IBUF                              |                4 |              8 |
|  P_0/NextPush                    |                                                                 |                                         |                4 |              8 |
|  CLK_IBUF_BUFG                   | P_0/CurrRegA[7]_i_1_n_0                                         | RESET_IBUF                              |                4 |              8 |
|  CLK_IBUF_BUFG                   | P_0/CurrBusDataOutWE_i_1_n_0                                    | RESET_IBUF                              |                2 |              8 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/Timer_0/p_0_in                              |                                         |                2 |              8 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/MSM/Curr_Dy[7]_i_1_n_0                      | RESET_IBUF                              |                2 |              8 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/MSM/Curr_Dx[7]_i_1_n_0                      | RESET_IBUF                              |                4 |              8 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/R/Curr_MSCodeShiftReg[7]_i_1_n_0            | RESET_IBUF                              |                4 |              8 |
|  CLK_IBUF_BUFG                   | P_0/STACK_0/stackCounter[8]_i_1_n_0                             | RESET_IBUF                              |                3 |              9 |
|  VGA_0/VGA_Sig_Gen/VGA_CLK       | VGA_0/VGA_Sig_Gen/VSCounter[9]_i_1_n_0                          | RESET_IBUF                              |                4 |             10 |
|  VGA_0/VGA_Sig_Gen/VGA_CLK       |                                                                 | RESET_IBUF                              |                3 |             10 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/T/Curr_SendCounter[15]_i_1_n_0              | RESET_IBUF                              |                7 |             16 |
|  CLK_IBUF_BUFG                   | Mouse_0/Transceiver/MSM/Curr_Counter[28]_i_1_n_0                | RESET_IBUF                              |               10 |             29 |
|  CLK_IBUF_BUFG                   | Timer_0/Timer[0]_i_2_n_0                                        | P_0/Timer_reg[31]                       |                8 |             32 |
|  CLK_IBUF_BUFG                   | Timer_0/TargetReached1                                          | RESET_IBUF                              |                9 |             32 |
|  CLK_IBUF_BUFG                   |                                                                 |                                         |               26 |             46 |
|  CLK_IBUF_BUFG                   |                                                                 | RESET_IBUF                              |               64 |            152 |
+----------------------------------+-----------------------------------------------------------------+-----------------------------------------+------------------+----------------+


