
synthesis -f "MXO2_test_MXO2_test_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec  3 09:33:50 2019


Command Line:  synthesis -f MXO2_test_MXO2_test_lattice.synproj -gui -msgset /home/andy/workdir/MXO2_test/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/andy/workdir/MXO2_test (searchpath added)
-p /opt/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/andy/workdir/MXO2_test/MXO2_test (searchpath added)
-p /home/andy/workdir/MXO2_test (searchpath added)
Verilog design file = /home/andy/workdir/MXO2_test/top.v
Verilog design file = /home/andy/workdir/MXO2_test/my_pll.v
Verilog design file = /home/andy/workdir/MXO2_test/clk_div.v
Verilog design file = /home/andy/workdir/MXO2_test/I2C_SLAVE.v
NGD file = MXO2_test_MXO2_test.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /opt/lscc/diamond/3.9_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/andy/workdir/MXO2_test/top.v. VERI-1482
Analyzing Verilog file /home/andy/workdir/MXO2_test/my_pll.v. VERI-1482
Analyzing Verilog file /home/andy/workdir/MXO2_test/clk_div.v. VERI-1482
Analyzing Verilog file /home/andy/workdir/MXO2_test/I2C_SLAVE.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(127): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="127"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(128): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="128"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(131): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="131"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(132): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="132"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(133): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="133"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(134): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="134"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(135): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="135"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(136): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="136"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(146): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="146"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(147): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="147"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(148): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="148"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(149): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="149"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(150): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="150"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(151): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="151"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(152): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="152"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(153): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="153"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(154): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="154"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(158): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="158"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(159): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="159"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(160): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="160"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(161): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="161"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(162): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="162"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(163): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="163"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(164): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="164"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(165): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="165"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(166): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="166"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(167): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="167"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(168): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="168"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(171): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="171"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(172): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="172"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(173): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="173"  />
Analyzing Verilog file /opt/lscc/diamond/3.9_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/top.v(1): " arg1="top" arg2="/home/andy/workdir/MXO2_test/top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/my_pll.v(8): " arg1="my_pll" arg2="/home/andy/workdir/MXO2_test/my_pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/opt/lscc/diamond/3.9_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="/opt/lscc/diamond/3.9_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/opt/lscc/diamond/3.9_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKFB_DIV=33,CLKOP_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOS_CPHASE=7)" arg2="/opt/lscc/diamond/3.9_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/clk_div.v(1): " arg1="clk_div(N=1000)" arg2="/home/andy/workdir/MXO2_test/clk_div.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(2): " arg1="I2C_SLAVE" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="2"  />
    <postMsg mid="35901304" type="Warning" dynamic="3" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(683): " arg1="shift" arg2="shift8in" arg3="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg4="683"  />
Last elaborated design is top()
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: /opt/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2259"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2260"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2261"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2262"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2263"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2264"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2265"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n2266"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2259"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2260"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2261"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2262"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2263"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2264"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2265"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="\U_I2C_SLAVE/n2266"  />
######## Missing driver on net \U_I2C_SLAVE/n2259. Patching with GND.
######## Missing driver on net \U_I2C_SLAVE/n2260. Patching with GND.
######## Missing driver on net \U_I2C_SLAVE/n2261. Patching with GND.
######## Missing driver on net \U_I2C_SLAVE/n2262. Patching with GND.
######## Missing driver on net \U_I2C_SLAVE/n2263. Patching with GND.
######## Missing driver on net \U_I2C_SLAVE/n2264. Patching with GND.
######## Missing driver on net \U_I2C_SLAVE/n2265. Patching with GND.
######## Missing driver on net \U_I2C_SLAVE/n2266. Patching with GND.




 PMux Accepted with new tuning \U_I2C_SLAVE/mux_362    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="/home/andy/workdir/MXO2_test/I2C_SLAVE.v(519): " arg1="\U_I2C_SLAVE/debug_474" arg2="/home/andy/workdir/MXO2_test/I2C_SLAVE.v" arg3="519"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/opt/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U_I2C_SLAVE/I_SDA_HIGH" arg2="U_I2C_SLAVE/I_SDA_HIGH"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U_I2C_SLAVE/I_SDA_LOW" arg2="U_I2C_SLAVE/I_SDA_LOW"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="U_I2C_SLAVE/I_SCL_LOW" arg2="U_I2C_SLAVE/I_SCL_LOW"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="3"  />

Design Results:
   1007 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file MXO2_test_MXO2_test.ngd.

################### Begin Area Report (top)######################
Number of register bits => 279 of 4635 (6 % )
BB => 1
CCU2D => 64
EHXPLLJ => 1
FD1P3AY => 11
FD1P3IX => 69
FD1P3JX => 6
FD1S3AX => 56
FD1S3IX => 107
FD1S3JX => 30
GSR => 1
IB => 7
L6MUX21 => 9
LUT4 => 525
OB => 25
PFUMX => 92
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : my_pll_inst/clk_out_2_pre, loads : 247
  Net : my_pll_inst/clk_out_1_pre, loads : 33
  Net : clk_in_N, loads : 1
Clock Enable Nets
Number of Clock Enables: 15
Top 10 highest fanout Clock Enables:
  Net : U_I2C_SLAVE/CLOCK_keep_enable_16, loads : 8
  Net : U_I2C_SLAVE/CLOCK_keep_enable_24, loads : 8
  Net : U_I2C_SLAVE/CLOCK_keep_enable_8, loads : 8
  Net : U_I2C_SLAVE/CLOCK_keep_enable_32, loads : 8
  Net : U_I2C_SLAVE/CLOCK_keep_enable_63, loads : 7
  Net : U_I2C_SLAVE/CLOCK_keep_enable_48, loads : 6
  Net : U_I2C_SLAVE/CLOCK_keep_enable_37, loads : 4
  Net : U_I2C_SLAVE/CLOCK_keep_enable_56, loads : 4
  Net : U_I2C_SLAVE/CLOCK_keep_enable_55, loads : 4
  Net : U_I2C_SLAVE/CLOCK_keep_enable_70, loads : 4
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_n_N_1, loads : 202
  Net : U_I2C_SLAVE/FF, loads : 65
  Net : U_I2C_SLAVE/ST_FSM_STATE_2, loads : 54
  Net : U_I2C_SLAVE/ST_FSM_STATE_1, loads : 53
  Net : U_I2C_SLAVE/ST_FSM_STATE_0, loads : 53
  Net : U_I2C_SLAVE/I_REG_ADDR_0, loads : 51
  Net : U_I2C_SLAVE/I_REG_ADDR_1, loads : 45
  Net : ADD_IN_2, loads : 32
  Net : paddr_c_0, loads : 32
  Net : clk_div_inst_2/n181, loads : 32
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_out_1_pre]           |    1.000 MHz|  114.247 MHz|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_out_2_pre]           |    1.000 MHz|   64.876 MHz|     9  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 207.395  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.196  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "MXO2_test_MXO2_test.ngd" -o "MXO2_test_MXO2_test_map.ncd" -pr "MXO2_test_MXO2_test.prf" -mp "MXO2_test_MXO2_test.mrp" -lpf "/home/andy/workdir/MXO2_test/MXO2_test/MXO2_test_MXO2_test.lpf" -lpf "/home/andy/workdir/MXO2_test/MXO2_test.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: MXO2_test_MXO2_test.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: /opt/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    279 out of  4635 (6%)
      PFU registers:          279 out of  4320 (6%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       325 out of  2160 (15%)
      SLICEs as Logic/ROM:    325 out of  2160 (15%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         64 out of  2160 (3%)
   Number of LUT4s:        647 out of  4320 (15%)
      Number used as logic LUTs:        519
      Number used as distributed RAM:     0
      Number used as ripple logic:      128
      Number used as shift registers:     0
   Number of PIO sites used: 33 + 4(JTAG) out of 105 (35%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net clk_in_N: 1 loads, 1 rising, 0 falling (Driver: PIO clk_in )
     Net clk_out_1_pre: 18 loads, 18 rising, 0 falling (Driver: my_pll_inst/PLLInst_0 )
     Net clk_out_2_pre: 159 loads, 159 rising, 0 falling (Driver: my_pll_inst/PLLInst_0 )
   Number of Clock Enables:  15
     Net RD_EN: 16 loads, 16 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_8: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_16: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_24: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_32: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_37: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_40: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_42: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_48: 3 loads, 3 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_56: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_55: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_63: 4 loads, 4 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_64: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_66: 2 loads, 2 LSLICEs
     Net U_I2C_SLAVE/CLOCK_keep_enable_70: 4 loads, 4 LSLICEs
   Number of LSRs:  13
     Net clk_div_inst_2/n181: 17 loads, 17 LSLICEs
     Net reset_n_c: 83 loads, 83 LSLICEs
     Net clk_div_inst_1/n178: 17 loads, 17 LSLICEs
     Net U_I2C_SLAVE/n3114: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n3116: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n10095: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/I_SDA_ACK_OUT: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n6795: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5197: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5193: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5194: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n6957: 1 loads, 1 LSLICEs
     Net U_I2C_SLAVE/n5195: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_n_c: 145 loads
     Net U_I2C_SLAVE/FF: 65 loads
     Net n2694: 54 loads
     Net U_I2C_SLAVE/ST_FSM_STATE_2: 54 loads
     Net U_I2C_SLAVE/ST_FSM_STATE_0: 53 loads
     Net U_I2C_SLAVE/I_REG_ADDR_0: 51 loads
     Net U_I2C_SLAVE/I_REG_ADDR_1: 45 loads
     Net ADD_IN_2: 32 loads
     Net paddr_c_0: 32 loads
     Net U_I2C_SLAVE/sh8in_state_1: 31 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 183 MB

Dumping design to file MXO2_test_MXO2_test_map.ncd.

ncd2vdb "MXO2_test_MXO2_test_map.ncd" ".vdbs/MXO2_test_MXO2_test_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: /opt/lscc/diamond/3.9_x64/ispfpga.

mpartrce -p "MXO2_test_MXO2_test.p2t" -f "MXO2_test_MXO2_test.p3t" -tf "MXO2_test_MXO2_test.pt" "MXO2_test_MXO2_test_map.ncd" "MXO2_test_MXO2_test.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "MXO2_test_MXO2_test_map.ncd"
Tue Dec  3 09:33:52 2019

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/andy/workdir/MXO2_test/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF MXO2_test_MXO2_test_map.ncd MXO2_test_MXO2_test.dir/5_1.ncd MXO2_test_MXO2_test.prf
Preference file: MXO2_test_MXO2_test.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file MXO2_test_MXO2_test_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: /opt/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   33+4(JTAG)/280     13% used
                  33+4(JTAG)/105     35% bonded

   SLICE            325/2160         15% used

   PLL                1/2            50% used


Number of Signals: 852
Number of Connections: 2751
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   33 out of 33 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk_out_1_pre (driver: my_pll_inst/PLLInst_0, clk load #: 17)
    clk_out_2_pre (driver: my_pll_inst/PLLInst_0, clk load #: 159)


The following 4 signals are selected to use the secondary clock routing resources:
    reset_n_c (driver: reset_n, clk load #: 0, sr load #: 83, ce load #: 0)
    clk_div_inst_2/n181 (driver: clk_div_inst_2/SLICE_263, clk load #: 0, sr load #: 17, ce load #: 0)
    clk_div_inst_1/n178 (driver: clk_div_inst_1/SLICE_271, clk load #: 0, sr load #: 17, ce load #: 0)
    RD_EN (driver: rd_en, clk load #: 0, sr load #: 0, ce load #: 16)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="reset_n_c" arg1="Secondary" arg2="reset_n" arg3="L14" arg4="Secondary"  />
    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="RD_EN" arg1="Secondary" arg2="rd_en" arg3="J12" arg4="Secondary"  />
No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 1007940.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  1007337
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 2 out of 280 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_out_1_pre" from CLKOP on comp "my_pll_inst/PLLInst_0" on PLL site "LPLL", clk load = 17
  PRIMARY "clk_out_2_pre" from CLKOS on comp "my_pll_inst/PLLInst_0" on PLL site "LPLL", clk load = 159
  SECONDARY "reset_n_c" from comp "reset_n" on PIO site "L14 (PR16A)", clk load = 0, ce load = 0, sr load = 83
  SECONDARY "clk_div_inst_2/n181" from F1 on comp "clk_div_inst_2/SLICE_263" on site "R20C23C", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "clk_div_inst_1/n178" from F1 on comp "clk_div_inst_1/SLICE_271" on site "R15C15C", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "RD_EN" from comp "rd_en" on PIO site "J12 (PR13A)", clk load = 0, ce load = 16, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   33 + 4(JTAG) out of 280 (13.2%) PIO sites used.
   33 + 4(JTAG) out of 105 (35.2%) bonded PIO sites used.
   Number of PIO comps: 33; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 2 / 26 (  7%)  | 3.3V       | -         |
| 1        | 9 / 26 ( 34%)  | 3.3V       | -         |
| 2        | 12 / 28 ( 42%) | 3.3V       | -         |
| 3        | 4 / 7 ( 57%)   | 3.3V       | -         |
| 4        | 4 / 8 ( 50%)   | 3.3V       | -         |
| 5        | 2 / 10 ( 20%)  | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file MXO2_test_MXO2_test.dir/5_1.ncd.

0 connections routed; 2751 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at Tue Dec 03 09:33:56 CST 2019

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Tue Dec 03 09:33:56 CST 2019

Start NBR section for initial routing at Tue Dec 03 09:33:56 CST 2019
Level 1, iteration 1
41(0.02%) conflicts; 2133(77.54%) untouched conns; 462595 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.980ns/-462.595ns; real time: 4 secs 
Level 2, iteration 1
25(0.01%) conflicts; 2119(77.03%) untouched conns; 459847 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.980ns/-459.847ns; real time: 5 secs 
Level 3, iteration 1
17(0.01%) conflicts; 2136(77.64%) untouched conns; 369607 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.505ns/-369.607ns; real time: 5 secs 
Level 4, iteration 1
66(0.03%) conflicts; 0(0.00%) untouched conn; 366423 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.440ns/-366.423ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Tue Dec 03 09:33:57 CST 2019
Level 1, iteration 1
14(0.01%) conflicts; 71(2.58%) untouched conns; 366245 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-366.245ns; real time: 6 secs 
Level 4, iteration 1
43(0.02%) conflicts; 0(0.00%) untouched conn; 366287 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-366.287ns; real time: 6 secs 
Level 4, iteration 2
34(0.01%) conflicts; 0(0.00%) untouched conn; 366502 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-366.502ns; real time: 6 secs 
Level 4, iteration 3
27(0.01%) conflicts; 0(0.00%) untouched conn; 366751 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-366.751ns; real time: 6 secs 
Level 4, iteration 4
15(0.01%) conflicts; 0(0.00%) untouched conn; 366751 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-366.751ns; real time: 6 secs 
Level 4, iteration 5
9(0.00%) conflicts; 0(0.00%) untouched conn; 369421 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-369.421ns; real time: 6 secs 
Level 4, iteration 6
11(0.00%) conflicts; 0(0.00%) untouched conn; 369421 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-369.421ns; real time: 6 secs 
Level 4, iteration 7
8(0.00%) conflicts; 0(0.00%) untouched conn; 370363 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-370.363ns; real time: 6 secs 
Level 4, iteration 8
7(0.00%) conflicts; 0(0.00%) untouched conn; 370363 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.446ns/-370.363ns; real time: 6 secs 
Level 4, iteration 9
7(0.00%) conflicts; 0(0.00%) untouched conn; 371655 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-371.655ns; real time: 6 secs 
Level 4, iteration 10
6(0.00%) conflicts; 0(0.00%) untouched conn; 371655 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-371.655ns; real time: 6 secs 
Level 4, iteration 11
5(0.00%) conflicts; 0(0.00%) untouched conn; 372791 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-372.791ns; real time: 6 secs 
Level 4, iteration 12
4(0.00%) conflicts; 0(0.00%) untouched conn; 372791 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-372.791ns; real time: 6 secs 
Level 4, iteration 13
4(0.00%) conflicts; 0(0.00%) untouched conn; 374189 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-374.189ns; real time: 6 secs 
Level 4, iteration 14
4(0.00%) conflicts; 0(0.00%) untouched conn; 374189 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-374.189ns; real time: 6 secs 
Level 4, iteration 15
5(0.00%) conflicts; 0(0.00%) untouched conn; 376467 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-376.467ns; real time: 6 secs 
Level 4, iteration 16
4(0.00%) conflicts; 0(0.00%) untouched conn; 376467 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-376.467ns; real time: 6 secs 
Level 4, iteration 17
4(0.00%) conflicts; 0(0.00%) untouched conn; 377101 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-377.101ns; real time: 6 secs 
Level 4, iteration 18
3(0.00%) conflicts; 0(0.00%) untouched conn; 377101 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-377.101ns; real time: 6 secs 
Level 4, iteration 19
4(0.00%) conflicts; 0(0.00%) untouched conn; 383995 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-383.995ns; real time: 6 secs 
Level 4, iteration 20
3(0.00%) conflicts; 0(0.00%) untouched conn; 383995 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-383.995ns; real time: 6 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 384406 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-384.406ns; real time: 6 secs 
Level 4, iteration 22
2(0.00%) conflicts; 0(0.00%) untouched conn; 384406 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-384.406ns; real time: 6 secs 
Level 4, iteration 23
2(0.00%) conflicts; 0(0.00%) untouched conn; 384592 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-384.592ns; real time: 6 secs 
Level 4, iteration 24
1(0.00%) conflict; 0(0.00%) untouched conn; 384592 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-384.592ns; real time: 6 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 384594 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-384.594ns; real time: 6 secs 
Level 4, iteration 26
1(0.00%) conflict; 0(0.00%) untouched conn; 384594 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.773ns/-384.594ns; real time: 6 secs 
Level 4, iteration 27
1(0.00%) conflict; 0(0.00%) untouched conn; 377578 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-377.578ns; real time: 6 secs 
Level 4, iteration 28
1(0.00%) conflict; 0(0.00%) untouched conn; 377578 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.439ns/-377.578ns; real time: 6 secs 
Level 4, iteration 29
1(0.00%) conflict; 0(0.00%) untouched conn; 383309 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.695ns/-383.309ns; real time: 6 secs 
Level 4, iteration 30
0(0.00%) conflict; 0(0.00%) untouched conn; 383309 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.695ns/-383.309ns; real time: 6 secs 
Level 4, iteration 31
0(0.00%) conflict; 0(0.00%) untouched conn; 383309 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.695ns/-383.309ns; real time: 6 secs 

Start NBR section for performance tuning (iteration 1) at Tue Dec 03 09:33:58 CST 2019
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 379972 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-379.972ns; real time: 6 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 379979 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-379.979ns; real time: 6 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 380779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-380.779ns; real time: 6 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 380779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-380.779ns; real time: 6 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 380779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-380.779ns; real time: 7 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 380779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-380.779ns; real time: 7 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 380779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-380.779ns; real time: 7 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 380779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.553ns/-380.779ns; real time: 7 secs 

Start NBR section for performance tuning (iteration 2) at Tue Dec 03 09:33:59 CST 2019
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 386389 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.809ns/-386.389ns; real time: 7 secs 

Start NBR section for re-routing at Tue Dec 03 09:33:59 CST 2019
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 386389 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.809ns/-386.389ns; real time: 7 secs 

Start NBR section for post-routing at Tue Dec 03 09:33:59 CST 2019

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 140 (5.09%)
  Estimated worst slack<setup> : -4.809ns
  Timing score<setup> : 2498012
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 6 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  2751 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 2498012 

Dumping design to file MXO2_test_MXO2_test.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -4.809
PAR_SUMMARY::Timing score<setup/<ns>> = 2498.012
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 7 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "MXO2_test_MXO2_test.t2b" -w "MXO2_test_MXO2_test.ncd" "MXO2_test_MXO2_test.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file MXO2_test_MXO2_test.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: /opt/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from MXO2_test_MXO2_test.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "MXO2_test_MXO2_test.bit".
