INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/SECRET_TEST/sim/SECRET_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SECRET_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/COVER_TEST/sim/COVER_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COVER_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/bram_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/combine_cover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combine_cover
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/combine_secret.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combine_secret
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/decision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/embed_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embed_func
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/extraction_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extraction_function
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/read_cover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_cover
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/read_secret.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_secret
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/sgp_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgp_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/split_cover.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split_cover
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/split_cover_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split_cover_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/split_secret_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split_secret_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/steganography_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steganography_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/steganography_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steganography_system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/testing_sgp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testing_sgp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/write_sgp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_sgp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sim_2/new/sgp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgp_tb
