library ieee;
use ieee.std_logic_1164.all;

entity calculadora is 
port (

	x1, x2: in std_logic_vector (3 downto 0);
	s2,s1,s0 in std_logic;
	CTRL: out std_logic_vector (1 downto 0);
	c0: out std_logic;
	y: out std_logic_vector (3 downto 0)
	);
	end calculadora;
	
architecture archCalculadora of calculadora is

component inverte is
	port
(

	x: in std_logic_vector (3 downto 0);
	s: out std_logic_vector ( 3 downto 0)
	
);
end component;

component maior is
port (

A, B: in std_logic_vector (3 downto 0);
S: out std_logic


);
end component;

component menor is
port (

A, B: in std_logic_vector (3 downto 0);
S: out std_logic

);
end component;

component soma is
port
	(
		A, B : in std_logic_vector(3 downto 0);
		Ci: in std_logic;
		Co: out std_logic;
		saida : out std_logic_vector (3 downto 0)
		
	); 
end component;




	