
*** Running vivado
    with args -log module5_hw_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source module5_hw_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source module5_hw_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.531 ; gain = 2.016 ; free physical = 5886 ; free virtual = 23604
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/thayerfs/apps/xilinx/Vivado/current/data/ip'.
Command: link_design -top module5_hw_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_0_0/module5_hw_axi_gpio_0_0.dcp' for cell 'module5_hw_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_1_0/module5_hw_axi_gpio_1_0.dcp' for cell 'module5_hw_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_2_0/module5_hw_axi_gpio_2_0.dcp' for cell 'module5_hw_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_timer_0_0/module5_hw_axi_timer_0_0.dcp' for cell 'module5_hw_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_processing_system7_0_0/module5_hw_processing_system7_0_0.dcp' for cell 'module5_hw_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_rst_ps7_0_50M_0/module5_hw_rst_ps7_0_50M_0.dcp' for cell 'module5_hw_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xadc_wiz_0_0/module5_hw_xadc_wiz_0_0.dcp' for cell 'module5_hw_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xbar_0/module5_hw_xbar_0.dcp' for cell 'module5_hw_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_auto_pc_0/module5_hw_auto_pc_0.dcp' for cell 'module5_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2750.977 ; gain = 0.000 ; free physical = 5556 ; free virtual = 23275
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_processing_system7_0_0/module5_hw_processing_system7_0_0.xdc] for cell 'module5_hw_i/processing_system7_0/inst'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_processing_system7_0_0/module5_hw_processing_system7_0_0.xdc] for cell 'module5_hw_i/processing_system7_0/inst'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_0_0/module5_hw_axi_gpio_0_0_board.xdc] for cell 'module5_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_0_0/module5_hw_axi_gpio_0_0_board.xdc] for cell 'module5_hw_i/axi_gpio_0/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_0_0/module5_hw_axi_gpio_0_0.xdc] for cell 'module5_hw_i/axi_gpio_0/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_0_0/module5_hw_axi_gpio_0_0.xdc] for cell 'module5_hw_i/axi_gpio_0/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_rst_ps7_0_50M_0/module5_hw_rst_ps7_0_50M_0_board.xdc] for cell 'module5_hw_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_rst_ps7_0_50M_0/module5_hw_rst_ps7_0_50M_0_board.xdc] for cell 'module5_hw_i/rst_ps7_0_50M/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_rst_ps7_0_50M_0/module5_hw_rst_ps7_0_50M_0.xdc] for cell 'module5_hw_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_rst_ps7_0_50M_0/module5_hw_rst_ps7_0_50M_0.xdc] for cell 'module5_hw_i/rst_ps7_0_50M/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_1_0/module5_hw_axi_gpio_1_0_board.xdc] for cell 'module5_hw_i/axi_gpio_1/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_1_0/module5_hw_axi_gpio_1_0_board.xdc] for cell 'module5_hw_i/axi_gpio_1/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_1_0/module5_hw_axi_gpio_1_0.xdc] for cell 'module5_hw_i/axi_gpio_1/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_1_0/module5_hw_axi_gpio_1_0.xdc] for cell 'module5_hw_i/axi_gpio_1/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_2_0/module5_hw_axi_gpio_2_0_board.xdc] for cell 'module5_hw_i/axi_gpio_2/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_2_0/module5_hw_axi_gpio_2_0_board.xdc] for cell 'module5_hw_i/axi_gpio_2/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_2_0/module5_hw_axi_gpio_2_0.xdc] for cell 'module5_hw_i/axi_gpio_2/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_gpio_2_0/module5_hw_axi_gpio_2_0.xdc] for cell 'module5_hw_i/axi_gpio_2/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_timer_0_0/module5_hw_axi_timer_0_0.xdc] for cell 'module5_hw_i/axi_timer_0/U0'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_axi_timer_0_0/module5_hw_axi_timer_0_0.xdc] for cell 'module5_hw_i/axi_timer_0/U0'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xadc_wiz_0_0/module5_hw_xadc_wiz_0_0.xdc] for cell 'module5_hw_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.gen/sources_1/bd/module5_hw/ip/module5_hw_xadc_wiz_0_0/module5_hw_xadc_wiz_0_0.xdc] for cell 'module5_hw_i/xadc_wiz_0/inst'
Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.srcs/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.762 ; gain = 0.000 ; free physical = 5441 ; free virtual = 23164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2958.762 ; gain = 212.230 ; free physical = 5441 ; free virtual = 23164
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.762 ; gain = 0.000 ; free physical = 5431 ; free virtual = 23154

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10451b791

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3008.531 ; gain = 49.770 ; free physical = 5046 ; free virtual = 22783

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22cd7457d

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4811 ; free virtual = 22548
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 98 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ba9659f8

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4811 ; free virtual = 22548
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 11 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b2c0c165

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4812 ; free virtual = 22548
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 94 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b2c0c165

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4812 ; free virtual = 22548
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b2c0c165

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4812 ; free virtual = 22548
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d1e6bcea

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4812 ; free virtual = 22548
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |              98  |                                              8  |
|  Constant propagation         |               4  |              11  |                                              0  |
|  Sweep                        |               4  |              94  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4812 ; free virtual = 22548
Ending Logic Optimization Task | Checksum: 14d76886b

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4812 ; free virtual = 22548

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14d76886b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4811 ; free virtual = 22547

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14d76886b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4811 ; free virtual = 22547

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4811 ; free virtual = 22547
Ending Netlist Obfuscation Task | Checksum: 14d76886b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.547 ; gain = 0.000 ; free physical = 4811 ; free virtual = 22547
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3258.547 ; gain = 299.785 ; free physical = 4811 ; free virtual = 22547
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3298.566 ; gain = 0.000 ; free physical = 4804 ; free virtual = 22542
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.runs/impl_1/module5_hw_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module5_hw_wrapper_drc_opted.rpt -pb module5_hw_wrapper_drc_opted.pb -rpx module5_hw_wrapper_drc_opted.rpx
Command: report_drc -file module5_hw_wrapper_drc_opted.rpt -pb module5_hw_wrapper_drc_opted.pb -rpx module5_hw_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.runs/impl_1/module5_hw_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4737 ; free virtual = 22479
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 879d5784

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4737 ; free virtual = 22479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4737 ; free virtual = 22479

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c7177c9e

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4767 ; free virtual = 22510

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14811b35b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4781 ; free virtual = 22523

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14811b35b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4781 ; free virtual = 22523
Phase 1 Placer Initialization | Checksum: 14811b35b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4781 ; free virtual = 22523

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e258e8b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4777 ; free virtual = 22520

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1991d7919

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4778 ; free virtual = 22520

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1991d7919

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4778 ; free virtual = 22520

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 126 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 40 nets or LUTs. Breaked 0 LUT, combined 40 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4765 ; free virtual = 22509

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             40  |                    40  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             40  |                    40  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: c0ee6663

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4765 ; free virtual = 22508
Phase 2.4 Global Placement Core | Checksum: 1467c8f85

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4765 ; free virtual = 22508
Phase 2 Global Placement | Checksum: 1467c8f85

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4765 ; free virtual = 22508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa4239f9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4765 ; free virtual = 22508

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1101b053a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22508

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13ec020d4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22508

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b77b5fe0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22508

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c1cdbd1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22507

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cd9883b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22507

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14653c4bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22507
Phase 3 Detail Placement | Checksum: 14653c4bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4764 ; free virtual = 22507

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e732de0f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.177 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2297e13a6

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4761 ; free virtual = 22504
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d1b499b6

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22504
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e732de0f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22504

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.177. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a9fe20cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22504

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22504
Phase 4.1 Post Commit Optimization | Checksum: 1a9fe20cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22504

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a9fe20cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22503

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a9fe20cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22503
Phase 4.3 Placer Reporting | Checksum: 1a9fe20cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22503

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22503

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22503
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1df53f254

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4760 ; free virtual = 22503
Ending Placer Task | Checksum: 141313a56

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4761 ; free virtual = 22504
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4766 ; free virtual = 22509
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4751 ; free virtual = 22500
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.runs/impl_1/module5_hw_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file module5_hw_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4885 ; free virtual = 22631
INFO: [runtcl-4] Executing : report_utilization -file module5_hw_wrapper_utilization_placed.rpt -pb module5_hw_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file module5_hw_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4804 ; free virtual = 22549
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4718 ; free virtual = 22469
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.runs/impl_1/module5_hw_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 838dfb50 ConstDB: 0 ShapeSum: bda33f06 RouteDB: 0
Post Restoration Checksum: NetGraph: f7e7c57d NumContArr: d9658c51 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1d14d51ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4653 ; free virtual = 22401

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d14d51ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4654 ; free virtual = 22402

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d14d51ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4622 ; free virtual = 22369

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d14d51ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4622 ; free virtual = 22369
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16a144b5b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4613 ; free virtual = 22361
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.103 | TNS=0.000  | WHS=-0.144 | THS=-29.652|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2497
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2497
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 122beb8b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4613 ; free virtual = 22361

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 122beb8b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3437.098 ; gain = 0.000 ; free physical = 4613 ; free virtual = 22361
Phase 3 Initial Routing | Checksum: 14b2e5323

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4612 ; free virtual = 22360

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.600 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17e370cc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22359

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.600 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cff8a449

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22359
Phase 4 Rip-up And Reroute | Checksum: 1cff8a449

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22359

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cff8a449

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22359

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cff8a449

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22359
Phase 5 Delay and Skew Optimization | Checksum: 1cff8a449

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1932a2f8b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.715 | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 125a4854a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22358
Phase 6 Post Hold Fix | Checksum: 125a4854a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22358

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07601 %
  Global Horizontal Routing Utilization  = 1.35041 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bc2e0545

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3454.953 ; gain = 17.855 ; free physical = 4611 ; free virtual = 22358

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bc2e0545

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3456.953 ; gain = 19.855 ; free physical = 4609 ; free virtual = 22357

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b639d712

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3504.977 ; gain = 67.879 ; free physical = 4609 ; free virtual = 22357

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.715 | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b639d712

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3504.977 ; gain = 67.879 ; free physical = 4610 ; free virtual = 22358
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3504.977 ; gain = 67.879 ; free physical = 4642 ; free virtual = 22390

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3504.977 ; gain = 67.879 ; free physical = 4643 ; free virtual = 22391
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3504.977 ; gain = 0.000 ; free physical = 4629 ; free virtual = 22383
INFO: [Common 17-1381] The checkpoint '/thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.runs/impl_1/module5_hw_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file module5_hw_wrapper_drc_routed.rpt -pb module5_hw_wrapper_drc_routed.pb -rpx module5_hw_wrapper_drc_routed.rpx
Command: report_drc -file module5_hw_wrapper_drc_routed.rpt -pb module5_hw_wrapper_drc_routed.pb -rpx module5_hw_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.runs/impl_1/module5_hw_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file module5_hw_wrapper_methodology_drc_routed.rpt -pb module5_hw_wrapper_methodology_drc_routed.pb -rpx module5_hw_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file module5_hw_wrapper_methodology_drc_routed.rpt -pb module5_hw_wrapper_methodology_drc_routed.pb -rpx module5_hw_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /thayerfs/home/f003j8y/ENGS62/Module5/workspace/module5/module5.runs/impl_1/module5_hw_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file module5_hw_wrapper_power_routed.rpt -pb module5_hw_wrapper_power_summary_routed.pb -rpx module5_hw_wrapper_power_routed.rpx
Command: report_power -file module5_hw_wrapper_power_routed.rpt -pb module5_hw_wrapper_power_summary_routed.pb -rpx module5_hw_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file module5_hw_wrapper_route_status.rpt -pb module5_hw_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file module5_hw_wrapper_timing_summary_routed.rpt -pb module5_hw_wrapper_timing_summary_routed.pb -rpx module5_hw_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file module5_hw_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file module5_hw_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file module5_hw_wrapper_bus_skew_routed.rpt -pb module5_hw_wrapper_bus_skew_routed.pb -rpx module5_hw_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force module5_hw_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./module5_hw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3770.992 ; gain = 215.230 ; free physical = 4602 ; free virtual = 22360
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 17:24:16 2022...
