
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.32

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.41    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ _375_/A (CLKBUF_X2)
     5    8.39    0.01    0.03    0.23 ^ _375_/Z (CLKBUF_X2)
                                         _013_ (net)
                  0.01    0.00    0.23 ^ _489_/A (OAI221_X1)
     1    1.55    0.01    0.02    0.25 v _489_/ZN (OAI221_X1)
                                         _124_ (net)
                  0.01    0.00    0.25 v _490_/A (INV_X1)
     1    1.14    0.01    0.01    0.26 ^ _490_/ZN (INV_X1)
                                         _003_ (net)
                  0.01    0.00    0.26 ^ result[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result[2]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[1] (input port clocked by core_clock)
Endpoint: zero_flag$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4   11.73    0.00    0.00    0.20 v b[1] (in)
                                         b[1] (net)
                  0.00    0.00    0.20 v _365_/A (BUF_X2)
     7   10.91    0.01    0.03    0.23 v _365_/Z (BUF_X2)
                                         _010_ (net)
                  0.01    0.00    0.23 v _366_/A (INV_X2)
     7   15.12    0.02    0.03    0.25 ^ _366_/ZN (INV_X2)
                                         _011_ (net)
                  0.02    0.00    0.25 ^ _367_/A (BUF_X2)
    11   22.09    0.03    0.05    0.30 ^ _367_/Z (BUF_X2)
                                         _295_ (net)
                  0.03    0.00    0.30 ^ _638_/B (HA_X1)
     4    6.67    0.05    0.08    0.38 ^ _638_/S (HA_X1)
                                         _286_ (net)
                  0.05    0.00    0.38 ^ _397_/A1 (NOR2_X1)
     1    2.65    0.01    0.01    0.39 v _397_/ZN (NOR2_X1)
                                         _035_ (net)
                  0.01    0.00    0.39 v _399_/B1 (OAI22_X2)
     3    5.81    0.04    0.05    0.44 ^ _399_/ZN (OAI22_X2)
                                         _037_ (net)
                  0.04    0.00    0.44 ^ _400_/B2 (OAI21_X1)
     1    2.94    0.02    0.03    0.46 v _400_/ZN (OAI21_X1)
                                         _038_ (net)
                  0.02    0.00    0.46 v _407_/A (AOI21_X2)
     2    5.15    0.03    0.05    0.51 ^ _407_/ZN (AOI21_X2)
                                         _045_ (net)
                  0.03    0.00    0.51 ^ _584_/B (XNOR2_X1)
     2    1.77    0.01    0.02    0.53 v _584_/ZN (XNOR2_X1)
                                         _214_ (net)
                  0.01    0.00    0.53 v _630_/A3 (AND4_X1)
     1    1.61    0.01    0.04    0.57 v _630_/ZN (AND4_X1)
                                         _259_ (net)
                  0.01    0.00    0.57 v _631_/A3 (OR3_X2)
     1    1.06    0.01    0.07    0.64 v _631_/ZN (OR3_X2)
                                         _009_ (net)
                  0.01    0.00    0.64 v zero_flag$_SDFF_PN0_/D (DFF_X1)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ zero_flag$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[1] (input port clocked by core_clock)
Endpoint: zero_flag$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4   11.73    0.00    0.00    0.20 v b[1] (in)
                                         b[1] (net)
                  0.00    0.00    0.20 v _365_/A (BUF_X2)
     7   10.91    0.01    0.03    0.23 v _365_/Z (BUF_X2)
                                         _010_ (net)
                  0.01    0.00    0.23 v _366_/A (INV_X2)
     7   15.12    0.02    0.03    0.25 ^ _366_/ZN (INV_X2)
                                         _011_ (net)
                  0.02    0.00    0.25 ^ _367_/A (BUF_X2)
    11   22.09    0.03    0.05    0.30 ^ _367_/Z (BUF_X2)
                                         _295_ (net)
                  0.03    0.00    0.30 ^ _638_/B (HA_X1)
     4    6.67    0.05    0.08    0.38 ^ _638_/S (HA_X1)
                                         _286_ (net)
                  0.05    0.00    0.38 ^ _397_/A1 (NOR2_X1)
     1    2.65    0.01    0.01    0.39 v _397_/ZN (NOR2_X1)
                                         _035_ (net)
                  0.01    0.00    0.39 v _399_/B1 (OAI22_X2)
     3    5.81    0.04    0.05    0.44 ^ _399_/ZN (OAI22_X2)
                                         _037_ (net)
                  0.04    0.00    0.44 ^ _400_/B2 (OAI21_X1)
     1    2.94    0.02    0.03    0.46 v _400_/ZN (OAI21_X1)
                                         _038_ (net)
                  0.02    0.00    0.46 v _407_/A (AOI21_X2)
     2    5.15    0.03    0.05    0.51 ^ _407_/ZN (AOI21_X2)
                                         _045_ (net)
                  0.03    0.00    0.51 ^ _584_/B (XNOR2_X1)
     2    1.77    0.01    0.02    0.53 v _584_/ZN (XNOR2_X1)
                                         _214_ (net)
                  0.01    0.00    0.53 v _630_/A3 (AND4_X1)
     1    1.61    0.01    0.04    0.57 v _630_/ZN (AND4_X1)
                                         _259_ (net)
                  0.01    0.00    0.57 v _631_/A3 (OR3_X2)
     1    1.06    0.01    0.07    0.64 v _631_/ZN (OR3_X2)
                                         _009_ (net)
                  0.01    0.00    0.64 v zero_flag$_SDFF_PN0_/D (DFF_X1)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ zero_flag$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.64e-05   0.00e+00   7.82e-07   6.72e-05  20.8%
Combinational          1.40e-04   1.06e-04   1.02e-05   2.56e-04  79.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.07e-04   1.06e-04   1.10e-05   3.23e-04 100.0%
                          63.9%      32.6%       3.4%
