// Seed: 476059474
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  tri1  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  =  !  id_18  ,  id_34  ,  id_35  =  id_4  ;
  wire id_36;
  supply1 id_37;
  wire id_38;
  wire id_39;
  wire id_40;
  assign id_18 = 1;
  uwire id_41 = 1;
endmodule
module module_1 (
    input tri1 id_0
    , id_4,
    input supply1 id_1,
    output supply0 id_2
);
  assign id_2 = id_4;
  bufif1 primCall (id_2, id_5, id_0);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_20 = 0;
  wire id_6;
  always disable id_7;
endmodule
