{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537450157966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537450157966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 15:29:17 2018 " "Processing started: Thu Sep 20 15:29:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537450157966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537450157966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab4-5 Lab4-5 " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab4-5 Lab4-5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537450157966 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Lab4-5 Lab4-5 " "Quartus(args): --rtl_sim Lab4-5 Lab4-5" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1537450157966 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1537450158098 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Quartus II" 0 0 1537450158175 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1537450158175 ""}
{ "Warning" "0" "" "Warning: File Lab4-5_run_msim_rtl_vhdl.do already exists - backing up current file as Lab4-5_run_msim_rtl_vhdl.do.bak10" {  } {  } 0 0 "Warning: File Lab4-5_run_msim_rtl_vhdl.do already exists - backing up current file as Lab4-5_run_msim_rtl_vhdl.do.bak10" 0 0 "Quartus II" 0 0 1537450158293 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab4-5/simulation/modelsim/Lab4-5_run_msim_rtl_vhdl.do" {  } { { "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab4-5/simulation/modelsim/Lab4-5_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab4-5/simulation/modelsim/Lab4-5_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab4-5/simulation/modelsim/Lab4-5_run_msim_rtl_vhdl.do" 0 0 "Quartus II" 0 0 1537450158305 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1537450158307 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1537450158506 ""}
