library verilog;
use verilog.vl_types.all;
entity Memory is
    port(
        Data_in         : in     vl_logic_vector(7 downto 0);
        Address         : in     vl_logic_vector(9 downto 0);
        wr              : in     vl_logic;
        rd              : in     vl_logic;
        Output          : out    vl_logic_vector(7 downto 0)
    );
end Memory;
