// Seed: 2278804369
module module_0 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri1 id_5
);
  assign id_0 = -1;
  assign id_0 = 1;
  assign id_0 = (-1);
  logic id_7 = id_4;
  for (id_8 = -1'b0; !-1 == id_7; id_7 = 1) begin : LABEL_0
    logic id_9;
    ;
    logic id_10;
  end
  integer [-1 : -1 'b0] id_11;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  wand id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
