{
    "example": "Shift Register",
    "overview": [
        "This example demonstrates how to shift values in registers in each clock cycle"
    ],
    "key_concepts": [ "Kernel Optimization", "Shift Register", "FIR"],
    "keywords": [ "#pragma HLS ARRAY_PARTITION" ],
    "board": ["xilinx:adm-pcie-7v3:1ddr", "xilinx:adm-pcie-ku3:2ddr-xpr"],
    "em_cmd": "./host",
    "hw_cmd": "../../utility/nimbix/nimbix-run.py -- ./host",
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "DEC2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
