Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 23 20:34:25 2021
| Host         : LAPTOP-VAPUTUVT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           26 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------+------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------+------------------------+------------------+----------------+
|  u0_clk/inst/clk_out1 |                                      | u0_frame_control/AR[0] |                5 |             10 |
|  u0_clk/inst/clk_out1 | u0_VGA_Ctrl/v_cnt0                   | u0_frame_control/AR[0] |                5 |             10 |
|  u0_clk/inst/clk_out1 | u0_VGA_Ctrl/E[0]                     | u0_frame_control/AR[0] |                9 |             17 |
|  u0_clk/inst/clk_out1 | u0_VGA_Ctrl/addrabackup[16]_i_2_0[0] | u0_frame_control/AR[0] |                6 |             17 |
|  u0_clk/inst/clk_out1 |                                      |                        |               26 |             31 |
+-----------------------+--------------------------------------+------------------------+------------------+----------------+


