Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 17:16:45 2024
| Host         : LAPTOP-EEU2ANOF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
LUTAR-1    Warning           LUT drives async reset alert    16          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.337        0.000                      0                  708        0.156        0.000                      0                  708        4.500        0.000                       0                   380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.337        0.000                      0                  708        0.156        0.000                      0                  708        4.500        0.000                       0                   380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 3.282ns (38.376%)  route 5.270ns (61.624%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.754    12.808    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I4_O)        0.297    13.105 r  tsg/dp_ram/rgb_reg[8]_i_1/O
                         net (fo=2, routed)           0.580    13.685    tsg_n_6
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.062    15.022    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.282ns (38.969%)  route 5.140ns (61.031%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.629    12.683    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.297    12.980 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.575    13.555    tsg_n_10
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.043    15.041    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 3.282ns (39.245%)  route 5.081ns (60.755%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.754    12.808    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I4_O)        0.297    13.105 r  tsg/dp_ram/rgb_reg[8]_i_1/O
                         net (fo=2, routed)           0.390    13.496    tsg_n_6
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.043    15.041    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.496    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 3.282ns (39.417%)  route 5.044ns (60.583%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.629    12.683    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.297    12.980 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.479    13.459    tsg_n_10
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.058    15.026    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 3.282ns (39.365%)  route 5.055ns (60.635%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.629    12.683    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.297    12.980 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.490    13.470    tsg_n_10
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)       -0.047    15.037    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.470    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 3.282ns (41.055%)  route 4.712ns (58.945%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.776    12.830    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.297    13.127 r  tsg/dp_ram/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.127    tsg_n_5
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.029    15.113    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 3.282ns (41.071%)  route 4.709ns (58.930%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.773    12.827    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I3_O)        0.297    13.124 r  tsg/dp_ram/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.124    tsg_n_9
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.031    15.115    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.124    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 3.282ns (41.192%)  route 4.686ns (58.808%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.749    12.803    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I3_O)        0.297    13.100 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.100    tsg_n_7
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.031    15.115    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.282ns (41.201%)  route 4.684ns (58.799%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.748    12.801    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.297    13.098 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.098    tsg_n_2
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.031    15.115    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.098    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 3.282ns (41.141%)  route 4.696ns (58.859%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.015 f  tsg/dp_ram/ram_reg/DOBDO[5]
                         net (fo=4, routed)           1.141     7.156    tsg/dp_ram/DOBDO[5]
    SLICE_X6Y3           LUT1 (Prop_lut1_I0_O)        0.124     7.280 r  tsg/dp_ram/data2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.280    tsg/a_rom/S[0]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.923 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.807     8.730    tsg/dp_ram/O[3]
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.329     9.059 r  tsg/dp_ram/rgb_reg[11]_i_15/O
                         net (fo=16, routed)          1.112    10.171    tsg/dp_ram/sel[11]
    SLICE_X10Y11         MUXF7 (Prop_muxf7_S_O)       0.496    10.667 r  tsg/dp_ram/rgb_reg_reg[11]_i_25/O
                         net (fo=1, routed)           0.876    11.543    tsg/dp_ram/rgb_reg_reg[11]_i_25_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.297    11.840 r  tsg/dp_ram/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    11.840    tsg/dp_ram/rgb_reg[11]_i_11_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    12.054 r  tsg/dp_ram/rgb_reg_reg[11]_i_5/O
                         net (fo=8, routed)           0.759    12.813    tsg/dp_ram/rgb_reg_reg[11]_i_5_n_0
    SLICE_X2Y6           LUT5 (Prop_lut5_I3_O)        0.297    13.110 r  tsg/dp_ram/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.110    tsg_n_4
    SLICE_X2Y6           FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y6           FDRE (Setup_fdre_C_D)        0.077    15.162    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  2.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/pix_y1_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     1.669    tsg/pix_y1_reg[7]
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y3           FDCE (Hold_fdce_C_D)         0.064     1.513    tsg/pix_y2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/pix_y1_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.669    tsg/pix_y1_reg[8]
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y3           FDCE (Hold_fdce_C_D)         0.064     1.513    tsg/pix_y2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/pix_y1_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.669    tsg/pix_y1_reg[5]
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y3           FDCE (Hold_fdce_C_D)         0.060     1.509    tsg/pix_y2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/pix_y1_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.669    tsg/pix_y1_reg[6]
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y2_reg_reg[6]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y3           FDCE (Hold_fdce_C_D)         0.053     1.502    tsg/pix_y2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.100%)  route 0.245ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.245     1.858    tsg/dp_ram/ADDRBWRADDR[10]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.727    tsg/pix_x1_reg[9]
    SLICE_X5Y4           FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y1_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.262%)  route 0.127ns (43.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.127     1.741    tsg/w_y[5]
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/pix_y1_reg_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X8Y3           FDCE (Hold_fdce_C_D)         0.075     1.560    tsg/pix_y1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/max_row_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.050%)  route 0.159ns (52.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=41, routed)          0.159     1.778    tsg/addr_w[0]
    SLICE_X2Y4           FDRE                                         r  tsg/max_row_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  tsg/max_row_reg[21][0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.075     1.569    tsg/max_row_reg[21][0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  tsg/pix_x1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  tsg/pix_x1_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     1.750    tsg/pix_x1_reg[6]
    SLICE_X6Y4           FDCE                                         r  tsg/pix_x2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  tsg/pix_x2_reg_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.063     1.539    tsg/pix_x2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tsg/stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  tsg/stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  tsg/stage_reg[1]/Q
                         net (fo=3, routed)           0.077     1.683    tsg/stage[1]
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.099     1.782 r  tsg/stage[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    tsg/stage[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  tsg/stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  tsg/stage_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.092     1.570    tsg/stage_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y6     rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y8     rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y8     rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y8     rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y7     rgb_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y8     rgb_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y7     rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6     rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     rgb_reg_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     rgb_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y6     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y8     rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     rgb_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     rgb_reg_reg[3]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.509ns  (logic 4.825ns (41.928%)  route 6.684ns (58.072%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.335     1.791    tdm/ps[0]
    SLICE_X6Y12          LUT5 (Prop_lut5_I4_O)        0.150     1.941 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.663     2.604    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.328     2.932 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.482     4.414    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.153     4.567 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.204     7.771    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    11.509 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.509    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.321ns  (logic 4.813ns (42.514%)  route 6.508ns (57.486%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.335     1.791    tdm/ps[0]
    SLICE_X6Y12          LUT5 (Prop_lut5_I4_O)        0.150     1.941 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.663     2.604    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.328     2.932 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.298     4.230    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.146     4.376 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.212     7.588    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    11.321 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.321    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.238ns  (logic 4.593ns (40.870%)  route 6.645ns (59.130%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.335     1.791    tdm/ps[0]
    SLICE_X6Y12          LUT5 (Prop_lut5_I4_O)        0.150     1.941 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.663     2.604    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.328     2.932 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.298     4.230    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.354 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.349     7.703    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.238 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.238    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.190ns  (logic 4.562ns (40.773%)  route 6.627ns (59.227%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.335     1.791    tdm/ps[0]
    SLICE_X6Y12          LUT5 (Prop_lut5_I4_O)        0.150     1.941 r  tdm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.663     2.604    tdm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I4_O)        0.328     2.932 r  tdm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.482     4.414    tdm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.538 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.148     7.685    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.190 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.190    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.855ns  (logic 4.903ns (45.167%)  route 5.952ns (54.833%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          LDCE                         0.000     0.000 r  display_out_reg[6]_LDC/G
    SLICE_X3Y16          LDCE (EnToQ_ldce_G_Q)        0.790     0.790 r  display_out_reg[6]_LDC/Q
                         net (fo=1, routed)           0.798     1.588    tdm/seg_OBUF[6]_inst_i_4_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.152     1.740 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.596     2.336    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.326     2.662 r  tdm/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.456     4.118    tdm/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I1_O)        0.124     4.242 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.102     7.344    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.855 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.855    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.800ns  (logic 5.164ns (47.813%)  route 5.636ns (52.187%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          LDCE                         0.000     0.000 r  display_out_reg[6]_LDC/G
    SLICE_X3Y16          LDCE (EnToQ_ldce_G_Q)        0.790     0.790 r  display_out_reg[6]_LDC/Q
                         net (fo=1, routed)           0.798     1.588    tdm/seg_OBUF[6]_inst_i_4_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.152     1.740 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.596     2.336    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.326     2.662 r  tdm/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.382     4.044    tdm/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I2_O)        0.152     4.196 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.860     7.056    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    10.800 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.800    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.762ns  (logic 4.928ns (45.788%)  route 5.834ns (54.212%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          LDCE                         0.000     0.000 r  display_out_reg[6]_LDC/G
    SLICE_X3Y16          LDCE (EnToQ_ldce_G_Q)        0.790     0.790 r  display_out_reg[6]_LDC/Q
                         net (fo=1, routed)           0.798     1.588    tdm/seg_OBUF[6]_inst_i_4_1
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.152     1.740 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.596     2.336    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.326     2.662 r  tdm/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.382     4.044    tdm/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I1_O)        0.124     4.168 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.058     7.226    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.762 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.762    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.642ns  (logic 4.034ns (41.837%)  route 5.608ns (58.163%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/bit_out_reg/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartBoardToBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.608     6.126    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.642 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.642    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.598ns  (logic 4.313ns (44.934%)  route 5.285ns (55.066%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.198     1.654    tdm/ps[0]
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.152     1.806 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.088     5.893    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.598 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.598    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.103ns (43.803%)  route 5.264ns (56.197%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.335     1.791    tdm/ps[0]
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.124     1.915 r  tdm/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.929     5.844    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.367 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.367    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[6]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[6]/Q
                         net (fo=3, routed)           0.108     0.249    data_out[6]
    SLICE_X3Y15          FDCE                                         r  display_out_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[4]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[4]/Q
                         net (fo=3, routed)           0.132     0.273    data_out[4]
    SLICE_X4Y12          FDPE                                         r  display_out_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[2]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[2]/Q
                         net (fo=3, routed)           0.135     0.276    data_out[2]
    SLICE_X5Y13          FDCE                                         r  display_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/temp_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    uartMyKeyboardToMyBasys/transmitter/temp_reg_n_0_[0]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  uartMyKeyboardToMyBasys/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.283    uartMyKeyboardToMyBasys/transmitter/bit_out_i_3_n_0
    SLICE_X0Y9           FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X0Y10          FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartBoardToBoard/receiver/last_bit
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartBoardToBoard/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uartBoardToBoard/receiver/receiving_i_1__0_n_0
    SLICE_X1Y15          FDRE                                         r  uartBoardToBoard/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uartBoardToBoard/receiver/last_bit
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uartBoardToBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uartBoardToBoard/receiver/received_i_1__0_n_0
    SLICE_X1Y15          FDRE                                         r  uartBoardToBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.812%)  route 0.135ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[5]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartBoardToBoard/receiver/data_out_reg[5]/Q
                         net (fo=3, routed)           0.135     0.299    data_out[5]
    SLICE_X5Y15          FDCE                                         r  display_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  uartBoardToBoard/transmitter/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.306    uartBoardToBoard/transmitter/p_0_in__3[3]
    SLICE_X1Y17          FDRE                                         r  uartBoardToBoard/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.119     0.260    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.048     0.308 r  uartBoardToBoard/transmitter/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.308    uartBoardToBoard/transmitter/p_0_in__3[2]
    SLICE_X1Y17          FDRE                                         r  uartBoardToBoard/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 3.986ns (56.288%)  route 3.096ns (43.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.096     8.710    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.241 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.241    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 4.115ns (59.939%)  route 2.750ns (40.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.750     8.327    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.696    12.023 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.023    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 3.975ns (58.148%)  route 2.861ns (41.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.861     8.475    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.995 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.995    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.047ns (59.769%)  route 2.724ns (40.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.724     8.401    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.931 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.931    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 3.961ns (59.207%)  route 2.729ns (40.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.729     8.344    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.849 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.849    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 4.089ns (61.754%)  route 2.533ns (38.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.533     8.110    rgb_reg_reg[3]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.670    11.780 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.780    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.613ns  (logic 4.042ns (61.118%)  route 2.571ns (38.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.571     8.249    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.773 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.773    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 4.117ns (62.805%)  route 2.438ns (37.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.438     8.015    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.698    11.713 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.713    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.540ns  (logic 4.113ns (62.893%)  route 2.427ns (37.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  rgb_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.427     8.004    rgb_reg_reg[8]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.694    11.698 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.698    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 3.953ns (61.036%)  route 2.523ns (38.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.523     8.135    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.632 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.632    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.110     1.727    vga/w_x[2]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.045     1.772 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    vga/h_count_next_0[2]
    SLICE_X5Y6           FDRE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 f  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.111     1.729    vga/v_count_reg_reg[8]_0[0]
    SLICE_X6Y5           LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    vga/v_count_next[0]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.110     1.727    vga/w_x[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.049     1.776 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    vga/h_count_next_0[3]
    SLICE_X5Y6           FDRE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.111     1.729    vga/v_count_reg_reg[8]_0[0]
    SLICE_X6Y5           LUT5 (Prop_lut5_I4_O)        0.048     1.777 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga/v_count_next[2]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.426%)  route 0.096ns (31.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.096     1.737    vga/w_x[7]
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.782    vga/h_count_next_0[9]
    SLICE_X7Y3           FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.640 f  vga/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.105     1.745    vga/w_x[9]
    SLICE_X7Y3           LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga/h_count_next_0[5]
    SLICE_X7Y3           FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (59.041%)  route 0.145ns (40.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.145     1.758    vga/v_count_reg_reg[8]_0[3]
    SLICE_X9Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    vga/v_count_next[5]_i_1_n_0
    SLICE_X9Y4           FDRE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.129     1.769    vga/w_x[5]
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.045     1.814 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga/h_count_next_0[6]
    SLICE_X7Y3           FDRE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.212ns (62.235%)  route 0.129ns (37.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.129     1.769    vga/w_x[5]
    SLICE_X7Y3           LUT4 (Prop_lut4_I1_O)        0.048     1.817 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga/h_count_next_0[7]
    SLICE_X7Y3           FDRE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.917%)  route 0.172ns (45.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.172     1.812    vga/w_x[8]
    SLICE_X7Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.857 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.857    vga/h_count_next_0[8]
    SLICE_X7Y6           FDRE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           328 Endpoints
Min Delay           328 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[16][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.580ns (19.384%)  route 6.572ns (80.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=81, routed)          5.668     7.124    tsg/reset_IBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.248 r  tsg/max_row[16][6]_i_1/O
                         net (fo=7, routed)           0.904     8.152    tsg/max_row[16][6]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.520     4.861    tsg/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[16][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.580ns (19.384%)  route 6.572ns (80.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=81, routed)          5.668     7.124    tsg/reset_IBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.248 r  tsg/max_row[16][6]_i_1/O
                         net (fo=7, routed)           0.904     8.152    tsg/max_row[16][6]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.520     4.861    tsg/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[16][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.580ns (19.384%)  route 6.572ns (80.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=81, routed)          5.668     7.124    tsg/reset_IBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.248 r  tsg/max_row[16][6]_i_1/O
                         net (fo=7, routed)           0.904     8.152    tsg/max_row[16][6]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.520     4.861    tsg/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[16][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.580ns (19.384%)  route 6.572ns (80.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=81, routed)          5.668     7.124    tsg/reset_IBUF
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.248 r  tsg/max_row[16][6]_i_1/O
                         net (fo=7, routed)           0.904     8.152    tsg/max_row[16][6]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.520     4.861    tsg/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  tsg/max_row_reg[16][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.580ns (19.423%)  route 6.555ns (80.577%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=81, routed)          5.764     7.220    vga/reset_IBUF
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.124     7.344 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.792     8.136    vga_n_2
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.580ns (19.423%)  route 6.555ns (80.577%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=81, routed)          5.764     7.220    vga/reset_IBUF
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.124     7.344 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.792     8.136    vga_n_2
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.580ns (19.423%)  route 6.555ns (80.577%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=81, routed)          5.764     7.220    vga/reset_IBUF
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.124     7.344 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.792     8.136    vga_n_2
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.580ns (19.423%)  route 6.555ns (80.577%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=81, routed)          5.764     7.220    vga/reset_IBUF
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.124     7.344 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.792     8.136    vga_n_2
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.580ns (19.423%)  route 6.555ns (80.577%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=81, routed)          5.764     7.220    vga/reset_IBUF
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.124     7.344 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.792     8.136    vga_n_2
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.580ns (19.423%)  route 6.555ns (80.577%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=81, routed)          5.764     7.220    vga/reset_IBUF
    SLICE_X6Y7           LUT4 (Prop_lut4_I1_O)        0.124     7.344 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.792     8.136    vga_n_2
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.518     4.859    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  rgb_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.091     0.232    vga/h_count_next[6]
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.116     0.244    vga/h_count_next[1]
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.117     0.245    vga/v_count_next[3]
    SLICE_X10Y4          FDRE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.117     0.258    vga/v_count_next[8]
    SLICE_X10Y4          FDRE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.122     0.263    vga/h_count_next[2]
    SLICE_X4Y6           FDRE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.115     0.263    vga/v_count_next[7]
    SLICE_X8Y5           FDRE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.444%)  route 0.144ns (50.556%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.144     0.285    vga/h_count_next[5]
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.164     0.305    vga/v_count_next[1]
    SLICE_X9Y5           FDRE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.032%)  route 0.203ns (58.968%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.203     0.344    vga/h_count_next[0]
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.183     0.347    vga/v_count_next[9]
    SLICE_X8Y5           FDRE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/v_count_reg_reg[9]/C





