// Seed: 3302988015
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input wire id_4,
    output uwire id_5
);
  parameter id_7 = 1;
  tri id_8 = id_7;
  wire [1 : -1] id_9 = id_1(1'b0, 1);
  wire id_10;
  ;
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd28,
    parameter id_14 = 32'd24,
    parameter id_3  = 32'd17
) (
    input tri _id_0,
    output supply1 id_1,
    input wand id_2,
    input tri0 _id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input wire id_8
);
  parameter id_10 = "";
  logic id_11 = id_0, id_12;
  logic id_13 = id_10;
  parameter id_14 = id_10;
  wire [id_0  ==  id_3 : id_14  ==  1] id_15;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_1,
      id_7,
      id_1
  );
  assign id_13[1] = id_0;
  assign id_12 = 1'b0;
  wire [id_14 : ""] id_16;
endmodule
