github.com/AlDanial/cloc v 1.72  T=0.11 s (17.8 files/s, 365.8 lines/s)
-----------------------------------------------------------------------------------
Language                         files          blank        comment           code
-----------------------------------------------------------------------------------
Verilog-SystemVerilog                1              0              0             17
VHDL                                 1              7              3             14
-----------------------------------------------------------------------------------
SUM:                                 2              7              3             31
-----------------------------------------------------------------------------------
