Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMA/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMA_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMB/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMB_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMC/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMC_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMD/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_0_5/RAMD_D1/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMA/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMA_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMB/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMB_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMC/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMC_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMD/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_12_17/RAMD_D1/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMA/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMA_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMB/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMB_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMC/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMC_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMD/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_18_23/RAMD_D1/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMA/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMA_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMB/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMB_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMC/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMC_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMD/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_24_29/RAMD_D1/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_30_31/DP/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_30_31/SP/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_30_31__0/DP/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_30_31__0/SP/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMA/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMA_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMB/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMB_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMC/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMC_D1/TChk213_2355 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMD/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_7_6_11/RAMD_D1/TChk200_2710 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
Error: Empty flag not set (or others wrong) ! 0
Time: 25 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: Empty flag not set (or others wrong) ! 1
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: First element READ is wrong (must be 1) ! 0
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: Mid flag not set (or others wrong) ! 0
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: Full flag not set (or others wrong) ! 0
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: Full flag not set (or others wrong) ! 1
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: Full flag not set (or others wrong) ! 2
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) ! 0
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 175 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd
$finish called at time : 185 ns : File "/home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd" Line 220
