// Seed: 3362751593
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  type_4(
      id_1, 1, id_1
  );
  logic id_2;
  reg   id_3;
  initial begin
    id_1 = 1;
    id_3 <= 1;
    SystemTFIdentifier(1, id_1);
    id_3 <= 1'b0;
  end
endmodule
