/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [23:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [20:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_53z;
  reg [11:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = !(celloutsig_0_16z[5] ? celloutsig_0_1z[1] : celloutsig_0_9z[7]);
  assign celloutsig_1_12z = !(celloutsig_1_7z ? in_data[159] : celloutsig_1_7z);
  assign celloutsig_1_18z = !(celloutsig_1_7z ? celloutsig_1_13z[1] : in_data[141]);
  assign celloutsig_0_8z = !(celloutsig_0_6z[5] ? celloutsig_0_2z[7] : celloutsig_0_2z[5]);
  assign celloutsig_0_20z = !(celloutsig_0_9z[11] ? celloutsig_0_15z[8] : celloutsig_0_9z[4]);
  assign celloutsig_0_7z = celloutsig_0_6z[2] ^ celloutsig_0_3z;
  assign celloutsig_0_25z = celloutsig_0_4z ^ celloutsig_0_9z[10];
  assign celloutsig_1_1z = ~(in_data[168] ^ celloutsig_1_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_1z ^ celloutsig_1_4z);
  assign celloutsig_0_51z = { celloutsig_0_2z[7:0], celloutsig_0_4z, celloutsig_0_30z } + { celloutsig_0_18z, celloutsig_0_43z };
  assign celloutsig_0_10z = celloutsig_0_5z[11:1] + { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[37:34], celloutsig_0_0z } + { in_data[3:0], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[7:1], celloutsig_0_5z } + celloutsig_0_15z[18:0];
  reg [7:0] _14_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 8'h00;
    else _14_ <= { celloutsig_0_36z[19:13], celloutsig_0_7z };
  assign out_data[39:32] = _14_;
  reg [7:0] _15_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 8'h00;
    else _15_ <= { in_data[190:186], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign _00_[8:1] = _15_;
  assign celloutsig_0_53z = celloutsig_0_51z[9:5] / { 1'h1, celloutsig_0_36z[10:7] };
  assign celloutsig_0_6z = celloutsig_0_5z[8:2] / { 1'h1, celloutsig_0_2z[4:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_8z[20:1], celloutsig_1_12z, celloutsig_1_0z } / { 1'h1, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_3z = celloutsig_0_2z[4:1] >= in_data[73:70];
  assign celloutsig_0_4z = { celloutsig_0_2z[9:1], celloutsig_0_0z } >= { in_data[74:71], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[130:113] >= in_data[120:103];
  assign celloutsig_1_19z = { celloutsig_1_13z[17:9], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_9z } >= { celloutsig_1_8z[15:9], celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_11z = in_data[21:14] >= { celloutsig_0_9z[7:1], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[26:21] && in_data[31:26];
  assign celloutsig_1_5z = { _00_[6:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } && in_data[190:180];
  assign celloutsig_0_14z = celloutsig_0_5z[6:0] && { in_data[33:28], celloutsig_0_11z };
  assign celloutsig_0_9z = { celloutsig_0_6z[5:4], celloutsig_0_7z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_2z[7:0], celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, celloutsig_0_10z[9:3], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_12z[0], celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, celloutsig_0_1z[3:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[21:18], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[30:23], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_6z[2] ? { in_data[54:45], celloutsig_0_7z, celloutsig_0_9z } : { celloutsig_0_5z[6:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_8z = - { in_data[138:128], celloutsig_1_7z, _00_[8:1], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_10z = - celloutsig_1_8z[20:11];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z } !== { _00_[2], celloutsig_1_1z };
  assign celloutsig_0_30z = & { celloutsig_0_25z, celloutsig_0_13z[3:2], celloutsig_0_11z };
  assign celloutsig_1_4z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_1_7z = ^ { in_data[115:105], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_9z = ^ { celloutsig_1_8z[15:12], celloutsig_1_6z, _00_[8:1] };
  assign celloutsig_1_15z = ^ { in_data[150:144], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_6z = _00_[4:2] >>> { _00_[3:2], celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_10z[6:0], celloutsig_0_14z, celloutsig_0_11z } >>> celloutsig_0_5z[11:3];
  always_latch
    if (!clkin_data[0]) celloutsig_0_36z = 21'h000000;
    else if (celloutsig_1_18z) celloutsig_0_36z = { celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { in_data[71], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _00_[10], _00_[0] } = { celloutsig_1_3z, celloutsig_1_15z };
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
