LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY shiftreg2 IS
 PORT ( R : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		carga, serial, clk : IN STD_LOGIC;
		Q : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0) );
END shiftreg2;

ARCHITECTURE comportamento OF shiftreg2 IS
BEGIN
	PROCESS (clk)
	BEGIN
		IF clk'EVENT AND clk = '1' THEN
			IF sel = '1' THEN
				Q <= R;
			ELSE
				Q(0) <= Q(1);
				Q(1) <= Q(2);
				Q(2) <= Q(3);
				Q(3) <= serial;
			END IF;
		END IF;
	END PROCESS;
END comportamento;