[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitsInGenBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 124
LIB: work
FILE: ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv
n<> u<123> t<Top_level_rule> c<1> l<1:1> el<32:1>
  n<> u<1> t<Null_rule> p<123> s<122> l<1:1>
  n<> u<122> t<Source_text> p<123> c<8> l<1:1> el<31:10>
    n<> u<8> t<Description> p<122> c<7> s<11> l<1:1> el<3:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<6> t<ENDMODULE> p<7> l<3:1> el<3:10>
    n<> u<11> t<Description> p<122> c<10> s<121> l<3:10> el<3:11>
      n<> u<10> t<Package_item> p<11> c<9> l<3:10> el<3:11>
        n<> u<9> t<Package_or_generate_item_declaration> p<10> l<3:10> el<3:11>
    n<> u<121> t<Description> p<122> c<120> l<5:1> el<31:10>
      n<> u<120> t<Module_declaration> p<121> c<39> l<5:1> el<31:10>
        n<> u<39> t<Module_ansi_header> p<120> c<12> s<118> l<5:1> el<10:3>
          n<module> u<12> t<Module_keyword> p<39> s<13> l<5:1> el<5:7>
          n<ibex_top> u<13> t<StringConst> p<39> s<38> l<5:8> el<5:16>
          n<> u<38> t<List_of_port_declarations> p<39> c<21> l<5:18> el<10:2>
            n<> u<21> t<Ansi_port_declaration> p<38> c<19> s<29> l<7:3> el<7:51>
              n<> u<19> t<Net_port_header> p<21> c<14> s<20> l<7:3> el<7:15>
                n<> u<14> t<PortDir_Out> p<19> s<18> l<7:3> el<7:9>
                n<> u<18> t<Net_port_type> p<19> c<17> l<7:10> el<7:15>
                  n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<7:10> el<7:15>
                    n<> u<16> t<Data_type> p<17> c<15> l<7:10> el<7:15>
                      n<> u<15> t<IntVec_TypeLogic> p<16> l<7:10> el<7:15>
              n<instr_req_o> u<20> t<StringConst> p<21> l<7:40> el<7:51>
            n<> u<29> t<Ansi_port_declaration> p<38> c<27> s<37> l<8:3> el<8:51>
              n<> u<27> t<Net_port_header> p<29> c<22> s<28> l<8:3> el<8:15>
                n<> u<22> t<PortDir_Inp> p<27> s<26> l<8:3> el<8:8>
                n<> u<26> t<Net_port_type> p<27> c<25> l<8:10> el<8:15>
                  n<> u<25> t<Data_type_or_implicit> p<26> c<24> l<8:10> el<8:15>
                    n<> u<24> t<Data_type> p<25> c<23> l<8:10> el<8:15>
                      n<> u<23> t<IntVec_TypeLogic> p<24> l<8:10> el<8:15>
              n<instr_gnt_i> u<28> t<StringConst> p<29> l<8:40> el<8:51>
            n<> u<37> t<Ansi_port_declaration> p<38> c<35> l<9:3> el<9:16>
              n<> u<35> t<Net_port_header> p<37> c<30> s<36> l<9:3> el<9:14>
                n<> u<30> t<PortDir_Out> p<35> s<34> l<9:3> el<9:9>
                n<> u<34> t<Net_port_type> p<35> c<33> l<9:10> el<9:14>
                  n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<9:10> el<9:14>
                    n<> u<32> t<Data_type> p<33> c<31> l<9:10> el<9:14>
                      n<> u<31> t<IntegerAtomType_Byte> p<32> l<9:10> el<9:14>
              n<b> u<36> t<StringConst> p<37> l<9:15> el<9:16>
        n<> u<118> t<Non_port_module_item> p<120> c<117> s<119> l<14:1> el<29:12>
          n<> u<117> t<Generate_region> p<118> c<115> l<14:1> el<29:12>
            n<> u<115> t<Generate_item> p<117> c<114> s<116> l<15:3> el<28:4>
              n<> u<114> t<Module_or_generate_item> p<115> c<113> l<15:3> el<28:4>
                n<> u<113> t<Module_common_item> p<114> c<112> l<15:3> el<28:4>
                  n<> u<112> t<Conditional_generate_construct> p<113> c<111> l<15:3> el<28:4>
                    n<> u<111> t<If_generate_construct> p<112> c<110> l<15:3> el<28:4>
                      n<> u<110> t<IF> p<111> s<43> l<15:3> el<15:5>
                      n<> u<43> t<Constant_expression> p<111> c<42> s<109> l<15:7> el<15:8>
                        n<> u<42> t<Constant_primary> p<43> c<41> l<15:7> el<15:8>
                          n<> u<41> t<Primary_literal> p<42> c<40> l<15:7> el<15:8>
                            n<1> u<40> t<IntConst> p<41> l<15:7> el<15:8>
                      n<> u<109> t<Generate_item> p<111> c<108> l<15:10> el<28:4>
                        n<> u<108> t<Generate_begin_end_block> p<109> c<78> l<15:10> el<28:4>
                          n<> u<78> t<Generate_item> p<108> c<77> s<106> l<17:5> el<22:8>
                            n<> u<77> t<Module_or_generate_item> p<78> c<76> l<17:5> el<22:8>
                              n<> u<76> t<Module_common_item> p<77> c<75> l<17:5> el<22:8>
                                n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<17:5> el<22:8>
                                  n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<17:5> el<22:8>
                                    n<> u<73> t<Local_parameter_declaration> p<74> c<46> l<17:5> el<22:7>
                                      n<> u<46> t<Data_type_or_implicit> p<73> c<45> s<72> l<17:16> el<17:19>
                                        n<> u<45> t<Data_type> p<46> c<44> l<17:16> el<17:19>
                                          n<> u<44> t<IntegerAtomType_Int> p<45> l<17:16> el<17:19>
                                      n<> u<72> t<List_of_param_assignments> p<73> c<71> l<17:20> el<22:7>
                                        n<> u<71> t<Param_assignment> p<72> c<47> l<17:20> el<22:7>
                                          n<NumBufferBits> u<47> t<StringConst> p<71> s<70> l<17:20> el<17:33>
                                          n<> u<70> t<Constant_param_expression> p<71> c<69> l<17:36> el<22:7>
                                            n<> u<69> t<Constant_mintypmax_expression> p<70> c<68> l<17:36> el<22:7>
                                              n<> u<68> t<Constant_expression> p<69> c<67> l<17:36> el<22:7>
                                                n<> u<67> t<Constant_primary> p<68> c<66> l<17:36> el<22:7>
                                                  n<> u<66> t<Subroutine_call> p<67> c<48> l<17:36> el<22:7>
                                                    n<> u<48> t<Dollar_keyword> p<66> s<49> l<17:36> el<17:37>
                                                    n<bits> u<49> t<StringConst> p<66> s<65> l<17:37> el<17:41>
                                                    n<> u<65> t<List_of_arguments> p<66> c<64> l<17:42> el<22:6>
                                                      n<> u<64> t<Expression> p<65> c<63> l<17:42> el<22:6>
                                                        n<> u<63> t<Primary> p<64> c<62> l<17:42> el<22:6>
                                                          n<> u<62> t<Concatenation> p<63> c<53> l<17:42> el<22:6>
                                                            n<> u<53> t<Expression> p<62> c<52> s<57> l<19:7> el<19:18>
                                                              n<> u<52> t<Primary> p<53> c<51> l<19:7> el<19:18>
                                                                n<> u<51> t<Primary_literal> p<52> c<50> l<19:7> el<19:18>
                                                                  n<instr_req_o> u<50> t<StringConst> p<51> l<19:7> el<19:18>
                                                            n<> u<57> t<Expression> p<62> c<56> s<61> l<20:7> el<20:18>
                                                              n<> u<56> t<Primary> p<57> c<55> l<20:7> el<20:18>
                                                                n<> u<55> t<Primary_literal> p<56> c<54> l<20:7> el<20:18>
                                                                  n<instr_gnt_i> u<54> t<StringConst> p<55> l<20:7> el<20:18>
                                                            n<> u<61> t<Expression> p<62> c<60> l<21:7> el<21:8>
                                                              n<> u<60> t<Primary> p<61> c<59> l<21:7> el<21:8>
                                                                n<> u<59> t<Primary_literal> p<60> c<58> l<21:7> el<21:8>
                                                                  n<b> u<58> t<StringConst> p<59> l<21:7> el<21:8>
                          n<> u<106> t<Generate_item> p<108> c<105> s<107> l<24:3> el<26:6>
                            n<> u<105> t<Module_or_generate_item> p<106> c<104> l<24:3> el<26:6>
                              n<> u<104> t<Module_common_item> p<105> c<103> l<24:3> el<26:6>
                                n<> u<103> t<Conditional_generate_construct> p<104> c<102> l<24:3> el<26:6>
                                  n<> u<102> t<If_generate_construct> p<103> c<101> l<24:3> el<26:6>
                                    n<> u<101> t<IF> p<102> s<88> l<24:3> el<24:5>
                                    n<> u<88> t<Constant_expression> p<102> c<82> s<100> l<24:7> el<24:26>
                                      n<> u<82> t<Constant_expression> p<88> c<81> s<87> l<24:7> el<24:20>
                                        n<> u<81> t<Constant_primary> p<82> c<80> l<24:7> el<24:20>
                                          n<> u<80> t<Primary_literal> p<81> c<79> l<24:7> el<24:20>
                                            n<NumBufferBits> u<79> t<StringConst> p<80> l<24:7> el<24:20>
                                      n<> u<87> t<BinOp_Equiv> p<88> s<86> l<24:21> el<24:23>
                                      n<> u<86> t<Constant_expression> p<88> c<85> l<24:24> el<24:26>
                                        n<> u<85> t<Constant_primary> p<86> c<84> l<24:24> el<24:26>
                                          n<> u<84> t<Primary_literal> p<85> c<83> l<24:24> el<24:26>
                                            n<10> u<83> t<IntConst> p<84> l<24:24> el<24:26>
                                    n<> u<100> t<Generate_item> p<102> c<99> l<24:28> el<26:6>
                                      n<> u<99> t<Generate_begin_end_block> p<100> c<97> l<24:28> el<26:6>
                                        n<> u<97> t<Generate_item> p<99> c<96> s<98> l<25:6> el<25:18>
                                          n<> u<96> t<Module_or_generate_item> p<97> c<95> l<25:6> el<25:18>
                                            n<> u<95> t<Module_instantiation> p<96> c<89> l<25:6> el<25:18>
                                              n<GOOD> u<89> t<StringConst> p<95> s<94> l<25:6> el<25:10>
                                              n<> u<94> t<Hierarchical_instance> p<95> c<91> l<25:11> el<25:17>
                                                n<> u<91> t<Name_of_instance> p<94> c<90> s<93> l<25:11> el<25:15>
                                                  n<good> u<90> t<StringConst> p<91> l<25:11> el<25:15>
                                                n<> u<93> t<List_of_port_connections> p<94> c<92> l<25:16> el<25:16>
                                                  n<> u<92> t<Ordered_port_connection> p<93> l<25:16> el<25:16>
                                        n<> u<98> t<END> p<99> l<26:3> el<26:6>
                          n<> u<107> t<END> p<108> l<28:1> el<28:4>
            n<> u<116> t<ENDGENERATE> p<117> l<29:1> el<29:12>
        n<> u<119> t<ENDMODULE> p<120> l<31:1> el<31:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:5:1: No timescale set for "ibex_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv:5:1: Compile module "work@ibex_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  3
ByteTypespec                                           4
ByteVar                                                1
Constant                                               2
Design                                                 1
GenIf                                                  2
GenRegion                                              1
IntTypespec                                            1
LogicNet                                               2
LogicTypespec                                          6
Module                                                 2
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Port                                                   3
RefModule                                              1
RefObj                                                 4
RefTypespec                                            7
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsInGenBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ibex_top
  |vpiVariables:
  \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.b), line:9:10, endln:9:14
      |vpiParent:
      \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
      |vpiFullName:work@ibex_top.b
      |vpiActual:
      \_ByteTypespec: , line:9:10, endln:9:14
    |vpiName:b
    |vpiFullName:work@ibex_top.b
    |vpiSigned:1
    |vpiVisibility:1
  |vpiInternalScope:
  \_GenRegion: (work@ibex_top), line:14:1, endln:29:12
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiFullName:work@ibex_top
    |vpiInternalScope:
    \_Begin: (work@ibex_top), line:15:3, endln:28:4
      |vpiParent:
      \_GenRegion: (work@ibex_top), line:14:1, endln:29:12
      |vpiFullName:work@ibex_top
      |vpiInternalScope:
      \_Begin: (work@ibex_top), line:15:10, endln:28:4
        |vpiParent:
        \_Begin: (work@ibex_top), line:15:3, endln:28:4
        |vpiFullName:work@ibex_top
        |vpiParameter:
        \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiTypespec:
          \_RefTypespec: (work@ibex_top.NumBufferBits), line:17:16, endln:17:19
            |vpiParent:
            \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
            |vpiFullName:work@ibex_top.NumBufferBits
            |vpiActual:
            \_IntTypespec: , line:17:16, endln:17:19
          |vpiLocalParam:1
          |vpiName:NumBufferBits
          |vpiFullName:work@ibex_top.NumBufferBits
        |vpiParamAssign:
        \_ParamAssign: , line:17:20, endln:22:7
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiRhs:
          \_SysFuncCall: ($bits), line:17:36, endln:22:7
            |vpiParent:
            \_ParamAssign: , line:17:20, endln:22:7
            |vpiArgument:
            \_Operation: , line:17:42, endln:22:6
              |vpiParent:
              \_SysFuncCall: ($bits), line:17:36, endln:22:7
              |vpiOpType:33
              |vpiOperand:
              \_RefObj: (work@ibex_top.instr_req_o), line:19:7, endln:19:18
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:instr_req_o
                |vpiFullName:work@ibex_top.instr_req_o
                |vpiActual:
                \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
              |vpiOperand:
              \_RefObj: (work@ibex_top.instr_gnt_i), line:20:7, endln:20:18
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:instr_gnt_i
                |vpiFullName:work@ibex_top.instr_gnt_i
                |vpiActual:
                \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
              |vpiOperand:
              \_RefObj: (work@ibex_top.b), line:21:7, endln:21:8
                |vpiParent:
                \_Operation: , line:17:42, endln:22:6
                |vpiName:b
                |vpiFullName:work@ibex_top.b
                |vpiActual:
                \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
            |vpiName:$bits
          |vpiLhs:
          \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
        |vpiInternalScope:
        \_Begin: (work@ibex_top), line:24:28, endln:26:6
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiFullName:work@ibex_top
          |vpiTypedef:
          \_ModuleTypespec: (GOOD), line:25:6, endln:25:10
            |vpiParent:
            \_Begin: (work@ibex_top), line:24:28, endln:26:6
            |vpiName:GOOD
          |vpiImportTypespec:
          \_ModuleTypespec: (GOOD), line:25:6, endln:25:10
          |vpiStmt:
          \_RefModule: work@GOOD (good), line:25:6, endln:25:10
            |vpiParent:
            \_Begin: (work@ibex_top), line:24:28, endln:26:6
            |vpiName:good
            |vpiDefName:work@GOOD
            |vpiActual:
            \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:1:1, endln:3:10
        |vpiStmt:
        \_ParamAssign: , line:17:20, endln:22:7
        |vpiStmt:
        \_GenIf: , line:24:3, endln:26:6
          |vpiParent:
          \_Begin: (work@ibex_top), line:15:10, endln:28:4
          |vpiCondition:
          \_Operation: , line:24:7, endln:24:26
            |vpiParent:
            \_GenIf: , line:24:3, endln:26:6
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@ibex_top.NumBufferBits), line:24:7, endln:24:20
              |vpiParent:
              \_Operation: , line:24:7, endln:24:26
              |vpiName:NumBufferBits
              |vpiFullName:work@ibex_top.NumBufferBits
              |vpiActual:
              \_Parameter: (work@ibex_top.NumBufferBits), line:17:20, endln:17:33
            |vpiOperand:
            \_Constant: , line:24:24, endln:24:26
              |vpiParent:
              \_Operation: , line:24:7, endln:24:26
              |vpiDecompile:10
              |vpiSize:64
              |UINT:10
              |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@ibex_top), line:24:28, endln:26:6
      |vpiStmt:
      \_GenIf: , line:15:3, endln:28:4
        |vpiParent:
        \_Begin: (work@ibex_top), line:15:3, endln:28:4
        |vpiCondition:
        \_Constant: , line:15:7, endln:15:8
          |vpiParent:
          \_GenIf: , line:15:3, endln:28:4
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@ibex_top), line:15:10, endln:28:4
    |vpiStmt:
    \_Begin: (work@ibex_top), line:15:3, endln:28:4
  |vpiTypedef:
  \_IntTypespec: , line:17:16, endln:17:19
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:10, endln:7:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:10, endln:8:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:10, endln:7:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:10, endln:8:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:7:10, endln:7:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:10, endln:8:15
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
  |vpiTypedef:
  \_ByteTypespec: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:17:16, endln:17:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:10, endln:8:15
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_req_o), line:7:10, endln:7:15
      |vpiParent:
      \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
      |vpiFullName:work@ibex_top.instr_req_o
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
    |vpiName:instr_req_o
    |vpiFullName:work@ibex_top.instr_req_o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:10, endln:8:15
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_gnt_i), line:8:10, endln:8:15
      |vpiParent:
      \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
      |vpiFullName:work@ibex_top.instr_gnt_i
      |vpiActual:
      \_LogicTypespec: , line:8:10, endln:8:15
    |vpiName:instr_gnt_i
    |vpiFullName:work@ibex_top.instr_gnt_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiImportTypespec:
  \_ByteVar: (work@ibex_top.b), line:9:15, endln:9:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:10, endln:7:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:10, endln:8:15
  |vpiImportTypespec:
  \_ByteTypespec: , line:9:10, endln:9:14
  |vpiDefName:work@ibex_top
  |vpiNet:
  \_LogicNet: (work@ibex_top.instr_req_o), line:7:40, endln:7:51
  |vpiNet:
  \_LogicNet: (work@ibex_top.instr_gnt_i), line:8:40, endln:8:51
  |vpiPort:
  \_Port: (instr_req_o), line:7:40, endln:7:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:instr_req_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_req_o), line:7:10, endln:7:15
      |vpiParent:
      \_Port: (instr_req_o), line:7:40, endln:7:51
      |vpiFullName:work@ibex_top.instr_req_o
      |vpiActual:
      \_LogicTypespec: , line:7:10, endln:7:15
  |vpiPort:
  \_Port: (instr_gnt_i), line:8:40, endln:8:51
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:instr_gnt_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.instr_gnt_i), line:8:10, endln:8:15
      |vpiParent:
      \_Port: (instr_gnt_i), line:8:40, endln:8:51
      |vpiFullName:work@ibex_top.instr_gnt_i
      |vpiActual:
      \_LogicTypespec: , line:8:10, endln:8:15
  |vpiPort:
  \_Port: (b), line:9:15, endln:9:16
    |vpiParent:
    \_Module: work@ibex_top (work@ibex_top), file:${SURELOG_DIR}/tests/BitsInGenBlock/dut.sv, line:5:1, endln:31:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@ibex_top.b), line:9:10, endln:9:14
      |vpiParent:
      \_Port: (b), line:9:15, endln:9:16
      |vpiFullName:work@ibex_top.b
      |vpiActual:
      \_ByteTypespec: , line:9:10, endln:9:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
