
*** Running vivado
    with args -log top_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.ipdefs/IPs_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top_bd_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 868.039 ; gain = 234.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_wrapper' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'top_bd' declared at 'C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:14' bound to instance 'top_bd_i' of component 'top_bd' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'top_bd' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:27]
INFO: [Synth 8-3491] module 'top_bd_AXI4Stream_UART_0_1' declared at 'C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_AXI4Stream_UART_0_1_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'top_bd_AXI4Stream_UART_0_1' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:128]
INFO: [Synth 8-638] synthesizing module 'top_bd_AXI4Stream_UART_0_1' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_AXI4Stream_UART_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'top_bd_clk_wiz_0_0' declared at 'C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'top_bd_clk_wiz_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:145]
INFO: [Synth 8-638] synthesizing module 'top_bd_clk_wiz_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'top_bd_depacketizer_0_0' declared at 'C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_depacketizer_0_0_stub.vhdl:5' bound to instance 'depacketizer_0' of component 'top_bd_depacketizer_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:153]
INFO: [Synth 8-638] synthesizing module 'top_bd_depacketizer_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_depacketizer_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'top_bd_packetizer_0_0' declared at 'C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_packetizer_0_0_stub.vhdl:5' bound to instance 'packetizer_0' of component 'top_bd_packetizer_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:165]
INFO: [Synth 8-638] synthesizing module 'top_bd_packetizer_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_packetizer_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'top_bd_util_vector_logic_0_0' declared at 'C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'top_bd_util_vector_logic_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:177]
INFO: [Synth 8-638] synthesizing module 'top_bd_util_vector_logic_0_0' [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/.Xil/Vivado-9476-DESKTOP-0BA32RO/realtime/top_bd_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'top_bd' (1#1) [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'top_bd_wrapper' (2#1) [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 944.238 ; gain = 310.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 945.000 ; gain = 311.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 945.000 ; gain = 311.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 945.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Finished Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0_in_context.xdc] for cell 'top_bd_i/util_vector_logic_0'
Finished Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0_in_context.xdc] for cell 'top_bd_i/util_vector_logic_0'
Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0_in_context.xdc] for cell 'top_bd_i/depacketizer_0'
Finished Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0_in_context.xdc] for cell 'top_bd_i/depacketizer_0'
Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_packetizer_0_0/top_bd_packetizer_0_0/top_bd_packetizer_0_0_in_context.xdc] for cell 'top_bd_i/packetizer_0'
Finished Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_packetizer_0_0/top_bd_packetizer_0_0/top_bd_packetizer_0_0_in_context.xdc] for cell 'top_bd_i/packetizer_0'
Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_AXI4Stream_UART_0_1/top_bd_AXI4Stream_UART_0_1/top_bd_AXI4Stream_UART_0_1_in_context.xdc] for cell 'top_bd_i/AXI4Stream_UART_0'
Finished Parsing XDC File [c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_AXI4Stream_UART_0_1/top_bd_AXI4Stream_UART_0_1/top_bd_AXI4Stream_UART_0_1_in_context.xdc] for cell 'top_bd_i/AXI4Stream_UART_0'
Parsing XDC File [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 994.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 994.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 994.012 ; gain = 360.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 994.012 ; gain = 360.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for top_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/depacketizer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/packetizer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/AXI4Stream_UART_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 994.012 ; gain = 360.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 994.012 ; gain = 360.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 994.012 ; gain = 360.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 995.449 ; gain = 361.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 995.449 ; gain = 361.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1005.242 ; gain = 371.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |top_bd_AXI4Stream_UART_0_1   |         1|
|2     |top_bd_clk_wiz_0_0           |         1|
|3     |top_bd_depacketizer_0_0      |         1|
|4     |top_bd_packetizer_0_0        |         1|
|5     |top_bd_util_vector_logic_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |top_bd_AXI4Stream_UART_0_1_bbox_0   |     1|
|2     |top_bd_clk_wiz_0_0_bbox_1           |     1|
|3     |top_bd_depacketizer_0_0_bbox_2      |     1|
|4     |top_bd_packetizer_0_0_bbox_3        |     1|
|5     |top_bd_util_vector_logic_0_0_bbox_4 |     1|
|6     |IBUF                                |     2|
|7     |OBUF                                |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    47|
|2     |  top_bd_i |top_bd |    44|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1021.043 ; gain = 338.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.043 ; gain = 387.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1028.129 ; gain = 669.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DESD/Projects/LAB3__Exercise__Solution.xpr/LAB3/LAB3.runs/synth_1/top_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_synth.rpt -pb top_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 30 19:26:55 2020...
