Fitter report for TbdRxFskFull
Thu Jan 18 20:59:12 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Jan 18 20:59:11 2018       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; TbdRxFskFull                                ;
; Top-level Entity Name           ; TbdRxFskFull                                ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,238 / 32,070 ( 10 % )                     ;
; Total registers                 ; 3998                                        ;
; Total pins                      ; 201 / 457 ( 44 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 34,608 / 4,065,280 ( < 1 % )                ;
; Total RAM Blocks                ; 15 / 397 ( 4 % )                            ;
; Total DSP Blocks                ; 5 / 87 ( 6 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; oSEG0[0]            ; Missing drive strength and slew rate ;
; oSEG0[1]            ; Missing drive strength and slew rate ;
; oSEG0[2]            ; Missing drive strength and slew rate ;
; oSEG0[3]            ; Missing drive strength and slew rate ;
; oSEG0[4]            ; Missing drive strength and slew rate ;
; oSEG0[5]            ; Missing drive strength and slew rate ;
; oSEG0[6]            ; Missing drive strength and slew rate ;
; oSEG1[0]            ; Missing drive strength and slew rate ;
; oSEG1[1]            ; Missing drive strength and slew rate ;
; oSEG1[2]            ; Missing drive strength and slew rate ;
; oSEG1[3]            ; Missing drive strength and slew rate ;
; oSEG1[4]            ; Missing drive strength and slew rate ;
; oSEG1[5]            ; Missing drive strength and slew rate ;
; oSEG1[6]            ; Missing drive strength and slew rate ;
; oSEG2[0]            ; Missing drive strength and slew rate ;
; oSEG2[1]            ; Missing drive strength and slew rate ;
; oSEG2[2]            ; Missing drive strength and slew rate ;
; oSEG2[3]            ; Missing drive strength and slew rate ;
; oSEG2[4]            ; Missing drive strength and slew rate ;
; oSEG2[5]            ; Missing drive strength and slew rate ;
; oSEG2[6]            ; Missing drive strength and slew rate ;
; oSEG3[0]            ; Missing drive strength and slew rate ;
; oSEG3[1]            ; Missing drive strength and slew rate ;
; oSEG3[2]            ; Missing drive strength and slew rate ;
; oSEG3[3]            ; Missing drive strength and slew rate ;
; oSEG3[4]            ; Missing drive strength and slew rate ;
; oSEG3[5]            ; Missing drive strength and slew rate ;
; oSEG3[6]            ; Missing drive strength and slew rate ;
; oSEG4[0]            ; Missing drive strength and slew rate ;
; oSEG4[1]            ; Missing drive strength and slew rate ;
; oSEG4[2]            ; Missing drive strength and slew rate ;
; oSEG4[3]            ; Missing drive strength and slew rate ;
; oSEG4[4]            ; Missing drive strength and slew rate ;
; oSEG4[5]            ; Missing drive strength and slew rate ;
; oSEG4[6]            ; Missing drive strength and slew rate ;
; oSEG5[0]            ; Missing drive strength and slew rate ;
; oSEG5[1]            ; Missing drive strength and slew rate ;
; oSEG5[2]            ; Missing drive strength and slew rate ;
; oSEG5[3]            ; Missing drive strength and slew rate ;
; oSEG5[4]            ; Missing drive strength and slew rate ;
; oSEG5[5]            ; Missing drive strength and slew rate ;
; oSEG5[6]            ; Missing drive strength and slew rate ;
; oLed[0]             ; Missing drive strength and slew rate ;
; oLed[1]             ; Missing drive strength and slew rate ;
; oLed[2]             ; Missing drive strength and slew rate ;
; oLed[3]             ; Missing drive strength and slew rate ;
; oLed[4]             ; Missing drive strength and slew rate ;
; oLed[5]             ; Missing drive strength and slew rate ;
; oLed[6]             ; Missing drive strength and slew rate ;
; oLed[7]             ; Missing drive strength and slew rate ;
; oLed[8]             ; Missing drive strength and slew rate ;
; oLed[9]             ; Missing drive strength and slew rate ;
; oI2cSclk            ; Missing drive strength and slew rate ;
; oMclk               ; Missing drive strength and slew rate ;
; oBclk               ; Missing drive strength and slew rate ;
; oDACdat             ; Missing drive strength and slew rate ;
; oADClrc             ; Missing drive strength and slew rate ;
; oDAClrc             ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; ioI2cSdin           ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_UART_RX         ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; iClk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Add0~22                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|LessThan1~0                                                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Add0~22                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|LessThan1~0                                                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~6                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~6                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0                                                                                                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~1                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~14                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~8                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~6                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~2                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add3~6                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~2                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~1                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~0                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector71~1                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector71~2                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector71~3                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector71~3_RESYN104_BDD105                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector72~0                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector72~1                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector72~1_RESYN106_BDD107                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~0                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~4                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~5                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~5_RESYN108_BDD109                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~5_RESYN110_BDD111                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add4~14                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~8                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress~0                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress~0                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0_RESYN124_BDD125                                                                                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress~0                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0_RESYN138_BDD139                                                                                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress~0                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0_RESYN112_BDD113                                                                                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress~0                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0_RESYN118_BDD119                                                                                                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress~0                                                                                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0_RESYN130_BDD131                                                                                                                                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002|WideOr0~1                                                                                                                                                                                                                                                          ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~0                                                                                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~1                                                                                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~6                                                                                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~7                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~7_RESYN4_BDD5                                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[0]~7_RESYN6_BDD7                                                                                                                                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~8                                                                                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~9                                                                                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~14                                                                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~15                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~15_RESYN8_BDD9                                                                                                                                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[1]~15_RESYN10_BDD11                                                                                                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~16                                                                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~17                                                                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~22                                                                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~23                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~23_RESYN12_BDD13                                                                                                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[2]~23_RESYN14_BDD15                                                                                                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~24                                                                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~25                                                                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~30                                                                                                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~31                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~31_RESYN16_BDD17                                                                                                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_data[3]~31_RESYN18_BDD19                                                                                                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload[0]                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload[0]_RESYN0_BDD1                                                                                                                                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload[0]_RESYN2_BDD3                                                                                                                                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload[0]~5                                                                                                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload~0                                                                                                                                                                                                                                                              ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector11~1                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|Selector28~1                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd_RESYN132_BDD133                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN156_BDD157                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN158_BDD159                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0                                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1                                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN68_BDD69                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN70_BDD71                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0_RESYN170_BDD171                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_RESYN76_BDD77                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_RESYN74_BDD75                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_RESYN72_BDD73                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid                                                                                                                                                         ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_RESYN134_BDD135                                                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_RESYN182_BDD183                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0                                                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN64_BDD65                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN66_BDD67                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd_RESYN136_BDD137                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0_RESYN172_BDD173                                                                                ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_RESYN82_BDD83                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_RESYN80_BDD81                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0                                                                                                                                      ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_RESYN78_BDD79                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_RESYN184_BDD185                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd_RESYN120_BDD121                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN148_BDD149                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN150_BDD151                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN40_BDD41                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN42_BDD43                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0_RESYN168_BDD169                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_RESYN48_BDD49                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_RESYN46_BDD47                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_RESYN44_BDD45                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_RESYN122_BDD123                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_RESYN180_BDD181                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN36_BDD37                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN38_BDD39                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd_RESYN114_BDD115                                                                                                                                 ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN144_BDD145                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN146_BDD147                                                                                                                                                        ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN26_BDD27                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN28_BDD29                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0                                                                                                                  ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0_RESYN174_BDD175                                                                                                  ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_RESYN34_BDD35                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_RESYN32_BDD33                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_RESYN30_BDD31                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid                                                                                                                                                                           ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_RESYN116_BDD117                                                                                                                                                    ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_RESYN186_BDD187                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0                                                                                                                                                                    ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN22_BDD23                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN24_BDD25                                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd_RESYN126_BDD127                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN152_BDD153                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN154_BDD155                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN54_BDD55                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN56_BDD57                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0_RESYN164_BDD165                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_RESYN62_BDD63                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_RESYN60_BDD61                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_RESYN58_BDD59                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid                                                                                                                                                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_RESYN128_BDD129                                                                                                                                                         ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_RESYN176_BDD177                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN50_BDD51                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN52_BDD53                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd_RESYN140_BDD141                                                                                                                                      ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN160_BDD161                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0_RESYN162_BDD163                                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1                                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN94_BDD95                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2_RESYN96_BDD97                                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0                                                                                                                       ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size|LessThan0~0_RESYN166_BDD167                                                                                                       ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6_RESYN102_BDD103                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3_RESYN100_BDD101                                                                                                                                             ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0                                                                                                                                                             ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1_RESYN98_BDD99                                                                                                                                               ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_valid                                                                                                                                                                                ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_RESYN142_BDD143                                                                                                                                                         ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1_RESYN178_BDD179                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0                                                                                                                                                                         ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN90_BDD91                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_RESYN92_BDD93                                                                                                                                                           ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10                                                                                                                                                                            ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4_RESYN84_BDD85                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4_RESYN86_BDD87                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4_RESYN88_BDD89                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|cp_ready~0                                                                                                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|cp_ready~1                                                                                                                                                                                                                                                 ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_rx_s1_agent|cp_ready~1                                                                                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_rx_s1_agent|cp_ready~2                                                                                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent|cp_ready~1                                                                                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent|cp_ready~2                                                                                                                                                                                                                                                                   ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_0_s1_agent|cp_ready~1                                                                                                                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_0_s1_agent|cp_ready~2                                                                                                                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_1_s1_agent|cp_ready~1                                                                                                                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_1_s1_agent|cp_ready~2                                                                                                                                                                                                                                                                        ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux|WideOr0~0                                                                                                                                                                                                                                                                  ; Deleted         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent|av_waitrequest                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent|av_waitrequest_RESYN20_BDD21                                                                                                                                                                                                                                          ; Created         ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|Add0~9                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|Add1~9                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|Add3~2                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|Add0~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|Add1~62                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|Add2~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|Add3~65                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|Add5~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|LessThan2~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|Selector23~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[73]~0                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~5                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~6                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|result~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|result~32                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|Add0~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|Add1~62                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|Add2~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|Add3~65                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|Add5~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|LessThan2~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|Selector23~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[73]~0                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~5                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~6                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|result~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|result~32                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|Add0~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|Add1~62                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|Add2~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|Add3~65                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|Add5~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|LessThan2~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|Selector23~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[73]~0                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~5                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~6                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|result~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|result~32                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|Add0~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|Add1~62                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|Add2~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|Add3~65                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|Add5~21                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|LessThan2~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|Selector23~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[73]~0                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~5                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~6                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|StageOut[63]~9                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_8~25                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|result~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|result~32                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|Add0~9                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|Add1~62                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|Add2~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|Add3~65                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|Add5~9                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|LessThan2~1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|Selector19~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod0|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|StageOut[35]~4                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod0|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|op_6~13                                                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|StageOut[43]~0                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|op_6~5                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|op_7~6                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|StageOut[35]~4                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|op_6~13                                                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|result~31                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|result~32                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|result~3                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; RxFsk:RxChain|result~8                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis                                ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-5]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-6]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-7]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-8]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-9]                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-10]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-11]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-12]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-13]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-14]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[-15]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; RxFsk:RxChain|DspFir:LP|rom_output[0]~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; RxFsk:RxChain|DspFir:LP|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                     ; AX                       ;                       ;
; ConfigureCodecViaI2c:ConfigureCodec|R.AddrCtr[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ConfigureCodecViaI2c:ConfigureCodec|R.AddrCtr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ConfigureCodecViaI2c:ConfigureCodec|R.BitCtr[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ConfigureCodecViaI2c:ConfigureCodec|R.BitCtr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ConfigureCodecViaI2c:ConfigureCodec|R.BitCtr[2]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ConfigureCodecViaI2c:ConfigureCodec|R.BitCtr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ConfigureCodecViaI2c:ConfigureCodec|R.BitCtr[3]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ConfigureCodecViaI2c:ConfigureCodec|R.BitCtr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ConfigureCodecViaI2c:ConfigureCodec|R.Configured                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ConfigureCodecViaI2c:ConfigureCodec|R.Configured~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ConfigureCodecViaI2c:ConfigureCodec|R.FrameState.Data2                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ConfigureCodecViaI2c:ConfigureCodec|R.FrameState.Data2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ConfigureCodecViaI2c:ConfigureCodec|R.Sclk                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ConfigureCodecViaI2c:ConfigureCodec|R.Sclk~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|av_waitrequest                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|ien_AF                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|ien_AF~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|rst2~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]~DUPLICATE                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~DUPLICATE                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]~DUPLICATE                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]~DUPLICATE                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2~DUPLICATE                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~DUPLICATE                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|sent_sop~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|mem[0][127]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|mem[0][127]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem[0][127]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem[0][127]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][79]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][127]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem[0][127]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|hold_waitrequest                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[26]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_1|HexDigitOff                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_1|HexDigitOff~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|FreqDivider:GenFreq1|ClkCounter[3]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|FreqDivider:GenFreq1|ClkCounter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; HPSComputer1:HPS_Inst|FreqDivider:GenFreq1|ClkCounter[10]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|FreqDivider:GenFreq1|ClkCounter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; HPSComputer1:HPS_Inst|FreqDivider:GenFreq2|ClkCounter[13]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; HPSComputer1:HPS_Inst|FreqDivider:GenFreq2|ClkCounter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; I2sToPar:TheI2sToPar|AudioBitCtr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2sToPar:TheI2sToPar|AudioBitCtr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; I2sToPar:TheI2sToPar|AudioBitCtr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2sToPar:TheI2sToPar|AudioBitCtr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; I2sToPar:TheI2sToPar|State                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; I2sToPar:TheI2sToPar|State~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ParToI2s:TheParToI2s|BclkCtr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ParToI2s:TheParToI2s|BclkCtr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ParToI2s:TheParToI2s|BclkCtr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ParToI2s:TheParToI2s|BclkCtr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ParToI2s:TheParToI2s|BclkCtr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ParToI2s:TheParToI2s|BclkCtr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ParToI2s:TheParToI2s|State.FirstBitEmptyL                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ParToI2s:TheParToI2s|State.FirstBitEmptyL~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ParToI2s:TheParToI2s|State.SendingR                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ParToI2s:TheParToI2s|State.SendingR~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ParToI2s:TheParToI2s|State.WaitingValL                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ParToI2s:TheParToI2s|State.WaitingValL~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.state.DataCalculated                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.state.DataCalculated~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.sum[-10]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.sum[-10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.sum[-15]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.sum[-15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan0|R.write_addr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_ram[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_rom[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_rom[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_rom[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.read_addr_rom[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.write_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP0Chan1|R.write_addr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_ram[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_rom[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.read_addr_rom[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.state.DataCalculated                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.state.DataCalculated~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.state.SetFinalSum                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.state.SetFinalSum~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.write_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.write_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.write_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan0|R.write_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.read_addr_ram[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.read_addr_ram[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.read_addr_ram[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.read_addr_ram[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.read_addr_ram[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.read_addr_ram[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.state.DataCalculated                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.state.DataCalculated~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.state.SetFinalSum                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.state.SetFinalSum~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:BP1Chan1|R.write_addr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|R.read_addr_ram[5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:LP|R.read_addr_ram[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|R.read_addr_rom[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:LP|R.read_addr_rom[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|R.read_addr_rom[6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:LP|R.read_addr_rom[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|R.state.DataCalculated                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:LP|R.state.DataCalculated~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|R.sum[0]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:LP|R.sum[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; RxFsk:RxChain|DspFir:LP|R.write_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|DspFir:LP|R.write_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; RxFsk:RxChain|ValAfterSub                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|ValAfterSub~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; RxFsk:RxChain|oD                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; RxFsk:RxChain|oD~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Start                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Start~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; StrobeGen:GenStrobeI2C|ClkCounter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; StrobeGen:GenStrobeI2C|ClkCounter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE                                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                                                                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE                                                                                                  ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; inResetAsync              ; PIN_AA14      ; QSF Assignment             ;
; Fast Input Register         ; TbdRxFskFull                                ;              ; *                         ; ON            ; QSF Assignment             ;
; I/O Standard                ; TbdRxFskFull                                ;              ; inResetAsync              ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+---------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10387 ) ; 0.00 % ( 0 / 10387 )       ; 0.00 % ( 0 / 10387 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10387 ) ; 0.00 % ( 0 / 10387 )       ; 0.00 % ( 0 / 10387 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                                                                      ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                                                                               ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; sld_hub:auto_hub                                ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                                                                              ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                                                                                ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                      ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                  ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                             ; 0.00 % ( 0 / 9259 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 842 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_hub:auto_hub                                ; 0.00 % ( 0 / 250 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst                  ; 0.00 % ( 0 / 36 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/flw/synlayQuartus/synlayResults/TbdRxFskFull.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,238 / 32,070        ; 10 %  ;
; ALMs needed [=A-B+C]                                        ; 3,238                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,510 / 32,070        ; 11 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,396                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,773                 ;       ;
;         [c] ALMs used for registers                         ; 341                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 283 / 32,070          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 11 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 10                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 434 / 3,207           ; 14 %  ;
;     -- Logic LABs                                           ; 434                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,593                 ;       ;
;     -- 7 input functions                                    ; 29                    ;       ;
;     -- 6 input functions                                    ; 898                   ;       ;
;     -- 5 input functions                                    ; 736                   ;       ;
;     -- 4 input functions                                    ; 952                   ;       ;
;     -- <=3 input functions                                  ; 2,978                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 226                   ;       ;
; Dedicated logic registers                                   ; 3,772                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,473 / 64,140        ; 5 %   ;
;         -- Secondary logic registers                        ; 299 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,488                 ;       ;
;         -- Routing optimization registers                   ; 284                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 201 / 457             ; 44 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 1 / 1 ( 100 % )       ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 2 / 2 ( 100 % )       ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 4                     ;       ;
; M10K blocks                                                 ; 15 / 397              ; 4 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 34,608 / 4,065,280    ; < 1 % ;
; Total block memory implementation bits                      ; 153,600 / 4,065,280   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 5 / 87                ; 6 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 2.6% / 2.6% / 2.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 23.1% / 23.6% / 21.8% ;       ;
; Maximum fan-out                                             ; 2543                  ;       ;
; Highest non-global fan-out                                  ; 1334                  ;       ;
; Total fan-out                                               ; 36898                 ;       ;
; Average fan-out                                             ; 3.44                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                    ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3256 / 32070 ( 10 % ) ; 0 / 32070 ( 0 % )                               ; 100 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3256                  ; 0                                               ; 100                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3404 / 32070 ( 11 % ) ; 0 / 32070 ( 0 % )                               ; 107 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1362                  ; 0                                               ; 34                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1716                  ; 0                                               ; 57                    ; 0                              ;
;         [c] ALMs used for registers                         ; 326                   ; 0                                               ; 16                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                               ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 159 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                               ; 7 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 11 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                               ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                                               ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 10                    ; 0                                               ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                               ; 0                     ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                             ; Low                   ; Low                            ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 421 / 3207 ( 13 % )   ; 0 / 3207 ( 0 % )                                ; 16 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 421                   ; 0                                               ; 16                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                               ; 0                     ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 5441                  ; 0                                               ; 152                   ; 0                              ;
;     -- 7 input functions                                    ; 27                    ; 0                                               ; 2                     ; 0                              ;
;     -- 6 input functions                                    ; 856                   ; 0                                               ; 42                    ; 0                              ;
;     -- 5 input functions                                    ; 716                   ; 0                                               ; 20                    ; 0                              ;
;     -- 4 input functions                                    ; 930                   ; 0                                               ; 22                    ; 0                              ;
;     -- <=3 input functions                                  ; 2912                  ; 0                                               ; 66                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 220                   ; 0                                               ; 6                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                               ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                               ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                               ; 0                     ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                               ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                                 ;                       ;                                ;
;         -- Primary logic registers                          ; 3375 / 64140 ( 5 % )  ; 0 / 64140 ( 0 % )                               ; 98 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 293 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                               ; 6 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                                 ;                       ;                                ;
;         -- Design implementation registers                  ; 3390                  ; 0                                               ; 98                    ; 0                              ;
;         -- Routing optimization registers                   ; 278                   ; 0                                               ; 6                     ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                               ; 0                     ; 0                              ;
; I/O pins                                                    ; 123                   ; 76                                              ; 0                     ; 2                              ;
; I/O registers                                               ; 50                    ; 176                                             ; 0                     ; 0                              ;
; Total block memory bits                                     ; 34608                 ; 0                                               ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 153600                ; 0                                               ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 15 / 397 ( 3 % )      ; 0 / 397 ( 0 % )                                 ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 5 / 87 ( 5 % )        ; 0 / 87 ( 0 % )                                  ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                                 ; 0 / 116 ( 0 % )       ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                             ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                               ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                                  ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                              ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                               ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                                 ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                                 ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                               ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                                  ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                   ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS loan I/O interface                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HPS peripheral UART interface                               ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                                   ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                                  ; 0 / 54 ( 0 % )        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                   ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                   ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Connections                                                 ;                       ;                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 5667                  ; 215                                             ; 168                   ; 268                            ;
;     -- Registered Input Connections                         ; 4353                  ; 0                                               ; 114                   ; 0                              ;
;     -- Output Connections                                   ; 231                   ; 175                                             ; 632                   ; 5280                           ;
;     -- Registered Output Connections                        ; 64                    ; 0                                               ; 632                   ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Internal Connections                                        ;                       ;                                                 ;                       ;                                ;
;     -- Total Connections                                    ; 34961                 ; 5431                                            ; 1578                  ; 5628                           ;
;     -- Registered Connections                               ; 17947                 ; 100                                             ; 1273                  ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; External Connections                                        ;                       ;                                                 ;                       ;                                ;
;     -- Top                                                  ; 6                     ; 51                                              ; 643                   ; 5198                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border      ; 51                    ; 138                                             ; 0                     ; 201                            ;
;     -- sld_hub:auto_hub                                     ; 643                   ; 0                                               ; 8                     ; 149                            ;
;     -- hard_block:auto_generated_inst                       ; 5198                  ; 201                                             ; 149                   ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Partition Interface                                         ;                       ;                                                 ;                       ;                                ;
;     -- Input Ports                                          ; 127                   ; 146                                             ; 116                   ; 272                            ;
;     -- Output Ports                                         ; 118                   ; 113                                             ; 133                   ; 312                            ;
;     -- Bidir Ports                                          ; 72                    ; 69                                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Registered Ports                                            ;                       ;                                                 ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                               ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                               ; 81                    ; 0                              ;
;                                                             ;                       ;                                                 ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                                 ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                               ; 10                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                               ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                               ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                               ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                               ; 92                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                               ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                               ; 97                    ; 32                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                               ; 94                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iADCdat             ; K7    ; 8A       ; 8            ; 81           ; 0            ; 16                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iClk                ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 63                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[0]          ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[1]          ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[2]          ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[3]          ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[4]          ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[5]          ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[6]          ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[7]          ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[8]          ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; iSwitch[9]          ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; inButton[1]         ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; inButton[2]         ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; inButton[3]         ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_SS         ; D24   ; 7A       ; 74           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oADClrc             ; K8    ; 8A       ; 8            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oBclk               ; H7    ; 8A       ; 16           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oDACdat             ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oDAClrc             ; H8    ; 8A       ; 24           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oI2cSclk            ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLed[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oMclk               ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG0[0]            ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG0[1]            ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG0[2]            ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG0[3]            ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG0[4]            ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG0[5]            ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG0[6]            ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG1[0]            ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG1[1]            ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG1[2]            ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG1[3]            ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG1[4]            ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG1[5]            ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG1[6]            ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG2[0]            ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG2[1]            ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG2[2]            ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG2[3]            ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG2[4]            ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG2[5]            ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG2[6]            ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG3[0]            ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG3[1]            ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG3[2]            ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG3[3]            ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG3[4]            ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG3[5]            ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG3[6]            ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG4[0]            ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG4[1]            ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG4[2]            ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG4[3]            ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG4[4]            ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG4[5]            ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG4[6]            ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG5[0]            ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG5[1]            ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG5[2]            ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG5[3]            ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG5[4]            ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG5[5]            ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oSEG5[6]            ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_UART_RX       ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; HPS_UART_TX       ; C25   ; 7A       ; 79           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; ioI2cSdin         ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ConfigureCodecViaI2c:ConfigureCodec|R.Sdin                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 4 / 48 ( 8 % )    ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 7 / 80 ( 9 % )    ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 8 / 80 ( 10 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; inButton[1]                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; oSEG4[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; oSEG5[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; oSEG5[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; oSEG5[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; iSwitch[0]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; oSEG3[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; oSEG2[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; oSEG3[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; oSEG5[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; oSEG5[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; oSEG3[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; iSwitch[7]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; iSwitch[1]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; oSEG3[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; oSEG3[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; oSEG2[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; oSEG2[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; oSEG2[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; iSwitch[8]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; iSwitch[4]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; iSwitch[5]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; oSEG3[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; oSEG3[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; oSEG1[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; oSEG2[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; oSEG2[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; iSwitch[6]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; iSwitch[9]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; oSEG0[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; oSEG0[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; oSEG0[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; oSEG2[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; iSwitch[2]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; iSwitch[3]                      ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; iClk                            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; oSEG0[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; oSEG1[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; oSEG1[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; oSEG0[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; oSEG0[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; oSEG1[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; oSEG0[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; oSEG1[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; oSEG1[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; oSEG1[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; oMclk                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; oBclk                           ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; oDAClrc                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; oDACdat                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; oI2cSclk                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; iADCdat                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; oADClrc                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; ioI2cSdin                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; oLed[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; oLed[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; oLed[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; oSEG4[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; oSEG5[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; inButton[2]                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; oLed[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; oLed[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; oLed[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; oLed[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; oLed[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; oSEG4[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; oSEG4[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; oSEG4[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; inButton[3]                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; oLed[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; oLed[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; oSEG4[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; oSEG4[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; oSEG5[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                                                                             ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                                                       ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                     ;                            ;
;     -- PLL Type                                                                                                                                                                                                                       ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                   ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                                        ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                  ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                        ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                                                                                                                      ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                     ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                              ; 480.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                             ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                              ; 31.250000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                              ; 83.333333 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                                     ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                        ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                      ; 48                         ;
;     -- N Counter                                                                                                                                                                                                                      ; 5                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                              ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                             ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                     ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                     ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                        ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                       ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                     ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                      ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                       ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                        ; iClk~input                 ;
;             -- CLKIN(1) source                                                                                                                                                                                                        ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                        ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                        ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                             ;                            ;
;         -- PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                      ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                 ; 48.0 MHz                   ;
;             -- Output Clock Location                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y4_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                 ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                             ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                            ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                              ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                  ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                         ; 1                          ;
;                                                                                                                                                                                                                                       ;                            ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                                                                                       ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                   ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                        ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                  ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                        ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                      ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                     ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                              ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                             ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                              ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                              ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                     ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                        ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                      ; 12                         ;
;     -- N Counter                                                                                                                                                                                                                      ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                              ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                             ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                     ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                     ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                        ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                       ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                     ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                      ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                       ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                        ; iClk~input                 ;
;             -- CLKIN(1) source                                                                                                                                                                                                        ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                        ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                        ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                             ;                            ;
;         -- HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                 ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                  ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                 ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                             ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                            ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                              ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                  ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                         ; 1                          ;
;                                                                                                                                                                                                                                       ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                       ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; |TbdRxFskFull                                                                                                                           ; 3238.0 (3.5)         ; 3509.0 (4.9)                     ; 281.5 (1.4)                                       ; 10.5 (0.0)                       ; 0.0 (0.0)            ; 5593 (6)            ; 3772 (8)                  ; 226 (226)     ; 34608             ; 15    ; 5          ; 201  ; 0            ; |TbdRxFskFull                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; TbdRxFskFull                                      ; work            ;
;    |ClkMaster:GenClks|                                                                                                                  ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|ClkMaster:GenClks                                                                                                                                                                                                                                                                                                                                                                                                                                      ; ClkMaster                                         ; work            ;
;    |ConfigureCodecViaI2c:ConfigureCodec|                                                                                                ; 33.5 (33.5)          ; 33.6 (33.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (61)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|ConfigureCodecViaI2c:ConfigureCodec                                                                                                                                                                                                                                                                                                                                                                                                                    ; ConfigureCodecViaI2c                              ; work            ;
;    |HPSComputer1:HPS_Inst|                                                                                                              ; 2334.3 (4.0)         ; 2586.5 (4.0)                     ; 259.7 (0.0)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 3976 (8)            ; 3145 (1)                  ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst                                                                                                                                                                                                                                                                                                                                                                                                                                  ; HPSComputer1                                      ; work            ;
;       |Computer_System:\GenerateInstForSyn:Computer_System_inst|                                                                        ; 2283.7 (0.0)         ; 2535.0 (0.0)                     ; 258.8 (0.0)                                       ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 3883 (0)            ; 3086 (0)                  ; 0 (0)         ; 3072              ; 6     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System                                   ; computer_system ;
;          |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS                        ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_fpga_interfaces        ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io                 ; Computer_System ;
;                |Computer_System_ARM_A9_HPS_hps_io_border:border|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border          ; Computer_System ;
;                   |hps_sdram:hps_sdram_inst|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; Computer_System ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; Computer_System ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; Computer_System ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; Computer_System ;
;                      |hps_sdram_p0:p0|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; Computer_System ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; Computer_System ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work            ;
;                                     |ddio_out_uqe:auto_generated|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work            ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; Computer_System ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                      |hps_sdram_pll:pll|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; Computer_System ;
;          |Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|                                                                      ; 66.1 (14.7)          ; 80.8 (17.4)                      ; 14.7 (2.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (33)            ; 111 (15)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0                                                                                                                                                                                                                                                                                                                 ; Computer_System_JTAG_UART_for_ARM_0               ; Computer_System ;
;             |Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|                             ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r                                                                                                                                                                                                                   ; Computer_System_JTAG_UART_for_ARM_0_scfifo_r      ; Computer_System ;
;                |scfifo:rfifo|                                                                                                           ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                      ; scfifo                                            ; work            ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; scfifo_3291                                       ; work            ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 12.4 (0.0)           ; 13.5 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work            ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 6.4 (3.4)            ; 7.5 (4.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work            ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work            ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work            ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work            ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work            ;
;             |Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|                             ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w                                                                                                                                                                                                                   ; Computer_System_JTAG_UART_for_ARM_0_scfifo_w      ; Computer_System ;
;                |scfifo:wfifo|                                                                                                           ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                      ; scfifo                                            ; work            ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; scfifo_3291                                       ; work            ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work            ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 5.9 (2.9)            ; 6.3 (3.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work            ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work            ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work            ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work            ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work            ;
;             |alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|                                                   ; 27.0 (27.0)          ; 37.6 (37.6)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                 ; work            ;
;          |Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|                                                                      ; 66.3 (15.0)          ; 80.9 (17.8)                      ; 14.6 (2.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (33)            ; 110 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1                                                                                                                                                                                                                                                                                                                 ; Computer_System_JTAG_UART_for_ARM_0               ; Computer_System ;
;             |Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|                             ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r                                                                                                                                                                                                                   ; Computer_System_JTAG_UART_for_ARM_0_scfifo_r      ; Computer_System ;
;                |scfifo:rfifo|                                                                                                           ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                      ; scfifo                                            ; work            ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; scfifo_3291                                       ; work            ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 12.3 (0.0)           ; 13.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work            ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 6.3 (3.3)            ; 7.3 (4.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work            ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work            ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work            ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work            ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work            ;
;             |Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w                                                                                                                                                                                                                   ; Computer_System_JTAG_UART_for_ARM_0_scfifo_w      ; Computer_System ;
;                |scfifo:wfifo|                                                                                                           ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                      ; scfifo                                            ; work            ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                           ; scfifo_3291                                       ; work            ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                      ; a_dpfifo_5771                                     ; work            ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                              ; a_fefifo_7cf                                      ; work            ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                         ; cntr_vg7                                          ; work            ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                              ; altsyncram_7pu1                                   ; work            ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                ; cntr_jgb                                          ; work            ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                      ; cntr_jgb                                          ; work            ;
;             |alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|                                                   ; 27.0 (27.0)          ; 37.6 (37.6)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                 ; work            ;
;          |Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|                                                                      ; 343.2 (0.0)          ; 394.7 (0.0)                      ; 51.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 565 (0)             ; 414 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge                                                                                                                                                                                                                                                                                                                 ; Computer_System_JTAG_to_FPGA_Bridge               ; Computer_System ;
;             |altera_avalon_packets_to_master:transacto|                                                                                 ; 99.0 (0.0)           ; 103.2 (0.0)                      ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (0)             ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                   ; Computer_System ;
;                |packets_to_master:p2m|                                                                                                  ; 99.0 (99.0)          ; 103.2 (103.2)                    ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (178)           ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                 ; packets_to_master                                 ; Computer_System ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                ; 14.3 (14.3)          ; 14.7 (14.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;                   |altsyncram_g0n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                  ; altsyncram_g0n1                                   ; work            ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                     ; 8.3 (8.3)            ; 9.8 (9.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets                 ; Computer_System ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                          ; 210.2 (0.0)          ; 252.8 (0.0)                      ; 42.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (0)             ; 279 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                   ; Computer_System ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                      ; 209.4 (0.0)          ; 252.2 (0.0)                      ; 42.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 322 (0)             ; 279 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                              ; altera_jtag_dc_streaming                          ; Computer_System ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                         ; 9.8 (1.8)            ; 23.7 (9.0)                       ; 13.8 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 47 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                  ; altera_avalon_st_clock_crosser                    ; Computer_System ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                      ; 6.9 (6.9)            ; 10.0 (10.0)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                      ; altera_avalon_st_pipeline_base                    ; Computer_System ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                             ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                             ; altera_std_synchronizer_nocut                     ; Computer_System ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                             ; 0.3 (0.3)            ; 3.7 (3.7)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                             ; altera_std_synchronizer_nocut                     ; Computer_System ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                              ; 0.9 (0.8)            ; 12.6 (8.1)                       ; 11.7 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                       ; altera_jtag_src_crosser                           ; Computer_System ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                       ; 0.2 (0.2)            ; 4.5 (0.7)                        ; 4.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                            ; altera_jtag_control_signal_crosser                ; Computer_System ;
;                         |altera_std_synchronizer:synchronizer|                                                                          ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                       ; altera_std_synchronizer                           ; work            ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                ; 198.7 (190.8)        ; 214.2 (203.2)                    ; 15.6 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 305 (297)           ; 202 (182)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                         ; altera_jtag_streaming                             ; Computer_System ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                            ; altera_avalon_st_idle_inserter                    ; Computer_System ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                       ; 2.1 (2.1)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                              ; altera_avalon_st_idle_remover                     ; Computer_System ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                         ; 1.0 (1.0)            ; 3.2 (3.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                ; altera_std_synchronizer                           ; work            ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                       ; altera_std_synchronizer                           ; work            ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                        ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                               ; altera_std_synchronizer                           ; work            ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                    ; altera_std_synchronizer                           ; work            ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                         ; altera_std_synchronizer                           ; work            ;
;                |altera_jtag_sld_node:node|                                                                                              ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                      ; altera_jtag_sld_node                              ; Computer_System ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                    ; sld_virtual_jtag_basic                            ; work            ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                     ; 11.2 (11.2)          ; 12.8 (12.8)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes                 ; Computer_System ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; Computer_System ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; Computer_System ;
;          |Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|                                                                       ; 424.8 (0.0)          ; 497.3 (0.0)                      ; 77.0 (0.0)                                        ; 4.5 (0.0)                        ; 0.0 (0.0)            ; 645 (0)             ; 504 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge                                                                                                                                                                                                                                                                                                                  ; Computer_System_JTAG_to_FPGA_Bridge               ; Computer_System ;
;             |altera_avalon_packets_to_master:transacto|                                                                                 ; 180.0 (0.0)          ; 191.5 (0.0)                      ; 14.0 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 258 (0)             ; 167 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                        ; altera_avalon_packets_to_master                   ; Computer_System ;
;                |packets_to_master:p2m|                                                                                                  ; 180.0 (180.0)        ; 191.5 (191.5)                    ; 14.0 (14.0)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 258 (258)           ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                  ; packets_to_master                                 ; Computer_System ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                ; 13.8 (13.8)          ; 14.0 (14.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; Computer_System ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work            ;
;                   |altsyncram_g0n1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_g0n1                                   ; work            ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                     ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                            ; altera_avalon_st_bytes_to_packets                 ; Computer_System ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                          ; 209.5 (0.0)          ; 267.8 (0.0)                      ; 60.3 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 324 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                 ; altera_avalon_st_jtag_interface                   ; Computer_System ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                      ; 208.7 (0.0)          ; 266.8 (0.0)                      ; 60.2 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 322 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                               ; altera_jtag_dc_streaming                          ; Computer_System ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                         ; 9.7 (1.7)            ; 23.9 (10.2)                      ; 14.2 (8.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (4)              ; 49 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                   ; altera_avalon_st_clock_crosser                    ; Computer_System ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                      ; 7.7 (7.7)            ; 9.4 (9.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                       ; altera_avalon_st_pipeline_base                    ; Computer_System ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                              ; altera_std_synchronizer_nocut                     ; Computer_System ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                             ; 0.2 (0.2)            ; 3.7 (3.7)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                              ; altera_std_synchronizer_nocut                     ; Computer_System ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                              ; 0.9 (0.8)            ; 12.8 (8.4)                       ; 11.8 (7.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 28 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                        ; altera_jtag_src_crosser                           ; Computer_System ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                       ; 0.2 (0.2)            ; 4.3 (0.7)                        ; 4.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                             ; altera_jtag_control_signal_crosser                ; Computer_System ;
;                         |altera_std_synchronizer:synchronizer|                                                                          ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                        ; altera_std_synchronizer                           ; work            ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                ; 198.0 (189.4)        ; 228.6 (217.7)                    ; 32.6 (30.2)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 305 (297)           ; 209 (190)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                          ; altera_jtag_streaming                             ; Computer_System ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                             ; altera_avalon_st_idle_inserter                    ; Computer_System ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                       ; 2.1 (2.1)            ; 2.6 (2.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                               ; altera_avalon_st_idle_remover                     ; Computer_System ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                         ; 2.2 (2.2)            ; 3.2 (3.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                 ; altera_std_synchronizer                           ; work            ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                        ; altera_std_synchronizer                           ; work            ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                ; altera_std_synchronizer                           ; work            ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                             ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                     ; altera_std_synchronizer                           ; work            ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                          ; altera_std_synchronizer                           ; work            ;
;                |altera_jtag_sld_node:node|                                                                                              ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                       ; altera_jtag_sld_node                              ; Computer_System ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                   ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                     ; sld_virtual_jtag_basic                            ; work            ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                     ; 11.8 (11.8)          ; 12.2 (12.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                            ; altera_avalon_st_packets_to_bytes                 ; Computer_System ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; Computer_System ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; Computer_System ;
;          |Computer_System_System_PLL:system_pll|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System_System_PLL                        ; Computer_System ;
;             |Computer_System_System_PLL_sys_pll:sys_pll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System_System_PLL_sys_pll                ; Computer_System ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; altera_pll                                        ; work            ;
;          |Computer_System_mm_interconnect_0:mm_interconnect_0|                                                                          ; 965.4 (0.0)          ; 1021.2 (0.0)                     ; 57.2 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 1557 (0)            ; 1190 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0                 ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 7.8 (7.8)            ; 8.4 (8.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                 ; 11.1 (11.1)          ; 11.1 (11.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 15.5 (13.2)          ; 16.0 (13.3)                      ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                     ; 13.8 (11.8)          ; 13.8 (11.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                     ; 14.7 (11.4)          ; 15.5 (13.0)                      ; 0.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (32)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                     ; 13.7 (10.9)          ; 15.5 (12.7)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (32)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                     ; 14.8 (11.5)          ; 15.0 (11.7)                      ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (32)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                     ; 14.2 (10.9)          ; 15.1 (12.2)                      ; 0.9 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (32)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                 ; 12.1 (9.4)           ; 13.7 (10.5)                      ; 1.6 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_mux_002     ; Computer_System ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_router:router|                                                                           ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0_router          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_router:router_001|                                                                       ; 8.8 (8.8)            ; 11.2 (11.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                 ; Computer_System_mm_interconnect_0_router          ; Computer_System ;
;             |Computer_System_mm_interconnect_0_router_005:router_005|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                             ; Computer_System_mm_interconnect_0_router_005      ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                                                                     ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                 ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                 ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                 ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                             ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                       ; Computer_System_mm_interconnect_0_rsp_demux_002   ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 22.3 (22.3)          ; 22.7 (22.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_rsp_mux         ; Computer_System ;
;             |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                     ; 57.1 (57.1)          ; 57.7 (57.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (124)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux         ; Computer_System ;
;             |altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|                                              ; 19.3 (19.3)          ; 19.7 (19.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|                                                ; 21.2 (21.2)          ; 22.8 (22.8)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|                                              ; 20.3 (20.3)          ; 20.4 (20.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|                                                ; 16.9 (16.9)          ; 22.0 (22.0)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rdata_fifo|                                                                ; 5.5 (5.5)            ; 5.9 (5.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|                                                                  ; 19.8 (19.8)          ; 20.0 (20.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rdata_fifo|                                                                ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|                                                                  ; 19.7 (19.7)          ; 20.0 (20.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:seven_seg_0_s1_agent_rdata_fifo|                                                                     ; 5.0 (5.0)            ; 5.7 (5.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|                                                                       ; 21.8 (21.8)          ; 21.8 (21.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:seven_seg_1_s1_agent_rdata_fifo|                                                                     ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|                                                                       ; 21.7 (21.7)          ; 22.3 (22.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|                                                                ; 5.2 (5.2)            ; 5.8 (5.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                  ; 21.9 (21.9)          ; 23.8 (23.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                                            ; 55.5 (23.3)          ; 59.2 (24.9)                      ; 5.2 (1.6)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 99 (41)             ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                       ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 32.2 (32.2)          ; 34.3 (34.3)                      ; 3.6 (3.6)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 58 (58)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|                                           ; 53.1 (0.0)           ; 55.2 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; Computer_System ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 53.1 (52.1)          ; 55.2 (54.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (64)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|                                           ; 45.7 (0.0)           ; 48.5 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                       ; Computer_System ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 45.7 (45.1)          ; 48.5 (47.9)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (59)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                               ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|                                                             ; 49.3 (0.0)           ; 53.7 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; Computer_System ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 49.3 (48.3)          ; 53.7 (52.2)                      ; 4.4 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (63)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                 ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|                                                             ; 51.5 (0.0)           ; 53.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; Computer_System ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 51.5 (50.5)          ; 53.5 (52.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (63)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                 ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|                                                                  ; 49.7 (0.0)           ; 51.8 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; Computer_System ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 49.7 (48.7)          ; 51.8 (50.3)                      ; 2.1 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (63)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                      ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|                                                                  ; 51.1 (0.0)           ; 52.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; Computer_System ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 51.1 (50.1)          ; 52.8 (51.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (63)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                      ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|                                                             ; 44.3 (0.0)           ; 46.5 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; Computer_System ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 44.3 (44.0)          ; 46.5 (46.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (57)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                   |altera_merlin_address_alignment:align_address_to_size|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                 ; altera_merlin_address_alignment                   ; Computer_System ;
;             |altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent|                                                               ; 0.7 (0.7)            ; 1.6 (1.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                        ; Computer_System ;
;             |altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|                                                     ; 10.4 (1.4)           ; 10.4 (1.4)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (3)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; Computer_System ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;             |altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|                                                     ; 12.2 (2.7)           ; 12.2 (2.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; Computer_System ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_for_arm_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;             |altera_merlin_slave_agent:modem_channel_rx_s1_agent|                                                                       ; 10.8 (1.7)           ; 12.7 (1.7)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_rx_s1_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; Computer_System ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.1 (9.1)            ; 11.1 (11.1)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_rx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;             |altera_merlin_slave_agent:modem_channel_tx_s1_agent|                                                                       ; 11.8 (2.2)           ; 11.8 (2.3)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; Computer_System ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modem_channel_tx_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;             |altera_merlin_slave_agent:seven_seg_0_s1_agent|                                                                            ; 11.3 (1.5)           ; 12.0 (1.5)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_0_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; Computer_System ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.7 (9.7)            ; 10.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;             |altera_merlin_slave_agent:seven_seg_1_s1_agent|                                                                            ; 11.6 (2.0)           ; 11.6 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_1_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; Computer_System ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9.6 (9.6)            ; 9.6 (9.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;             |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                       ; 13.8 (3.5)           ; 13.8 (3.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; Computer_System ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;             |altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator|                                           ; 8.4 (8.4)            ; 9.3 (9.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; Computer_System ;
;             |altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator|                                           ; 8.0 (8.0)            ; 9.1 (9.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_for_arm_1_avalon_jtag_slave_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; Computer_System ;
;             |altera_merlin_slave_translator:modem_channel_rx_s1_translator|                                                             ; 2.9 (2.9)            ; 3.9 (3.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modem_channel_rx_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; Computer_System ;
;             |altera_merlin_slave_translator:modem_channel_tx_s1_translator|                                                             ; 2.7 (2.7)            ; 4.4 (4.4)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modem_channel_tx_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; Computer_System ;
;             |altera_merlin_slave_translator:seven_seg_0_s1_translator|                                                                  ; 2.3 (2.3)            ; 3.8 (3.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_0_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; Computer_System ;
;             |altera_merlin_slave_translator:seven_seg_1_s1_translator|                                                                  ; 1.9 (1.9)            ; 4.3 (4.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_1_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; Computer_System ;
;             |altera_merlin_slave_translator:sysid_control_slave_translator|                                                             ; 3.8 (3.8)            ; 5.3 (5.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; Computer_System ;
;             |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|                                                     ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                     ; Computer_System ;
;             |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|                                                     ; 7.8 (7.8)            ; 8.8 (8.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                     ; Computer_System ;
;          |Computer_System_mm_interconnect_1:mm_interconnect_1|                                                                          ; 386.2 (0.0)          ; 424.3 (0.0)                      ; 39.7 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 799 (0)             ; 714 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_1                 ; Computer_System ;
;             |Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|                                                                         ; 27.2 (27.2)          ; 26.3 (26.3)                      ; 0.0 (0.0)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_1_rsp_mux         ; Computer_System ;
;             |altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|                                                                 ; 318.5 (3.8)          ; 357.7 (3.8)                      ; 39.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 632 (8)             ; 702 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_axi_slave_ni                        ; Computer_System ;
;                |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                    ; 45.2 (45.2)          ; 50.1 (50.1)                      ; 5.4 (5.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 89 (89)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; Computer_System ;
;                |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                   ; 269.5 (269.5)        ; 303.8 (303.8)                    ; 34.3 (34.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 535 (535)           ; 608 (608)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Computer_System ;
;             |altera_merlin_master_agent:jtag_to_hps_bridge_master_agent|                                                                ; 4.3 (4.3)            ; 5.3 (5.3)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; Computer_System ;
;             |altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|                                                           ; 9.3 (9.3)            ; 10.0 (10.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                     ; Computer_System ;
;             |altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter|                                                 ; 24.7 (24.7)          ; 25.1 (25.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                                           ; altera_merlin_width_adapter                       ; Computer_System ;
;          |HexDigitController:seven_seg_0|                                                                                               ; 9.9 (9.9)            ; 10.8 (10.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_0                                                                                                                                                                                                                                                                                                                                          ; HexDigitController                                ; computer_system ;
;          |HexDigitController:seven_seg_1|                                                                                               ; 9.7 (9.7)            ; 10.2 (10.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_1                                                                                                                                                                                                                                                                                                                                          ; HexDigitController                                ; computer_system ;
;          |ModemChannelSelector:modem_channel_rx|                                                                                        ; 6.0 (6.0)            ; 6.2 (6.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|ModemChannelSelector:modem_channel_rx                                                                                                                                                                                                                                                                                                                                   ; ModemChannelSelector                              ; computer_system ;
;          |ModemChannelSelector:modem_channel_tx|                                                                                        ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|ModemChannelSelector:modem_channel_tx                                                                                                                                                                                                                                                                                                                                   ; ModemChannelSelector                              ; computer_system ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; Computer_System ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; Computer_System ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; Computer_System ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;       |FreqDivider:GenFreq1|                                                                                                            ; 23.5 (23.5)          ; 23.5 (23.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|FreqDivider:GenFreq1                                                                                                                                                                                                                                                                                                                                                                                                             ; FreqDivider                                       ; work            ;
;       |FreqDivider:GenFreq2|                                                                                                            ; 22.3 (22.3)          ; 23.2 (23.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|FreqDivider:GenFreq2                                                                                                                                                                                                                                                                                                                                                                                                             ; FreqDivider                                       ; work            ;
;       |Sync:SyncKey|                                                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|HPSComputer1:HPS_Inst|Sync:SyncKey                                                                                                                                                                                                                                                                                                                                                                                                                     ; Sync                                              ; work            ;
;    |I2sToPar:TheI2sToPar|                                                                                                               ; 18.9 (18.9)          ; 19.0 (19.0)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|I2sToPar:TheI2sToPar                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I2sToPar                                          ; work            ;
;    |PLL50to48:PLL_50MHz_48MHz|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|PLL50to48:PLL_50MHz_48MHz                                                                                                                                                                                                                                                                                                                                                                                                                              ; PLL50to48                                         ; work            ;
;       |AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl                                                                                                                                                                                                                                                                                                                                                                       ; AlteraPLL50to48                                   ; alterapll50to48 ;
;          |AlteraPLL50to48_0002:alterapll50to48_inst|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst                                                                                                                                                                                                                                                                                                                             ; AlteraPLL50to48_0002                              ; AlteraPLL50to48 ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                     ; altera_pll                                        ; work            ;
;    |ParToI2s:TheParToI2s|                                                                                                               ; 19.0 (19.0)          ; 19.8 (19.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|ParToI2s:TheParToI2s                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ParToI2s                                          ; work            ;
;    |RxFsk:RxChain|                                                                                                                      ; 720.8 (52.8)         ; 727.2 (57.2)                     ; 9.4 (4.5)                                         ; 3.0 (0.1)                        ; 0.0 (0.0)            ; 1311 (105)          ; 386 (20)                  ; 0 (0)         ; 31536             ; 9     ; 5          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain                                                                                                                                                                                                                                                                                                                                                                                                                                          ; RxFsk                                             ; work            ;
;       |DspFir:BP0Chan0|                                                                                                                 ; 136.8 (93.4)         ; 135.5 (94.0)                     ; 0.7 (2.0)                                         ; 2.0 (1.4)                        ; 0.0 (0.0)            ; 246 (147)           ; 75 (75)                   ; 0 (0)         ; 7712              ; 2     ; 1          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0                                                                                                                                                                                                                                                                                                                                                                                                                          ; DspFir                                            ; work            ;
;          |altsyncram:ram_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|altsyncram:ram_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_6as1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|altsyncram:ram_block_rtl_0|altsyncram_6as1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_6as1                                   ; work            ;
;          |altsyncram:rom_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|altsyncram:rom_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_5md1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|altsyncram:rom_block_rtl_0|altsyncram_5md1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_5md1                                   ; work            ;
;          |lpm_divide:Mod0|                                                                                                              ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod1|                                                                                                              ; 13.8 (0.0)           ; 13.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 13.8 (0.0)           ; 13.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 13.8 (0.0)           ; 13.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 13.8 (13.8)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod2|                                                                                                              ; 14.0 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 14.0 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 14.0 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 14.0 (14.0)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;       |DspFir:BP0Chan1|                                                                                                                 ; 134.2 (91.3)         ; 135.5 (93.6)                     ; 1.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 246 (147)           ; 74 (74)                   ; 0 (0)         ; 7712              ; 2     ; 1          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1                                                                                                                                                                                                                                                                                                                                                                                                                          ; DspFir                                            ; work            ;
;          |altsyncram:ram_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|altsyncram:ram_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_2cs1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|altsyncram:ram_block_rtl_0|altsyncram_2cs1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_2cs1                                   ; work            ;
;          |altsyncram:rom_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|altsyncram:rom_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_1od1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|altsyncram:rom_block_rtl_0|altsyncram_1od1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_1od1                                   ; work            ;
;          |lpm_divide:Mod0|                                                                                                              ; 13.6 (0.0)           ; 13.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 13.6 (0.0)           ; 13.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 13.6 (0.0)           ; 13.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 13.6 (13.6)          ; 13.6 (13.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod1|                                                                                                              ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod2|                                                                                                              ; 14.1 (0.0)           ; 14.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 14.1 (0.0)           ; 14.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 14.1 (0.0)           ; 14.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 14.1 (14.1)          ; 14.1 (14.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;       |DspFir:BP1Chan0|                                                                                                                 ; 132.6 (89.7)         ; 134.7 (93.0)                     ; 2.1 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 245 (146)           ; 76 (76)                   ; 0 (0)         ; 7712              ; 2     ; 1          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0                                                                                                                                                                                                                                                                                                                                                                                                                          ; DspFir                                            ; work            ;
;          |altsyncram:ram_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|altsyncram:ram_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_m8s1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|altsyncram:ram_block_rtl_0|altsyncram_m8s1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_m8s1                                   ; work            ;
;          |altsyncram:rom_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|altsyncram:rom_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_lkd1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|altsyncram:rom_block_rtl_0|altsyncram_lkd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_lkd1                                   ; work            ;
;          |lpm_divide:Mod0|                                                                                                              ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 13.5 (0.0)           ; 13.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod1|                                                                                                              ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 14.2 (0.0)           ; 14.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod2|                                                                                                              ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;       |DspFir:BP1Chan1|                                                                                                                 ; 134.1 (91.2)         ; 134.5 (92.5)                     ; 1.3 (2.2)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 245 (146)           ; 76 (76)                   ; 0 (0)         ; 7712              ; 2     ; 1          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1                                                                                                                                                                                                                                                                                                                                                                                                                          ; DspFir                                            ; work            ;
;          |altsyncram:ram_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|altsyncram:ram_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_27s1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|altsyncram:ram_block_rtl_0|altsyncram_27s1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_27s1                                   ; work            ;
;          |altsyncram:rom_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|altsyncram:rom_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work            ;
;             |altsyncram_1jd1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3856              ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|altsyncram:rom_block_rtl_0|altsyncram_1jd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                ; altsyncram_1jd1                                   ; work            ;
;          |lpm_divide:Mod0|                                                                                                              ; 13.9 (0.0)           ; 13.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 13.9 (0.0)           ; 13.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 13.9 (0.0)           ; 13.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 13.9 (13.9)          ; 13.9 (13.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod1|                                                                                                              ; 14.6 (0.0)           ; 14.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 14.6 (0.0)           ; 14.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 14.6 (0.0)           ; 14.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 14.6 (14.6)          ; 14.6 (14.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod1|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;          |lpm_divide:Mod2|                                                                                                              ; 13.6 (0.0)           ; 13.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work            ;
;             |lpm_divide_e2m:auto_generated|                                                                                             ; 13.6 (0.0)           ; 13.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_e2m                                    ; work            ;
;                |sign_div_unsign_hkh:divider|                                                                                            ; 13.6 (0.0)           ; 13.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider                                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_hkh                               ; work            ;
;                   |alt_u_div_8te:divider|                                                                                               ; 13.6 (13.6)          ; 13.6 (13.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider                                                                                                                                                                                                                                                                                                                          ; alt_u_div_8te                                     ; work            ;
;       |DspFir:LP|                                                                                                                       ; 129.8 (98.2)         ; 129.8 (98.2)                     ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 224 (149)           ; 65 (65)                   ; 0 (0)         ; 688               ; 1     ; 1          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP                                                                                                                                                                                                                                                                                                                                                                                                                                ; DspFir                                            ; work            ;
;          |altsyncram:ram_block_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 688               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|altsyncram:ram_block_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                        ; work            ;
;             |altsyncram_u3s1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 688               ; 1     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|altsyncram:ram_block_rtl_0|altsyncram_u3s1:auto_generated                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_u3s1                                   ; work            ;
;          |lpm_divide:Mod0|                                                                                                              ; 10.6 (0.0)           ; 10.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                        ; work            ;
;             |lpm_divide_a2m:auto_generated|                                                                                             ; 10.6 (0.0)           ; 10.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod0|lpm_divide_a2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide_a2m                                    ; work            ;
;                |sign_div_unsign_dkh:divider|                                                                                            ; 10.6 (0.0)           ; 10.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod0|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                                                                                                                                      ; sign_div_unsign_dkh                               ; work            ;
;                   |alt_u_div_0te:divider|                                                                                               ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod0|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                                                                                                                                                                                                                                                                                                                ; alt_u_div_0te                                     ; work            ;
;          |lpm_divide:Mod1|                                                                                                              ; 10.7 (0.0)           ; 10.9 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                        ; work            ;
;             |lpm_divide_a2m:auto_generated|                                                                                             ; 10.7 (0.0)           ; 10.9 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod1|lpm_divide_a2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide_a2m                                    ; work            ;
;                |sign_div_unsign_dkh:divider|                                                                                            ; 10.7 (0.0)           ; 10.9 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                                                                                                                                      ; sign_div_unsign_dkh                               ; work            ;
;                   |alt_u_div_0te:divider|                                                                                               ; 10.7 (10.7)          ; 10.9 (10.9)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod1|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                                                                                                                                                                                                                                                                                                                ; alt_u_div_0te                                     ; work            ;
;          |lpm_divide:Mod2|                                                                                                              ; 10.1 (0.0)           ; 10.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_divide                                        ; work            ;
;             |lpm_divide_a2m:auto_generated|                                                                                             ; 10.1 (0.0)           ; 10.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod2|lpm_divide_a2m:auto_generated                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_divide_a2m                                    ; work            ;
;                |sign_div_unsign_dkh:divider|                                                                                            ; 10.1 (0.0)           ; 10.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                                                                                                                                      ; sign_div_unsign_dkh                               ; work            ;
;                   |alt_u_div_0te:divider|                                                                                               ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|RxFsk:RxChain|DspFir:LP|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider                                                                                                                                                                                                                                                                                                                                ; alt_u_div_0te                                     ; work            ;
;    |StrobeGen:GenStrobeI2C|                                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|StrobeGen:GenStrobeI2C                                                                                                                                                                                                                                                                                                                                                                                                                                 ; StrobeGen                                         ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 96.0 (0.5)           ; 106.0 (0.5)                      ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (1)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                           ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 95.5 (0.0)           ; 105.5 (0.0)                      ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                       ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 95.5 (0.0)           ; 105.5 (0.0)                      ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                    ; alt_sld_fab                                       ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 95.5 (3.3)           ; 105.5 (3.3)                      ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (2)             ; 104 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab_ident                     ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90.0 (0.0)           ; 100.2 (0.0)                      ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (0)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90.0 (65.3)          ; 100.2 (73.5)                     ; 10.2 (8.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (106)           ; 96 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                       ; sld_jtag_hub                                      ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.5 (13.5)          ; 14.2 (14.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                               ; sld_rom_sr                                        ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.2 (11.2)          ; 12.5 (12.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TbdRxFskFull|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                             ; sld_shadow_jsm                                    ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; iSwitch[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[8]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iSwitch[9]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; inButton[1]         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; inButton[2]         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; inButton[3]         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; oSEG0[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG0[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG0[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG0[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG0[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG0[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG0[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG1[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG1[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG1[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG1[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG1[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG1[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG1[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG2[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG2[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG2[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG2[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG2[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG2[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG2[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG3[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG3[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG3[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG3[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG3[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG3[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG3[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG4[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG4[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG4[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG4[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG4[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG4[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG4[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG5[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG5[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG5[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG5[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG5[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG5[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oSEG5[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[8]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLed[9]             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oI2cSclk            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oMclk               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oBclk               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oDACdat             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oADClrc             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oDAClrc             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ioI2cSdin           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iClk                ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; iADCdat             ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; iSwitch[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; iSwitch[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; inButton[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; inButton[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; inButton[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ioI2cSdin                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ConfigureCodecViaI2c:ConfigureCodec|Selector0~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; iClk                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; iADCdat                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - I2sToPar:TheI2sToPar|D[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[10]~3                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[12]~5                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[6]~6                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[14]~7                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[1]~8                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[9]~9                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[11]~11                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[5]~12                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[13]~13                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[7]~14                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - I2sToPar:TheI2sToPar|D[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Location                              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; ClkMaster:GenClks|MBClkCounter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X10_Y71_N17                        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ConfigureCodecViaI2c:ConfigureCodec|NextStateAndOutput~2                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y77_N39                   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ConfigureCodecViaI2c:ConfigureCodec|R.Activity                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y77_N2                         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ConfigureCodecViaI2c:ConfigureCodec|R.AddrCtr[6]~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y75_N39                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ConfigureCodecViaI2c:ConfigureCodec|R.Data[15]~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y77_N12                   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 570     ; Async. clear                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                   ; LABCELL_X36_Y31_N57                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                   ; MLABCELL_X34_Y31_N36                  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y31_N33                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|td_shift[10]~3                                                                                                                                                                                                                                                   ; LABCELL_X1_Y10_N12                    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                       ; MLABCELL_X3_Y10_N9                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|write_valid~0                                                                                                                                                                                                                                                    ; MLABCELL_X3_Y10_N6                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y31_N27                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|fifo_wr                                                                                                                                                                                                                                                                                                                                  ; FF_X37_Y33_N8                         ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y33_N45                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y31_N30                  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|read_0                                                                                                                                                                                                                                                                                                                                   ; FF_X37_Y33_N14                        ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y31_N45                   ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                   ; LABCELL_X40_Y31_N54                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                   ; LABCELL_X42_Y30_N54                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                          ; LABCELL_X42_Y30_N51                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|td_shift[10]~3                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y16_N3                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                       ; MLABCELL_X21_Y16_N15                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|write_valid~0                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y16_N12                  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|fifo_rd~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y31_N6                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|fifo_wr                                                                                                                                                                                                                                                                                                                                  ; FF_X36_Y33_N47                        ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|ien_AE~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y33_N39                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|rd_wfifo                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y30_N57                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|read_0                                                                                                                                                                                                                                                                                                                                   ; FF_X40_Y31_N59                        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|wr_rfifo                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y31_N21                   ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y32_N42                  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                               ; LABCELL_X30_Y36_N48                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~2                                                                                                                                                                                                                                                   ; MLABCELL_X28_Y32_N39                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y31_N39                  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y31_N33                   ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y31_N36                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y32_N54                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                         ; FF_X13_Y2_N53                         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                       ; LABCELL_X13_Y2_N18                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                              ; LABCELL_X13_Y17_N45                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                               ; LABCELL_X18_Y27_N42                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                        ; LABCELL_X9_Y2_N39                     ; 71      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                             ; LABCELL_X12_Y3_N24                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                 ; FF_X9_Y2_N16                          ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                          ; LABCELL_X11_Y3_N30                    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~2                                                                                                                                                          ; LABCELL_X4_Y3_N3                      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                              ; FF_X10_Y3_N14                         ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]~1                                                                                                                                                                  ; LABCELL_X10_Y3_N21                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                  ; MLABCELL_X6_Y3_N33                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                 ; LABCELL_X12_Y2_N21                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~2                                                                                                                                                                    ; LABCELL_X11_Y3_N3                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                     ; LABCELL_X10_Y1_N33                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                                                  ; MLABCELL_X6_Y3_N0                     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~2                                                                                                                                                      ; LABCELL_X11_Y3_N18                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                      ; MLABCELL_X6_Y3_N21                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                      ; LABCELL_X10_Y3_N54                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~2                                                                                                                                                             ; LABCELL_X10_Y3_N42                    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                            ; LABCELL_X4_Y3_N18                     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~3                                                                                                                                                    ; LABCELL_X7_Y2_N42                     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~2                                                                                                                                                   ; LABCELL_X10_Y1_N9                     ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                                                                                                           ; LABCELL_X4_Y3_N42                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                          ; FF_X13_Y17_N38                        ; 42      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y17_N24                   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X23_Y31_N26                        ; 172     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y42_N36                  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                ; LABCELL_X35_Y43_N0                    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~1                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y43_N54                  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y44_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2                                                                                                                                                                                                                                                           ; LABCELL_X37_Y45_N33                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                           ; LABCELL_X37_Y42_N30                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1                                                                                                                                                                                                                                                            ; LABCELL_X37_Y45_N12                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y43_N51                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y42_N6                    ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y43_N48                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y42_N3                   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                          ; FF_X2_Y9_N29                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                        ; LABCELL_X1_Y9_N48                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                               ; LABCELL_X17_Y29_N3                    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                ; LABCELL_X31_Y42_N12                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                         ; LABCELL_X4_Y5_N27                     ; 77      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                              ; MLABCELL_X6_Y7_N3                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                  ; FF_X2_Y4_N16                          ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                           ; LABCELL_X7_Y5_N30                     ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~2                                                                                                                                                           ; LABCELL_X2_Y4_N0                      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                               ; FF_X2_Y5_N11                          ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]~1                                                                                                                                                                   ; MLABCELL_X3_Y5_N30                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                   ; LABCELL_X4_Y7_N0                      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                  ; MLABCELL_X3_Y5_N33                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~2                                                                                                                                                                     ; LABCELL_X2_Y5_N39                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                      ; MLABCELL_X3_Y5_N39                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                                                   ; LABCELL_X2_Y6_N33                     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~2                                                                                                                                                       ; LABCELL_X1_Y7_N6                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                       ; LABCELL_X2_Y7_N27                     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                       ; LABCELL_X4_Y5_N36                     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~2                                                                                                                                                              ; LABCELL_X2_Y7_N6                      ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                                             ; LABCELL_X2_Y4_N27                     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~3                                                                                                                                                     ; MLABCELL_X6_Y6_N0                     ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~2                                                                                                                                                    ; MLABCELL_X3_Y8_N9                     ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                                                                                                            ; LABCELL_X2_Y4_N30                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                           ; FF_X17_Y29_N56                        ; 43      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y29_N33                   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                 ; FF_X52_Y34_N56                        ; 253     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                                          ; FRACTIONALPLL_X0_Y15_N0               ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 2539    ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X46_Y36_N12                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y36_N39                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X46_Y40_N48                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y40_N6                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X50_Y38_N21                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y38_N24                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; MLABCELL_X47_Y39_N6                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y39_N57                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LABCELL_X48_Y36_N27                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y36_N18                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; MLABCELL_X47_Y40_N54                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y40_N9                   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                 ; MLABCELL_X34_Y36_N54                  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y36_N0                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X37_Y34_N6                    ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X37_Y35_N36                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_0_avalon_jtag_slave_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                            ; LABCELL_X37_Y35_N48                   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X37_Y32_N57                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X37_Y32_N24                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_for_arm_1_avalon_jtag_slave_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                            ; LABCELL_X42_Y32_N9                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y33_N24                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y33_N9                    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_rx_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y33_N45                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y35_N9                    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y38_N12                   ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modem_channel_tx_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y38_N42                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y35_N42                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y35_N45                   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_0_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y35_N33                   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y32_N45                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y32_N18                  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_1_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y32_N9                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y34_N9                   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y34_N18                  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                           ; MLABCELL_X47_Y40_N36                  ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                            ; LABCELL_X37_Y37_N39                   ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                           ; LABCELL_X46_Y36_N18                   ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_for_arm_1_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                            ; LABCELL_X45_Y36_N0                    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; LABCELL_X48_Y36_N54                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_rx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; MLABCELL_X47_Y33_N36                  ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; MLABCELL_X47_Y39_N51                  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:modem_channel_tx_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X36_Y39_N6                    ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                  ; LABCELL_X46_Y40_N24                   ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                   ; LABCELL_X43_Y40_N3                    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                  ; LABCELL_X50_Y38_N0                    ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seven_seg_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                   ; LABCELL_X51_Y36_N48                   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                             ; MLABCELL_X34_Y36_N24                  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                              ; LABCELL_X33_Y36_N18                   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                  ; MLABCELL_X34_Y34_N51                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                                       ; LABCELL_X48_Y40_N54                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y41_N0                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                               ; MLABCELL_X47_Y41_N51                  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X35_Y44_N24                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                                                      ; LABCELL_X35_Y44_N36                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                                                      ; LABCELL_X36_Y46_N9                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                                                      ; LABCELL_X36_Y46_N39                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                                                      ; LABCELL_X35_Y45_N45                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                                                      ; LABCELL_X35_Y45_N42                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                                                      ; LABCELL_X35_Y45_N54                   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                  ; LABCELL_X36_Y46_N3                    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X46_Y44_N12                   ; 77      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                                                     ; LABCELL_X46_Y45_N30                   ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                                                     ; LABCELL_X43_Y47_N51                   ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                                                     ; LABCELL_X43_Y47_N45                   ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                                                     ; LABCELL_X40_Y48_N12                   ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                                                     ; LABCELL_X43_Y47_N48                   ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                                                     ; LABCELL_X48_Y46_N54                   ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                 ; LABCELL_X46_Y44_N21                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|internal_valid~0                                                                                                                                                                                                                                                             ; LABCELL_X42_Y42_N54                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                                  ; LABCELL_X40_Y42_N54                   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_0|HexDigitValue~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y38_N45                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_0|s1_readdata~1                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y38_N51                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_1|HexDigitValue~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y32_N39                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|HexDigitController:seven_seg_1|s1_readdata~1                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y32_N36                   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|ModemChannelSelector:modem_channel_rx|ChannelSelected~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X53_Y33_N0                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|ModemChannelSelector:modem_channel_rx|s1_readdata~1                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y34_N12                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|ModemChannelSelector:modem_channel_tx|ChannelSelected~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y38_N0                    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|ModemChannelSelector:modem_channel_tx|s1_readdata~1                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y38_N51                   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                    ; FF_X35_Y46_N50                        ; 759     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                        ; FF_X52_Y34_N50                        ; 1334    ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; I2sToPar:TheI2sToPar|ValL                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y64_N41                        ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 531     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; RxFsk:RxChain|Add0~5                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y61_N48                   ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|Mult0~39                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DSP_X32_Y67_N0                        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|NextR~5                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y67_N33                   ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.state.Calc                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X36_Y63_N17                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.state.Idle                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X36_Y63_N32                        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|R.write_ram                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y63_N13                        ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|Selector3~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y67_N54                   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y66_N57                   ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y67_N57                  ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|Mult0~39                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DSP_X32_Y65_N0                        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|NextR~5                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y65_N15                   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.state.Calc                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X29_Y65_N44                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.state.Idle                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X29_Y65_N59                        ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|R.write_ram                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X29_Y65_N31                        ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|Selector3~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y65_N33                   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y65_N27                  ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP0Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y66_N27                   ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|Mult0~39                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DSP_X32_Y61_N0                        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|NextR~5                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y61_N57                   ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.state.Calc                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X29_Y61_N2                         ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.state.Idle                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X29_Y61_N17                        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|R.write_ram                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X29_Y61_N13                        ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|Selector3~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X29_Y61_N6                    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y63_N27                  ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan0|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y61_N57                  ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|Mult0~39                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DSP_X20_Y61_N0                        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|NextR~5                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y61_N9                   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.state.Calc                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X25_Y61_N17                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.state.Idle                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X25_Y61_N53                        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|R.write_ram                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y61_N7                         ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|Selector3~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y61_N15                  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod0|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y59_N57                   ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:BP1Chan1|lpm_divide:Mod2|lpm_divide_e2m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_8te:divider|op_9~5                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y61_N57                   ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|Mult0~39                                                                                                                                                                                                                                                                                                                                                                                                                                                ; DSP_X32_Y59_N0                        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|NextR~5                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y58_N3                   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|R.state.Calc                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X33_Y60_N38                        ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|R.state.Idle                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X34_Y58_N59                        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|R.write_ram                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X33_Y60_N22                        ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|Selector3~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y59_N9                    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod0|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|op_7~5                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y58_N51                  ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|DspFir:LP|lpm_divide:Mod2|lpm_divide_a2m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_0te:divider|op_7~5                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y59_N51                   ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; RxFsk:RxChain|ValWetBP1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y60_N9                    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                         ; 660     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                         ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; iClk                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_AF14                              ; 61      ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                        ; FF_X3_Y3_N38                          ; 114     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                             ; LABCELL_X4_Y1_N27                     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                ; LABCELL_X7_Y1_N0                      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~12                                                                                                                                               ; LABCELL_X2_Y2_N6                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~17                                                                                                                                               ; LABCELL_X2_Y2_N9                      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~1                                                                                                                                                  ; LABCELL_X4_Y1_N51                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~6                                                                                                                                                  ; MLABCELL_X8_Y4_N0                     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                                     ; MLABCELL_X3_Y3_N6                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~6                                                                                                                                         ; MLABCELL_X3_Y3_N42                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~11                                                                                                                                        ; LABCELL_X2_Y1_N57                     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                                                                                                              ; LABCELL_X7_Y1_N18                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~1                                                                                                                         ; LABCELL_X1_Y1_N12                     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                             ; FF_X3_Y2_N23                          ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                            ; FF_X2_Y2_N26                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                             ; FF_X3_Y2_N2                           ; 81      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                             ; FF_X4_Y1_N26                          ; 165     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                      ; MLABCELL_X3_Y2_N42                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                            ; FF_X3_Y3_N32                          ; 139     ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                          ; LABCELL_X7_Y1_N51                     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                   ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]           ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 570     ; Global Clock         ; GCLK11           ; --                        ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 2539    ; Global Clock         ; GCLK5            ; --                        ;
; PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst|altera_pll:altera_pll_i|outclk_wire[0]                                      ; PLLOUTPUTCOUNTER_X0_Y4_N1             ; 531     ; Global Clock         ; GCLK0            ; --                        ;
; iClk                                                                                                                                                                                                   ; PIN_AF14                              ; 61      ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 1334    ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 759     ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                 ; 660     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                          ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X38_Y30_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X5_Y12_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_r:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X38_Y31_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|Computer_System_JTAG_UART_for_ARM_0_scfifo_w:the_Computer_System_JTAG_UART_for_ARM_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X41_Y30_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X26_Y31_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                         ; M10K_X38_Y42_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; RxFsk:RxChain|DspFir:BP0Chan0|altsyncram:ram_block_rtl_0|altsyncram_6as1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 241          ; 16           ; 241          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 3856 ; 241                         ; 16                          ; 241                         ; 16                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram0_DspFir_a593bec6.hdl.mif ; M10K_X26_Y67_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; RxFsk:RxChain|DspFir:BP0Chan0|altsyncram:rom_block_rtl_0|altsyncram_5md1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; ROM              ; Single Clock ; 241          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3856 ; 241                         ; 16                          ; --                          ; --                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram1_DspFir_a593bec6.hdl.mif ; M10K_X38_Y67_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; RxFsk:RxChain|DspFir:BP0Chan1|altsyncram:ram_block_rtl_0|altsyncram_2cs1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 241          ; 16           ; 241          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 3856 ; 241                         ; 16                          ; 241                         ; 16                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram0_DspFir_f75cff9d.hdl.mif ; M10K_X26_Y65_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; RxFsk:RxChain|DspFir:BP0Chan1|altsyncram:rom_block_rtl_0|altsyncram_1od1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; ROM              ; Single Clock ; 241          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3856 ; 241                         ; 16                          ; --                          ; --                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram1_DspFir_f75cff9d.hdl.mif ; M10K_X38_Y65_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; RxFsk:RxChain|DspFir:BP1Chan0|altsyncram:ram_block_rtl_0|altsyncram_m8s1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 241          ; 16           ; 241          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 3856 ; 241                         ; 16                          ; 241                         ; 16                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram0_DspFir_ad4380e9.hdl.mif ; M10K_X26_Y62_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; RxFsk:RxChain|DspFir:BP1Chan0|altsyncram:rom_block_rtl_0|altsyncram_lkd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; ROM              ; Single Clock ; 241          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3856 ; 241                         ; 16                          ; --                          ; --                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram1_DspFir_ad4380e9.hdl.mif ; M10K_X26_Y63_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; RxFsk:RxChain|DspFir:BP1Chan1|altsyncram:ram_block_rtl_0|altsyncram_27s1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 241          ; 16           ; 241          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 3856 ; 241                         ; 16                          ; 241                         ; 16                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram0_DspFir_222a84b9.hdl.mif ; M10K_X26_Y61_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; RxFsk:RxChain|DspFir:BP1Chan1|altsyncram:rom_block_rtl_0|altsyncram_1jd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; ROM              ; Single Clock ; 241          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3856 ; 241                         ; 16                          ; --                          ; --                          ; 3856                ; 1           ; 0          ; db/TbdRxFskFull.ram1_DspFir_222a84b9.hdl.mif ; M10K_X14_Y61_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; RxFsk:RxChain|DspFir:LP|altsyncram:ram_block_rtl_0|altsyncram_u3s1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 43           ; 16           ; 43           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 688  ; 43                          ; 16                          ; 43                          ; 16                          ; 688                 ; 1           ; 0          ; db/TbdRxFskFull.ram0_DspFir_a57148a3.hdl.mif ; M10K_X38_Y59_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Two Independent 18x18         ; 5           ;
; Total number of DSP blocks    ; 5           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 5           ;
+-------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                  ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; RxFsk:RxChain|DspFir:LP|Mult0~8       ; Two Independent 18x18 ; DSP_X32_Y59_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; RxFsk:RxChain|DspFir:BP1Chan1|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y61_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; RxFsk:RxChain|DspFir:BP1Chan0|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y61_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; RxFsk:RxChain|DspFir:BP0Chan0|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y67_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; RxFsk:RxChain|DspFir:BP0Chan1|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y65_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 10,104 / 289,320 ( 3 % )  ;
; C12 interconnects                           ; 184 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 2,809 / 119,108 ( 2 % )   ;
; C4 interconnects                            ; 1,829 / 56,300 ( 3 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,535 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 138 / 287 ( 48 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 69 / 154 ( 45 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 61 / 67 ( 91 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 93 / 156 ( 60 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 2 / 64 ( 3 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 1 / 142 ( < 1 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 1 / 85 ( 1 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 1 / 10 ( 10 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,320 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 336 / 12,676 ( 3 % )      ;
; R14/C12 interconnect drivers                ; 447 / 20,720 ( 2 % )      ;
; R3 interconnects                            ; 4,316 / 130,992 ( 3 % )   ;
; R6 interconnects                            ; 6,011 / 266,960 ( 2 % )   ;
; Spine clocks                                ; 17 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 129          ; 0            ; 129          ; 0            ; 32           ; 205       ; 129          ; 0            ; 205       ; 205       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 7            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 115          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 205          ; 76           ; 205          ; 173          ; 0         ; 76           ; 205          ; 0         ; 0         ; 180          ; 159          ; 205          ; 205          ; 205          ; 180          ; 159          ; 205          ; 205          ; 205          ; 198          ; 159          ; 134          ; 205          ; 205          ; 205          ; 205          ; 90           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; iSwitch[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iSwitch[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; inButton[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; inButton[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; inButton[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; oSEG0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG2[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG2[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG2[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG2[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG2[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG2[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG2[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG3[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG3[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG3[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG3[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG3[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG3[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG3[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG4[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG4[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG4[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG4[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG4[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG4[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG4[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG5[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG5[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG5[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG5[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG5[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG5[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oSEG5[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oLed[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oI2cSclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oMclk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oBclk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oDACdat             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oADClrc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; oDAClrc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ioI2cSdin           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iClk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iADCdat             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                    ; Destination Clock(s)                                                                                                               ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                                                ; altera_reserved_tck                                                                                                                ; 735.4             ;
; HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk        ; HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk        ; 481.9             ;
; PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 91.8              ;
; altera_reserved_tck,I/O                                                                                                            ; altera_reserved_tck                                                                                                                ; 52.2              ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 2.046             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 2.016             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 2.015             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]   ; 1.761             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|ModemChannelSelector:modem_channel_rx|ChannelSelected[0]                                                                                                                                                                                                                          ; RxChannelInput                                                                                                                                                                                                                                                                                                                                             ; 1.754             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]        ; 1.743             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.738             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]        ; 1.736             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]   ; 1.731             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]   ; 1.721             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.682             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 1.679             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 1.668             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.650             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.649             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.626             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 1.624             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.616             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 1.608             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 1.589             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.583             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                         ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                              ; 1.576             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.573             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                         ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                              ; 1.570             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.551             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.549             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                         ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                              ; 1.546             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.545             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                         ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                              ; 1.534             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.515             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                      ; 1.496             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                      ; 1.482             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                               ; 1.463             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.453             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                               ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                              ; 1.438             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.415             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc          ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; 1.396             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.385             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                ; 1.351             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.304             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.301             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.283             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.272             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.243             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.242             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                              ; 1.239             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc            ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                        ; 1.191             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc           ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                       ; 1.184             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                            ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                             ; 1.182             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                   ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                ; 1.172             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; 1.171             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]          ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                  ; 1.158             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0           ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]  ; 1.157             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                              ; 1.155             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                           ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                              ; 1.155             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                             ; 1.140             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                      ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                      ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                      ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                      ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                      ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2]                                               ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                               ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                               ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                             ; 1.138             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|state                                                                                                                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:Computer_System_JTAG_UART_for_ARM_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                 ; 1.131             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                             ; 1.125             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                   ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                ; 1.124             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                         ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1] ; 1.124             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6] ; 1.123             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5] ; 1.123             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0] ; 1.123             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1] ; 1.123             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]  ; 1.122             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]  ; 1.122             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]              ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                    ; 1.118             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1          ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                              ; 1.114             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                    ; 1.113             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                             ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                       ; 1.111             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                         ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3] ; 1.110             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7] ; 1.109             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4] ; 1.109             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3] ; 1.109             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2] ; 1.109             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]  ; 1.106             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]        ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]  ; 1.106             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                 ; 1.104             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                      ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                ; 1.102             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                       ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                   ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                ; 1.100             ;
; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                ; HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                               ; 1.099             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEMA5F31C6 for design "TbdRxFskFull"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 201 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 95
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 500 fanout uses global clock CLKCTRL_G11
    Info (11162): PLL50to48:PLL_50MHz_48MHz|AlteraPLL50to48:\GeneratePLLForSyn:AlteraPLL50to48_rtl|AlteraPLL50to48_0002:alterapll50to48_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 610 fanout uses global clock CLKCTRL_G0
    Info (11162): HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2481 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): iClk~inputCLKENA0 with 58 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../../../../grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../../../../grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: '../../../../../grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:HPS_Inst|*:\GenerateInstForSyn:Computer_System_inst|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:HPS_Inst|*:\GenerateInstForSyn:Computer_System_inst|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: '../../../../../grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_LOANIO53 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO53] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO53] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_LOANIO54 could not be matched with a port File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_LOANIO54] -to * File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_LOANIO54] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpAlteraCycloneV/unitHPSComputer1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 84
Info (332104): Reading SDC File: '../../../../../fhlow/synlayQuartus/TimingConstraints.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name {PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at TimingConstraints.sdc(54): Sync:*|Metastable[0] could not be matched with a keeper File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/TimingConstraints.sdc Line: 54
Warning (332049): Ignored set_false_path at TimingConstraints.sdc(54): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/TimingConstraints.sdc Line: 54
    Info (332050): set_false_path -to [get_keepers -no_case {Sync:*|Metastable[0]}] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/TimingConstraints.sdc Line: 54
Warning (332049): Ignored set_false_path at TimingConstraints.sdc(23): Argument <to> is an empty collection File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/TimingConstraints.sdc Line: 23
    Info (332050): set_false_path -to [get_keepers -no_case {Sync:*|Metastable[0]}] File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/TimingConstraints.sdc Line: 23
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|fpga_interfaces|fpga2hps|clk  to: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|i2c0_inst|i2c_clk  to: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c0_inst~FF_3393
    Info (332098): From: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|i2c1_inst|i2c_clk  to: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): From: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|usb1_inst|usb_ulpi_clk  to: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|usb1_inst~FF_3474
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 26 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111): 2500.000 HPS_I2C1_SCLK
    Info (332111): 2500.000 HPS_I2C2_SCLK
    Info (332111):    2.500 HPS_Inst|\GenerateInstForSyn:Computer_System_inst|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 HPS_Inst|\GenerateInstForSyn:Computer_System_inst|system_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   16.000 HPS_USB_CLKOUT
    Info (332111):    2.500 HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.083 PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.833 PLL_50MHz_48MHz|\GeneratePLLForSyn:AlteraPLL50to48_rtl|alterapll50to48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000       SYSCLK
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type DSP block
    Extra Info (176220): Created 4 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "inResetAsync" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:11
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:37
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:55
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:50
Info (11888): Total time spent on timing analysis during the Fitter is 31.10 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:50
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_UART_TX has a permanently enabled output enable File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 140
    Info (169065): Pin HPS_UART_RX has a permanently disabled output enable File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 141
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 90
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 91
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 91
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 91
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 91
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 92
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 92
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 92
    Info (169185): Following pins have the same dynamic on-chip termination control: HPSComputer1:HPS_Inst|Computer_System:\GenerateInstForSyn:Computer_System_inst|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/src/TbdRxFskFull-e.vhd Line: 92
Info (144001): Generated suppressed messages file C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/flw/synlayQuartus/synlayResults/TbdRxFskFull.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 158 warnings
    Info: Peak virtual memory: 3045 megabytes
    Info: Processing ended: Thu Jan 18 20:59:15 2018
    Info: Elapsed time: 00:05:23
    Info: Total CPU time (on all processors): 00:06:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Daniel/Desktop/tmp_scd/prjDsp/grpComFsk/unitTbdRxFskFull/flw/synlayQuartus/synlayResults/TbdRxFskFull.fit.smsg.


