use esp_periph::{Device, RegRam, WriteEffect};
/// The 802.11 MAC the closed `libpp`/`libnet80211` drive. Undocumented by Espressif; the register
/// layout matches the classic ESP32's as reverse-engineered by esp32-open-mac (0x3ff73000 there,
/// 0x60033000 here). Modelled from the blob's own accesses — see docs/wifi-plan.md.
///   TX: 5 slots; slot n has TX_CONFIG at 0xd1c-8n and PLCP0 at 0xd20-8n; PLCP0 = (desc & 0xfffff) | 0x600000,
///       bits 31:30 start the transmission. Completion: TXQ_STATE_COMPLETE (0xcc8) bit n, cleared via 0xcc4;
///       DMA_INT_STATUS (0xc48) bit 7, cleared via 0xc4c.
///   RX: descriptor ring base at 0x088 (dma_list_item: size:12 length:12 _:6 has_data:1 owner:1, packet, next).
pub struct WifiMac { pub cpu_hz: u64, pub dma_addr_base: u32, pub ram: RegRam, pub ram2: RegRam, pub log: bool,
                     /// TSF: 1 MHz counter (offset applied to the CPU cycle clock), latched into WDEV 0x18/0x1c
                     pub tsf_offset: i64, pub tsf_latched: u64, pub now_cycles: u64,
                     /// interrupt events (0xc3c; cleared by writing 0xc40): bit 7 = TX complete, bits 14/24 = RX data (libpp wDev_ProcessFiq)
                     pub events: u32, pub pwr_events: u32,
                     /// per-queue completion bitmap (0xca8 bits 10:0, cleared via 0xca4)
                     pub txq_complete: u32, pub txq_error: u32,
                     pub tx_pending: Vec<(u8, u32)>, pub tx_frames: u64,
                     /// RX descriptor ring: base written by the driver (0x088), the descriptor the hardware fills next, the last one filled
                     pub rx_base: u32, pub rx_next: u32, pub rx_last: u32, pub rx_frames: u64, pub rx_dropped: u64,
                     pub relay: bool, pub ap: Option<crate::wifi::VirtualAp>, pub eth_tx: Vec<Vec<u8>>, pub eth_rx: Vec<Vec<u8>>, pub last_rx_us: u64, pub net_polled_us: u64, pub last_rx_desc: u32, pub net: Option<crate::net::VirtualNet> }

impl WifiMac {
    pub fn new(cpu_hz: u64, dma_addr_base: u32) -> Self { WifiMac { cpu_hz, dma_addr_base, ram: RegRam::new(), ram2: RegRam::new(), log: false, tsf_offset: 0, tsf_latched: 0, now_cycles: 0, rx_base: 0, rx_next: 0, rx_last: 0, rx_frames: 0, rx_dropped: 0, relay: false, ap: None, eth_tx: Vec::new(), eth_rx: Vec::new(), last_rx_us: 0, net_polled_us: 0, last_rx_desc: 0, net: None, events: 0, pwr_events: 0, txq_complete: 0, txq_error: 0, tx_pending: Vec::new(), tx_frames: 0 } }
    pub fn irq(&self) -> bool { self.events != 0 || self.pwr_events != 0 }
    /// TX queue n has its PLCP0 register at 0xd08 - 8n (hal_mac_txq_enable: (0x0c0067a1 - n) << 3).
    fn txq_of(off: u32) -> Option<u8> { if off <= 0xd08 && (0xd08 - off).is_multiple_of(8) && (0xd08 - off) / 8 < 16 { Some(((0xd08 - off) / 8) as u8) } else { None } }
    pub fn read(&mut self, block: u32, off: u32) -> u32 {
        let v = match (block, off) {
            (0x33, 0xd14) => self.ram.read(off) | 1,                 // hal_init: writes bit 1, waits for bit 0
            (0x33, 0xc3c) => self.events,
            (0x33, 0x088) => self.rx_base & 0xf_ffff, (0x33, 0x08c) => self.rx_next & 0xf_ffff, (0x33, 0x090) => self.rx_last,
            (0x33, 0xca8) => self.txq_error & 0x7ff,                 // txq state types 0/1 (errors/collisions)
            (0x33, 0xcb0) => self.txq_complete & 0xf,                    // txq state type 2: completed queues
            (0x35, 0x118) => self.pwr_events,
            (0x35, 0x18) => self.tsf_latched as u32,
            (0x35, 0x1c) => (self.tsf_latched >> 32) as u32,
            (0x35, 0x128) => self.ram2.read(off),
            (0x33, _) => self.ram.read(off),
            (_, _) => self.ram2.read(off),
        };
        if self.log { eprintln!("[wifi] rd {:#x}+{:#05x} -> {:#010x}", block, off, v); }
        v
    }
    pub fn write(&mut self, block: u32, off: u32, v: u32) {
        if self.log { eprintln!("[wifi] wr {:#x}+{:#05x} <- {:#010x}", block, off, v); }
        match (block, off) {
            (0x33, 0xc40) => { self.events &= !v; }
            (0x33, 0x088) => {
                // BASE_RX_DSCR: where the hardware restarts when the ring runs dry. Software rewrites it
                // every time it recycles descriptors, but that must NOT rewind the hardware's current
                // pointer — doing so re-delivers into descriptors the stack has already moved past.
                self.rx_base = self.dma_addr_base | (v & 0xf_ffff);
                if self.rx_next == 0 { self.rx_next = self.rx_base; }
                self.ram.write(off, v);
            }
            (0x33, 0x084) => {
                // DSCR_RELOAD: software has appended recycled descriptors and asks the hardware to
                // re-read the chain.
                // Measured against the blob: rewinding here makes every second frame land in a
                // descriptor the stack has moved past, and it is recycled instead of indicated. The
                // hardware keeps its own pointer; base only matters once the ring has run dry.
                if v & 1 != 0 && self.rx_next == 0 { self.rx_next = self.rx_base; }
                self.ram.write(off, v & !1);
            }
            (0x35, 0x11c) => { self.pwr_events &= !v; }
            (0x35, 0x0c) => {
                let now = (self.now_cycles / (self.cpu_hz / 1_000_000)) as i64;
                if v & 3 != 0 { self.tsf_latched = (now + self.tsf_offset) as u64; }                              // latch
                if v & (1 << 4) != 0 { let set = (self.ram2.read(0x10) as u64) | ((self.ram2.read(0x14) as u64) << 32); self.tsf_offset = set as i64 - now; }   // load
                self.ram2.write(off, v);
            }
            (0x33, 0xca4) => { self.txq_error &= !(v & 0x7ff); }
            (0x33, 0xcac) => { self.txq_complete &= !(v & 0xf); }
            (0x33, o) if Self::txq_of(o).is_some() => {                                   // MAC_TX_PLCP0[queue]
                self.ram.write(off, v);
                if v & (1 << 31) != 0 { let q = Self::txq_of(o).unwrap(); self.tx_pending.push((q, self.dma_addr_base | (v & 0xf_ffff))); }
            }
            (0x33, _) => self.ram.write(off, v),
            (_, _) => self.ram2.write(off, v),
        }
    }
    /// Hardware finished sending the frame in `queue`.
    pub fn tx_done(&mut self, queue: u8) {
        self.txq_complete |= 1 << queue; self.events |= 1 << 7; self.tx_frames += 1;
        let o = 0xd08 - 8 * queue as u32; let v = self.ram.read(o); self.ram.write(o, v & !(3 << 30));
        // result word (hal_mac_get_txq_pmd): bits 15:12 = status code, 0 = success (3 would trap the blob)
        let r = 0x320 - 76 * queue as u32; let w = self.ram2.read(r); self.ram2.write(r, w & !(0xf << 12));
    }
}

/// The MAC spans blocks 0x33..0x35; the table mounts it three times with `delta` = block index << 12.
impl Device for WifiMac {
    fn read(&mut self, off: u32) -> u32 { WifiMac::read(self, 0x33 + (off >> 12), off & 0xfff) }
    fn write(&mut self, off: u32, v: u32) -> WriteEffect { WifiMac::write(self, 0x33 + (off >> 12), off & 0xfff, v); WriteEffect::NONE }
    fn irq_sources(&self) -> u64 { self.irq() as u64 }
    fn debug(&mut self, on: bool) { self.log = on; }
}
