// Seed: 4153261272
module module_0 (
    output wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4
  );
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
    , id_7,
    output tri0  id_2,
    output wor   id_3,
    input  tri1  id_4,
    input  uwire id_5
);
  assign id_3 = (1);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    input supply1 id_3
    , id_12,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10
    , id_13
);
endmodule
