\section{A\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{structADC__TypeDef}\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+M\+P\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+M\+P\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+O\+F\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+O\+F\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+O\+F\+R3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+O\+F\+R4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ H\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ L\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+Q\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+Q\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+Q\+R3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+S\+QR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+D\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+D\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+D\+R3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ J\+D\+R4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Analog to Digital Converter. 

Definition at line \textbf{ 306} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structADC__TypeDef_ab0ec7102960640751d44e92ddac994f0}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R1}

A\+DC control register 1, Address offset\+: 0x04 

Definition at line \textbf{ 309} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_afdfa307571967afb1d97943e982b6586}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{C\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R2}

A\+DC control register 2, Address offset\+: 0x08 

Definition at line \textbf{ 310} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{DR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t DR}

A\+DC regular data register, Address offset\+: 0x4C 

Definition at line \textbf{ 327} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a24c3512abcc90ef75cf3e9145e5dbe9b}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!H\+TR@{H\+TR}}
\index{H\+TR@{H\+TR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{H\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t H\+TR}

A\+DC watchdog higher threshold register, Address offset\+: 0x24 

Definition at line \textbf{ 317} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a22fa21352be442bd02f9c26a1013d598}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R1@{J\+D\+R1}}
\index{J\+D\+R1@{J\+D\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+D\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+D\+R1}

A\+DC injected data register 1, Address offset\+: 0x3C 

Definition at line \textbf{ 323} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_ae9156af81694b7a85923348be45a2167}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R2@{J\+D\+R2}}
\index{J\+D\+R2@{J\+D\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+D\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+D\+R2}

A\+DC injected data register 2, Address offset\+: 0x40 

Definition at line \textbf{ 324} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a3a54028253a75a470fccf841178cba46}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R3@{J\+D\+R3}}
\index{J\+D\+R3@{J\+D\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+D\+R3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+D\+R3}

A\+DC injected data register 3, Address offset\+: 0x44 

Definition at line \textbf{ 325} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a9274ceea3b2c6d5c1903d0a7abad91a1}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+D\+R4@{J\+D\+R4}}
\index{J\+D\+R4@{J\+D\+R4}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+D\+R4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+D\+R4}

A\+DC injected data register 4, Address offset\+: 0x48 

Definition at line \textbf{ 326} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a427dda1678f254bd98b1f321d7194a3b}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R1@{J\+O\+F\+R1}}
\index{J\+O\+F\+R1@{J\+O\+F\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+O\+F\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+O\+F\+R1}

A\+DC injected channel data offset register 1, Address offset\+: 0x14 

Definition at line \textbf{ 313} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a11e65074b9f06b48c17cdfa5bea9f125}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R2@{J\+O\+F\+R2}}
\index{J\+O\+F\+R2@{J\+O\+F\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+O\+F\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+O\+F\+R2}

A\+DC injected channel data offset register 2, Address offset\+: 0x18 

Definition at line \textbf{ 314} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a613f6b76d20c1a513976b920ecd7f4f8}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R3@{J\+O\+F\+R3}}
\index{J\+O\+F\+R3@{J\+O\+F\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+O\+F\+R3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+O\+F\+R3}

A\+DC injected channel data offset register 3, Address offset\+: 0x1C 

Definition at line \textbf{ 315} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a2fd59854223e38158b4138ee8e913ab3}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+O\+F\+R4@{J\+O\+F\+R4}}
\index{J\+O\+F\+R4@{J\+O\+F\+R4}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+O\+F\+R4}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+O\+F\+R4}

A\+DC injected channel data offset register 4, Address offset\+: 0x20 

Definition at line \textbf{ 316} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a75e0cc079831adcc051df456737d3ae4}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!J\+S\+QR@{J\+S\+QR}}
\index{J\+S\+QR@{J\+S\+QR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{J\+S\+QR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t J\+S\+QR}

A\+DC injected sequence register, Address offset\+: 0x38 

Definition at line \textbf{ 322} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a9f8712dfef7125c0bb39db11f2b7416b}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!L\+TR@{L\+TR}}
\index{L\+TR@{L\+TR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{L\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t L\+TR}

A\+DC watchdog lower threshold register, Address offset\+: 0x28 

Definition at line \textbf{ 318} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_af9d6c604e365c7d9d7601bf4ef373498}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+M\+P\+R1@{S\+M\+P\+R1}}
\index{S\+M\+P\+R1@{S\+M\+P\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+M\+P\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+M\+P\+R1}

A\+DC sample time register 1, Address offset\+: 0x0C 

Definition at line \textbf{ 311} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a6ac83fae8377c7b7fcae50fa4211b0e8}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+M\+P\+R2@{S\+M\+P\+R2}}
\index{S\+M\+P\+R2@{S\+M\+P\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+M\+P\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+M\+P\+R2}

A\+DC sample time register 2, Address offset\+: 0x10 

Definition at line \textbf{ 312} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a3302e1bcfdfbbfeb58779d0761fb377c}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R1@{S\+Q\+R1}}
\index{S\+Q\+R1@{S\+Q\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+Q\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+Q\+R1}

A\+DC regular sequence register 1, Address offset\+: 0x2C 

Definition at line \textbf{ 319} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_aab440b0ad8631f5666dd32768a89cf60}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R2@{S\+Q\+R2}}
\index{S\+Q\+R2@{S\+Q\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+Q\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+Q\+R2}

A\+DC regular sequence register 2, Address offset\+: 0x30 

Definition at line \textbf{ 320} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_a97e40d9928fa25a5628d6442f0aa6c0f}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+Q\+R3@{S\+Q\+R3}}
\index{S\+Q\+R3@{S\+Q\+R3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{S\+Q\+R3}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+Q\+R3}

A\+DC regular sequence register 3, Address offset\+: 0x34 

Definition at line \textbf{ 321} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

A\+DC status register, Address offset\+: 0x00 

Definition at line \textbf{ 308} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
