Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto fba66c392229497ba27c23b0e0e9c71c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_crc8_dvb_s2_behav xil_defaultlib.tb_crc8_dvb_s2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Users/Mine/d/crc8/crc8.srcs/sources_1/new/crc8.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc8_dvb_s2
Compiling module xil_defaultlib.tb_crc8_dvb_s2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_crc8_dvb_s2_behav
