Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date              : Mon Feb 10 14:11:56 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design            : vitis_design_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.13 2024-03-28
| Design State      : Routed
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.454        0.000                      0               205620        0.010        0.000                      0               205399        0.000        0.000                       0                105730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)           Period(ns)      Frequency(MHz)
-----                         ------------           ----------      --------------
clk_pl_0                      {0.000 5.000}          10.000          100.000         
  clkfbout_primitive          {0.000 5.000}          10.000          100.000         
  clkout1_primitive           {0.000 0.800}          1.600           625.000         
    clk_wizard_0_clk_out1_o2  {0.000 1.600}          3.200           312.500         
  clkout4_primitive           {0.000 1.200}          2.400           416.667         
    clkout1_primitive_1       {0.000 3.906}          7.813           128.000         
ddr4_dimm1_sma_clk_clk_p      {0.000 2.500}          5.000           200.000         
  bank1_clkout0               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                {0.000 0.156}          0.312           3200.000        
lpddr4_sma_clk1_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_1             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_1        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_1        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_1   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_1               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_1              {0.000 0.128}          0.256           3906.248        
lpddr4_sma_clk2_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_2             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_2        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_2        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_2   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_2               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_2              {0.000 0.128}          0.256           3906.248        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                            2.068        0.000                      0                38257        0.010        0.000                      0                38257        4.000        0.000                       0                 20410  
  clkfbout_primitive                                                                                                                                                            4.609        0.000                       0                     3  
  clkout1_primitive                 0.731        0.000                      0                   22        0.038        0.000                      0                   22        0.194        0.000                       0                    17  
    clk_wizard_0_clk_out1_o2        0.646        0.000                      0                 8406        0.035        0.000                      0                 8406        0.171        0.000                       0                  4057  
  clkout4_primitive                 1.480        0.000                      0                   48        0.038        0.000                      0                   48        0.594        0.000                       0                    40  
    clkout1_primitive_1             0.454        0.000                      0               158666        0.013        0.000                      0               158666        2.906        0.000                       0                 81034  
ddr4_dimm1_sma_clk_clk_p                                                                                                                                                        2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                            0.054        0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                  0.054        0.000                       0                    10  
lpddr4_sma_clk1_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_1                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_1                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                                0.002        0.000                       0                     9  
lpddr4_sma_clk2_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_2                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_2                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                                0.002        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_primitive_1       clk_wizard_0_clk_out1_o2        8.805        0.000                      0                   72                                                                        
clk_pl_0                  clkout1_primitive_1             7.051        0.000                      0                   35                                                                        
clk_wizard_0_clk_out1_o2  clkout1_primitive_1             2.529        0.000                      0                  114                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 0.230ns (2.954%)  route 7.555ns (97.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 13.291 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.236ns (routing 1.078ns, distribution 2.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.247    10.997    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.236    13.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKU
                         clock pessimism              0.205    13.496    
                         clock uncertainty           -0.111    13.386    
    RAMB36_X1Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    13.066    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 0.230ns (2.949%)  route 7.568ns (97.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 13.291 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.236ns (routing 1.078ns, distribution 2.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.260    11.011    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.236    13.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKL
                         clock pessimism              0.205    13.496    
                         clock uncertainty           -0.111    13.386    
    RAMB36_X1Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    13.083    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.230ns (3.025%)  route 7.374ns (96.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 13.214 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.159ns (routing 1.078ns, distribution 2.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.066    10.817    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.159    13.214    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKBWRCLKL
                         clock pessimism              0.130    13.344    
                         clock uncertainty           -0.111    13.233    
    RAMB36_X1Y72         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    12.930    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 0.230ns (2.969%)  route 7.516ns (97.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 13.293 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.238ns (routing 1.078ns, distribution 2.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.208    10.959    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.238    13.293    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKBWRCLKL
                         clock pessimism              0.205    13.498    
                         clock uncertainty           -0.111    13.388    
    RAMB36_X1Y71         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    13.085    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 0.230ns (2.981%)  route 7.487ns (97.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.078ns, distribution 2.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.179    10.929    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.237    13.292    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
                         clock pessimism              0.205    13.497    
                         clock uncertainty           -0.111    13.387    
    RAMB36_X1Y70         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    13.067    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.230ns (2.974%)  route 7.503ns (97.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.078ns, distribution 2.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.195    10.946    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.237    13.292    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKL
                         clock pessimism              0.205    13.497    
                         clock uncertainty           -0.111    13.387    
    RAMB36_X1Y70         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    13.084    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 0.230ns (3.048%)  route 7.315ns (96.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 13.217 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.078ns, distribution 2.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.007    10.758    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.162    13.217    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKBWRCLKU
                         clock pessimism              0.130    13.347    
                         clock uncertainty           -0.111    13.236    
    RAMB36_X1Y72         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    12.916    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 0.230ns (3.004%)  route 7.427ns (96.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 13.293 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.238ns (routing 1.078ns, distribution 2.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.119    10.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.238    13.293    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKBWRCLKU
                         clock pessimism              0.205    13.498    
                         clock uncertainty           -0.111    13.388    
    RAMB36_X1Y71         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    13.068    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 0.230ns (3.074%)  route 7.252ns (96.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 13.226 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.078ns, distribution 2.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         6.944    10.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.171    13.226    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                         clock pessimism              0.130    13.356    
                         clock uncertainty           -0.111    13.245    
    RAMB36_X1Y74         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    12.942    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 0.230ns (3.095%)  route 7.202ns (96.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 13.229 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.174ns (routing 1.078ns, distribution 2.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         6.894    10.644    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.174    13.229    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKU
                         clock pessimism              0.130    13.359    
                         clock uncertainty           -0.111    13.248    
    RAMB36_X1Y74         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    12.928    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.099ns (21.951%)  route 0.352ns (78.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      2.849ns (routing 1.078ns, distribution 1.771ns)
  Clock Net Delay (Destination): 3.411ns (routing 1.244ns, distribution 2.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.849     2.904    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X4Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y72         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[1])
                                                      0.099     3.003 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/DOUTBDOUT[1]
                         net (fo=1, routed)           0.352     3.355    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3325]
    SLICE_X131Y282       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.411     3.514    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X131Y282       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]/C
                         clock pessimism             -0.208     3.306    
    SLICE_X131Y282       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.039     3.345    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.090ns (36.437%)  route 0.157ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      3.208ns (routing 1.078ns, distribution 2.130ns)
  Clock Net Delay (Destination): 3.726ns (routing 1.244ns, distribution 2.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.208     3.263    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y57         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y57         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[14])
                                                      0.090     3.353 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/DOUTBDOUT[14]
                         net (fo=1, routed)           0.157     3.510    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[2646]
    SLICE_X59Y225        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.726     3.829    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X59Y225        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]/C
                         clock pessimism             -0.370     3.459    
    SLICE_X59Y225        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.039     3.498    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.084ns (33.600%)  route 0.166ns (66.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.837ns (routing 1.078ns, distribution 1.759ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.244ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.837     2.892    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y48         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y48         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[27])
                                                      0.084     2.976 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[27]
                         net (fo=1, routed)           0.166     3.142    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1087]
    SLICE_X186Y191       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.329     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y191       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]/C
                         clock pessimism             -0.340     3.092    
    SLICE_X186Y191       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.038     3.130    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.084ns (33.235%)  route 0.169ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.891ns (routing 1.078ns, distribution 1.813ns)
  Clock Net Delay (Destination): 3.391ns (routing 1.244ns, distribution 2.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.891     2.946    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y36         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y36         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[27])
                                                      0.084     3.030 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/DOUTBDOUT[27]
                         net (fo=1, routed)           0.169     3.199    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[423]
    SLICE_X130Y143       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.391     3.494    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y143       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]/C
                         clock pessimism             -0.346     3.148    
    SLICE_X130Y143       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.038     3.186    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.087ns (35.268%)  route 0.160ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.841ns (routing 1.078ns, distribution 1.763ns)
  Clock Net Delay (Destination): 3.327ns (routing 1.244ns, distribution 2.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.841     2.896    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y46         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y46         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     2.983 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.160     3.143    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1024]
    SLICE_X186Y180       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.327     3.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y180       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]/C
                         clock pessimism             -0.340     3.090    
    SLICE_X186Y180       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     3.130    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.089ns (35.178%)  route 0.164ns (64.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.928ns (routing 1.078ns, distribution 1.850ns)
  Clock Net Delay (Destination): 3.427ns (routing 1.244ns, distribution 2.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.928     2.983    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y71         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[26])
                                                      0.089     3.072 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[26]
                         net (fo=1, routed)           0.164     3.236    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3314]
    SLICE_X130Y281       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.427     3.530    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y281       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]/C
                         clock pessimism             -0.346     3.184    
    SLICE_X130Y281       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.038     3.222    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.089ns (35.222%)  route 0.164ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.837ns (routing 1.078ns, distribution 1.759ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.244ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.837     2.892    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y48         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y48         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[26])
                                                      0.089     2.981 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[26]
                         net (fo=1, routed)           0.164     3.145    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1086]
    SLICE_X186Y189       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.329     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y189       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]/C
                         clock pessimism             -0.340     3.092    
    SLICE_X186Y189       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.039     3.131    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.092ns (36.800%)  route 0.158ns (63.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.855ns (routing 1.078ns, distribution 1.777ns)
  Clock Net Delay (Destination): 3.351ns (routing 1.244ns, distribution 2.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.855     2.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y73         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y73         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     3.002 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/DOUTBDOUT[16]
                         net (fo=1, routed)           0.158     3.160    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3448]
    SLICE_X130Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.351     3.454    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]/C
                         clock pessimism             -0.348     3.106    
    SLICE_X130Y288       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     3.146    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.092ns (36.103%)  route 0.163ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.837ns (routing 1.078ns, distribution 1.759ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.244ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.837     2.892    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y48         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y48         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     2.984 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[16]
                         net (fo=1, routed)           0.163     3.147    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1076]
    SLICE_X186Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.329     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]/C
                         clock pessimism             -0.340     3.092    
    SLICE_X186Y188       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.040     3.132    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.092ns (36.364%)  route 0.161ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      3.171ns (routing 1.078ns, distribution 2.093ns)
  Clock Net Delay (Destination): 3.693ns (routing 1.244ns, distribution 2.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.171     3.226    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y74         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     3.318 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[16]
                         net (fo=1, routed)           0.161     3.479    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[2792]
    SLICE_X58Y292        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.693     3.796    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X58Y292        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]/C
                         clock pessimism             -0.372     3.424    
    SLICE_X58Y292        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.039     3.463    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         10.000      8.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X115Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X115Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X109Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X109Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X107Y179   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[11].l1_cfglut/S1/CLK
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       10.000      90.000     MMCM_X8Y0        vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_primitive
  To Clock:  clkfbout_primitive

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            0.935         10.000      9.065      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Low Pulse Width   Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.210ns (26.230%)  route 0.591ns (73.770%))
  Logic Levels:           2  (LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 4.209 - 1.600 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.772ns, distribution 1.759ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.677ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.531     3.618    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y131       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.710 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/Q
                         net (fo=4, routed)           0.312     4.022    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/A2
    SLICE_X189Y131       RAMS32 (Prop_H6LUT_SLICEM_ADR2_O)
                                                      0.089     4.111 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/SP/O
                         net (fo=1, routed)           0.208     4.319    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/data_o
    SLICE_X188Y130       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.029     4.348 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.071     4.419    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.254     4.209    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism              0.965     5.174    
                         clock uncertainty           -0.032     5.142    
    SLICE_X188Y130       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.150    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                          5.150    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.119ns (19.038%)  route 0.506ns (80.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.157 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.677ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.718 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/Q
                         net (fo=2, routed)           0.286     4.004    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly
    SLICE_X188Y130       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     4.032 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_i_1/O
                         net (fo=1, routed)           0.220     4.252    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in
    SLICE_X193Y129       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.202     4.157    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y129       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                         clock pessimism              0.930     5.087    
                         clock uncertainty           -0.032     5.055    
    SLICE_X193Y129       SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.023     5.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.366%)  route 0.462ns (76.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 4.223 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.677ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.391     4.110    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X190Y112       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.049     4.159 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.071     4.230    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.268     4.223    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
                         clock pessimism              0.965     5.188    
                         clock uncertainty           -0.032     5.156    
    SLICE_X190Y112       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.164    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          5.164    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.163ns (31.589%)  route 0.353ns (68.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.979ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.772ns, distribution 1.759ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.531     3.618    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y131       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.710 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/Q
                         net (fo=5, routed)           0.277     3.987    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
    SLICE_X188Y131       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     4.058 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.076     4.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[1]
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.979     5.183    
                         clock uncertainty           -0.032     5.151    
    SLICE_X188Y131       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.159    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.092ns (23.316%)  route 0.303ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.303     4.021    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089     5.048    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Net Delay (Source):      1.529ns (routing 0.463ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.553ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.529     1.638    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y129       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y129       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.752 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/Q
                         net (fo=1, routed)           0.016     1.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_n_0
    SLICE_X193Y129       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.815     2.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y129       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/C
                         clock pessimism             -0.949     1.695    
    SLICE_X193Y129       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.730    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.553ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.723 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     1.835    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.825     2.654    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                         clock pessimism             -0.951     1.702    
    SLICE_X188Y130       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.737    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.080ns (41.723%)  route 0.112ns (58.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.553ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.724 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/Q
                         net (fo=2, routed)           0.097     1.821    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly
    SLICE_X188Y130       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.030     1.851 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.015     1.866    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.825     2.654    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism             -0.951     1.702    
    SLICE_X188Y130       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.737    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.553ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.723 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.144     1.867    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.825     2.654    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.951     1.702    
    SLICE_X188Y130       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     1.737    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.070ns (36.111%)  route 0.124ns (63.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Net Delay (Source):      1.562ns (routing 0.463ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.562     1.671    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y131       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.721 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/Q
                         net (fo=3, routed)           0.107     1.828    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
    SLICE_X188Y131       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.020     1.848 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     1.865    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[4]
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.947     1.699    
    SLICE_X188Y131       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.734    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_AFF_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_AFF2_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_BFF2_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_BFF_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.362%)  route 0.164ns (76.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.164     1.888    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_CFF2_SLICEL_C_CE)
                                                      0.032     1.750    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         1.600       0.387      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         1.600       0.665      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Min Period        n/a     MBUFGCE/I       n/a            0.935         1.600       0.665      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Min Period        n/a     MMCME5/CLKOUT0  n/a            0.934         1.600       0.666      MMCM_X8Y0       vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X190Y112  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.293ns (49.919%)  route 1.297ns (50.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.444 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.355     4.799    <hidden>
    SLICE_X42Y28         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     4.847 r  <hidden>
                         net (fo=2, routed)           0.171     5.018    <hidden>
    SLICE_X42Y26         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     5.106 r  <hidden>
                         net (fo=10, routed)          0.219     5.325    <hidden>
    SLICE_X42Y26         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.123     5.448 r  <hidden>
                         net (fo=2, routed)           0.289     5.737    <hidden>
    SLICE_X44Y26         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     5.794 r  <hidden>
                         net (fo=1, routed)           0.263     6.057    <hidden>
    SLICE_X44Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y26         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     6.703    <hidden>
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.118ns (47.287%)  route 1.246ns (52.713%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.339     5.831    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.118ns (47.287%)  route 1.246ns (52.713%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.339     5.831    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.327%)  route 1.244ns (52.673%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.801 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.755ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.254     5.801    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.742    
                         clock uncertainty           -0.047     6.694    
    SLICE_X46Y23         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.089     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.327%)  route 1.244ns (52.673%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.801 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.755ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.254     5.801    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.742    
                         clock uncertainty           -0.047     6.694    
    SLICE_X46Y23         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.332%)  route 1.244ns (52.668%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.332%)  route 1.244ns (52.668%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.118ns (47.524%)  route 1.234ns (52.476%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 5.794 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.755ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.327     5.819    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.247     5.794    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.735    
                         clock uncertainty           -0.047     6.688    
    SLICE_X42Y24         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.090     6.598    <hidden>
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.316ns (53.913%)  route 1.125ns (46.087%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 5.787 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.755ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.001     4.468 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           0.314     4.782    <hidden>
    SLICE_X41Y30         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077     4.859 f  <hidden>
                         net (fo=1, routed)           0.156     5.015    <hidden>
    SLICE_X41Y30         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.119     5.134 f  <hidden>
                         net (fo=20, routed)          0.259     5.393    <hidden>
    SLICE_X44Y29         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     5.512 r  <hidden>
                         net (fo=1, routed)           0.396     5.908    <hidden>
    SLICE_X43Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.240     5.787    <hidden>
    SLICE_X43Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.728    
                         clock uncertainty           -0.047     6.680    
    SLICE_X43Y30         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     6.687    <hidden>
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.118ns (47.544%)  route 1.234ns (52.457%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 5.794 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.755ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.326     5.819    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.247     5.794    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.735    
                         clock uncertainty           -0.047     6.688    
    SLICE_X42Y24         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.089     6.599    <hidden>
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.571ns (routing 0.548ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.571     1.675    <hidden>
    SLICE_X65Y66         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.785 r  <hidden>
                         net (fo=1, routed)           0.017     1.802    <hidden>
    SLICE_X65Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X65Y66         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.732    
    SLICE_X65Y66         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.767    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Net Delay (Source):      1.568ns (routing 0.548ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.655ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.568     1.672    <hidden>
    SLICE_X69Y65         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.782 r  <hidden>
                         net (fo=1, routed)           0.017     1.799    <hidden>
    SLICE_X69Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.853     2.675    <hidden>
    SLICE_X69Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.946     1.729    
    SLICE_X69Y65         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.764    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Net Delay (Source):      1.572ns (routing 0.548ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.655ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.572     1.676    <hidden>
    SLICE_X71Y76         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.786 r  <hidden>
                         net (fo=1, routed)           0.017     1.803    <hidden>
    SLICE_X71Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.858     2.680    <hidden>
    SLICE_X71Y76         FDRE                                         r  <hidden>
                         clock pessimism             -0.947     1.733    
    SLICE_X71Y76         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.942ns
  Clock Net Delay (Source):      1.569ns (routing 0.548ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.655ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.569     1.673    <hidden>
    SLICE_X71Y74         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.783 r  <hidden>
                         net (fo=1, routed)           0.017     1.800    <hidden>
    SLICE_X71Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.851     2.673    <hidden>
    SLICE_X71Y74         FDRE                                         r  <hidden>
                         clock pessimism             -0.942     1.730    
    SLICE_X71Y74         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.765    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.572ns (routing 0.548ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.655ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.572     1.676    <hidden>
    SLICE_X73Y75         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.786 r  <hidden>
                         net (fo=1, routed)           0.017     1.803    <hidden>
    SLICE_X73Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.856     2.678    <hidden>
    SLICE_X73Y75         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.733    
    SLICE_X73Y75         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.571ns (routing 0.548ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.571     1.675    <hidden>
    SLICE_X73Y73         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.785 r  <hidden>
                         net (fo=1, routed)           0.017     1.802    <hidden>
    SLICE_X73Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X73Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.732    
    SLICE_X73Y73         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.767    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.570ns (routing 0.548ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.655ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.570     1.674    <hidden>
    SLICE_X65Y64         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.784 r  <hidden>
                         net (fo=1, routed)           0.017     1.801    <hidden>
    SLICE_X65Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.854     2.676    <hidden>
    SLICE_X65Y64         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.731    
    SLICE_X65Y64         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.766    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Net Delay (Source):      1.566ns (routing 0.548ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.655ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.566     1.670    <hidden>
    SLICE_X71Y63         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.780 r  <hidden>
                         net (fo=1, routed)           0.017     1.797    <hidden>
    SLICE_X71Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.851     2.673    <hidden>
    SLICE_X71Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.946     1.727    
    SLICE_X71Y63         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.762    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.050ns (32.024%)  route 0.106ns (67.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Net Delay (Source):      1.589ns (routing 0.548ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.655ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.589     1.693    <hidden>
    SLICE_X72Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.743 r  <hidden>
                         net (fo=20, routed)          0.106     1.850    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.800     2.622    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
                         clock pessimism             -0.885     1.737    
    SLICE_X71Y50         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.077     1.814    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.050ns (32.024%)  route 0.106ns (67.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Net Delay (Source):      1.589ns (routing 0.548ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.655ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.589     1.693    <hidden>
    SLICE_X72Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.743 r  <hidden>
                         net (fo=20, routed)          0.106     1.850    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.800     2.622    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
                         clock pessimism             -0.885     1.737    
    SLICE_X71Y50         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.077     1.814    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard_0_clk_out1_o2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         3.200       0.343      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y49  <hidden>
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y49  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkout4_primitive
  To Clock:  clkout4_primitive

Setup :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDSE (Setup_BFF2_SLICEL_C_S)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.164ns (24.153%)  route 0.515ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 4.992 - 2.400 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.544ns (routing 0.767ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.668ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.544     3.631    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.723 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.231     3.954    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X214Y118       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     4.026 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.284     4.310    vitis_design_i/proc_sys_reset_6/U0/SEQ_n_4
    SLICE_X215Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.237     4.992    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X215Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.971     5.963    
                         clock uncertainty           -0.034     5.928    
    SLICE_X215Y118       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007     5.935    vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          5.935    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.178ns (26.750%)  route 0.487ns (73.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.414     4.126    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.086     4.212 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.073     4.285    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     5.957    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.171ns (25.676%)  route 0.495ns (74.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.995ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.544ns (routing 0.767ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.544     3.631    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.723 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.231     3.954    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X214Y118       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.079     4.033 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.264     4.297    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1_n_0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.995     5.996    
                         clock uncertainty           -0.034     5.962    
    SLICE_X214Y118       FDSE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     5.970    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          5.970    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.183ns (28.530%)  route 0.458ns (71.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.414     4.126    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.091     4.217 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.044     4.261    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     5.958    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.611%)  route 0.476ns (74.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.407     4.119    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     4.191 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1/O
                         net (fo=1, routed)           0.069     4.260    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[1]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     5.958    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.171ns (27.432%)  route 0.452ns (72.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.407     4.119    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.079     4.198 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.045     4.243    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     5.957    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  1.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.531ns (routing 0.461ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.531     1.639    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       SRL16E                                       r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.753 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.769    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/Q
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                         clock pessimism             -0.960     1.696    
    SLICE_X213Y118       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.731    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.071ns (38.172%)  route 0.115ns (61.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     1.718 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.100     1.818    vitis_design_i/proc_sys_reset_6/U0/SEQ/p_0_in
    SLICE_X214Y118       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.021     1.839 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.015     1.854    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1_n_0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism             -0.929     1.732    
    SLICE_X214Y118       FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.767    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     1.717 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.109     1.826    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/p_3_in1_in
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.960     1.696    
    SLICE_X213Y118       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.035     1.731    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.564ns (routing 0.461ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.564     1.672    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.721 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.111     1.832    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.960     1.700    
    SLICE_X212Y118       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.735    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.617%)  route 0.128ns (68.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.564ns (routing 0.461ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.564     1.672    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.722 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.104     1.826    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt_en
    SLICE_X213Y118       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.009     1.835 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.024     1.859    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec0__0
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.929     1.728    
    SLICE_X213Y118       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     1.762    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.050ns (29.832%)  route 0.118ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     1.718 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.118     1.836    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/p_1_in
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.960     1.696    
    SLICE_X213Y118       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.035     1.731    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.071ns (34.603%)  route 0.134ns (65.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Net Delay (Source):      1.557ns (routing 0.461ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.557     1.665    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X213Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y117       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.715 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.110     1.825    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt[5]
    SLICE_X213Y118       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.021     1.846 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.024     1.870    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.927     1.730    
    SLICE_X213Y118       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.765    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.564ns (routing 0.461ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.564     1.672    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.722 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.094     1.816    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X212Y118       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.008     1.824 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.024     1.848    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.960     1.700    
    SLICE_X212Y118       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.735    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.081ns (37.995%)  route 0.132ns (62.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Net Delay (Source):      1.557ns (routing 0.461ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.557     1.665    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X213Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y117       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.715 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.110     1.825    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt[5]
    SLICE_X213Y118       LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.031     1.856 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.022     1.878    vitis_design_i/proc_sys_reset_6/U0/SEQ/p_3_out[0]
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.927     1.730    
    SLICE_X213Y118       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.035     1.765    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.102ns (46.020%)  route 0.120ns (53.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.717 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.105     1.822    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X212Y118       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.053     1.875 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.015     1.890    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.929     1.732    
    SLICE_X212Y118       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.767    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout4_primitive
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         2.400       1.187      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         2.400       1.465      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Min Period        n/a     MMCME5/CLKIN1   n/a            0.934         2.400       1.466      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     MMCME5/CLKOUT3  n/a            0.934         2.400       1.466      MMCM_X8Y0       vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       2.400       97.600     MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.177ns (2.567%)  route 6.719ns (97.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.733 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.027ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.648    13.347    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X131Y151       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.087    13.434 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[496]_i_1/O
                         net (fo=1, routed)           0.071    13.505    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[496]
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.702    12.733    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]/C
                         clock pessimism              1.286    14.019    
                         clock uncertainty           -0.066    13.954    
    SLICE_X131Y151       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006    13.960    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.209ns (2.957%)  route 6.859ns (97.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.911 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.880ns (routing 1.027ns, distribution 1.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.786    13.484    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X112Y186       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119    13.603 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[58]_i_1/O
                         net (fo=1, routed)           0.073    13.676    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[58]
    SLICE_X112Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.880    12.911    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X112Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]/C
                         clock pessimism              1.286    14.197    
                         clock uncertainty           -0.066    14.132    
    SLICE_X112Y186       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    14.139    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 0.187ns (2.717%)  route 6.695ns (97.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.733 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.027ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.648    13.347    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X131Y151       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.097    13.444 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[497]_i_1/O
                         net (fo=1, routed)           0.047    13.491    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[497]
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.702    12.733    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]/C
                         clock pessimism              1.286    14.019    
                         clock uncertainty           -0.066    13.954    
    SLICE_X131Y151       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007    13.961    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.209ns (2.961%)  route 6.850ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 12.910 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.027ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.777    13.476    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X114Y187       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119    13.595 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[144]_i_1/O
                         net (fo=1, routed)           0.073    13.668    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[144]
    SLICE_X114Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.879    12.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X114Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]/C
                         clock pessimism              1.286    14.196    
                         clock uncertainty           -0.066    14.131    
    SLICE_X114Y187       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    14.138    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 0.163ns (2.368%)  route 6.721ns (97.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 12.740 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.709ns (routing 1.027ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.648    13.346    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X130Y152       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.073    13.419 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[500]_i_1/O
                         net (fo=1, routed)           0.073    13.492    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[500]
    SLICE_X130Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.709    12.740    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X130Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]/C
                         clock pessimism              1.286    14.026    
                         clock uncertainty           -0.066    13.961    
    SLICE_X130Y152       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    13.968    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 0.218ns (3.170%)  route 6.659ns (96.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.734 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.027ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.586    13.285    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X130Y147       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.128    13.413 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[484]_i_1/O
                         net (fo=1, routed)           0.073    13.486    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[484]
    SLICE_X130Y147       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.703    12.734    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X130Y147       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]/C
                         clock pessimism              1.286    14.020    
                         clock uncertainty           -0.066    13.955    
    SLICE_X130Y147       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    13.962    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.217ns (3.155%)  route 6.661ns (96.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.737 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.027ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.592    13.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X134Y156       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    13.418 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[660]_i_1/O
                         net (fo=1, routed)           0.069    13.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[660]
    SLICE_X134Y156       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.706    12.737    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X134Y156       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]/C
                         clock pessimism              1.286    14.023    
                         clock uncertainty           -0.066    13.958    
    SLICE_X134Y156       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.966    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -13.487    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.164ns (2.385%)  route 6.712ns (97.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.737 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.027ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.649    13.348    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X126Y149       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.074    13.422 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[476]_i_1/O
                         net (fo=1, routed)           0.063    13.485    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[476]
    SLICE_X126Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.706    12.737    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X126Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]/C
                         clock pessimism              1.286    14.023    
                         clock uncertainty           -0.066    13.958    
    SLICE_X126Y149       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007    13.965    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 0.217ns (3.164%)  route 6.641ns (96.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 12.719 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.688ns (routing 1.027ns, distribution 1.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.572    13.271    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X134Y142       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    13.398 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[514]_i_1/O
                         net (fo=1, routed)           0.069    13.467    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[514]
    SLICE_X134Y142       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.688    12.719    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X134Y142       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]/C
                         clock pessimism              1.286    14.005    
                         clock uncertainty           -0.066    13.940    
    SLICE_X134Y142       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.948    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.177ns (2.578%)  route 6.688ns (97.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.728 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.027ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.617    13.316    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X127Y149       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.087    13.403 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[474]_i_1/O
                         net (fo=1, routed)           0.071    13.474    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[474]
    SLICE_X127Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.697    12.728    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X127Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]/C
                         clock pessimism              1.286    14.014    
                         clock uncertainty           -0.066    13.949    
    SLICE_X127Y149       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006    13.955    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/tmp_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.681%)  route 0.200ns (80.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    1.248ns
  Clock Net Delay (Source):      2.041ns (routing 0.763ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.397ns (routing 0.918ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.041     3.426    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/ap_clk
    SLICE_X103Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/tmp_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y190       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     3.475 r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/tmp_addr_reg[18]/Q
                         net (fo=2, routed)           0.200     3.675    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[11]
    SLICE_X102Y186       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.397     4.875    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X102Y186       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/C
                         clock pessimism             -1.248     3.627    
    SLICE_X102Y186       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     3.662    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_1/CLKARDCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.109ns (45.607%)  route 0.130ns (54.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.541ns
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Net Delay (Source):      2.771ns (routing 1.027ns, distribution 1.744ns)
  Clock Net Delay (Destination): 3.211ns (routing 1.202ns, distribution 2.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.771     4.990    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X2Y68         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_1/CLKARDCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y68         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKL_DOUTADOUT[28])
                                                      0.109     5.099 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_1/DOUTADOUT[28]
                         net (fo=1, routed)           0.130     5.229    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[100]
    SLICE_X115Y269       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.211     6.541    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X115Y269       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15/CLK
                         clock pessimism             -1.411     5.130    
    SLICE_X115Y269       SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.083     5.213    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15
  -------------------------------------------------------------------
                         required time                         -5.213    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.081ns (35.526%)  route 0.147ns (64.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    1.284ns
  Clock Net Delay (Source):      2.029ns (routing 0.763ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.918ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.029     3.414    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/trace_clk
    SLICE_X82Y90         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     3.464 r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg[0]/Q
                         net (fo=1, routed)           0.123     3.587    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg_n_0_[0]
    SLICE_X84Y92         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     3.618 r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/data_i[0]_i_1__2/O
                         net (fo=1, routed)           0.024     3.642    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[63]_0[0]
    SLICE_X84Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.398     4.876    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/trace_clk
    SLICE_X84Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]/C
                         clock pessimism             -1.284     3.592    
    SLICE_X84Y92         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     3.627    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_4/CLKARDCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.581%)  route 0.130ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.531ns
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Net Delay (Source):      2.757ns (routing 1.027ns, distribution 1.730ns)
  Clock Net Delay (Destination): 3.201ns (routing 1.202ns, distribution 1.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.757     4.976    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X2Y64         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_4/CLKARDCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y64         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKU_DOUTADOUT[15])
                                                      0.118     5.094 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_4/DOUTADOUT[15]
                         net (fo=1, routed)           0.130     5.224    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[303]
    SLICE_X115Y255       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.201     6.531    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X115Y255       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15/CLK
                         clock pessimism             -1.411     5.120    
    SLICE_X115Y255       SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.086     5.206    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15
  -------------------------------------------------------------------
                         required time                         -5.206    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[1][1016]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.050ns (19.732%)  route 0.203ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.747ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    1.248ns
  Clock Net Delay (Source):      1.915ns (routing 0.763ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.918ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.915     3.300    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/clk
    SLICE_X148Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[1][1016]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y187       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     3.350 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[1][1016]/Q
                         net (fo=4, routed)           0.203     3.554    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in[24]
    SLICE_X144Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.269     4.747    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/clk
    SLICE_X144Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]/C
                         clock pessimism             -1.248     3.499    
    SLICE_X144Y188       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     3.534    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.050ns (17.730%)  route 0.232ns (82.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    1.242ns
  Clock Net Delay (Source):      2.047ns (routing 0.763ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.918ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.047     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X106Y275       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y275       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     3.482 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]/Q
                         net (fo=1, routed)           0.232     3.714    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]
    SLICE_X110Y285       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.421     4.899    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X110Y285       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]/C
                         clock pessimism             -1.242     3.657    
    SLICE_X110Y285       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.692    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.692    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.108ns (44.082%)  route 0.137ns (55.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.529ns
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Net Delay (Source):      2.766ns (routing 1.027ns, distribution 1.739ns)
  Clock Net Delay (Destination): 3.199ns (routing 1.202ns, distribution 1.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.766     4.985    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X2Y66         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y66         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKL_DOUTADOUT[26])
                                                      0.108     5.093 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_0/DOUTADOUT[26]
                         net (fo=1, routed)           0.137     5.230    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[26]
    SLICE_X115Y261       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.199     6.529    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X115Y261       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15/CLK
                         clock pessimism             -1.411     5.118    
    SLICE_X115Y261       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.088     5.206    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15
  -------------------------------------------------------------------
                         required time                         -5.206    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE10.mem_shift_probe10_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.050ns (19.920%)  route 0.201ns (80.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    1.248ns
  Clock Net Delay (Source):      2.044ns (routing 0.763ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.044     3.429    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X110Y194       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE10.mem_shift_probe10_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y194       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     3.479 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE10.mem_shift_probe10_reg[57]/Q
                         net (fo=2, routed)           0.201     3.680    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/mem_data_i[151]
    SLICE_X114Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.869    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X114Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]/C
                         clock pessimism             -1.248     3.622    
    SLICE_X114Y186       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.657    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.101ns (35.007%)  route 0.188ns (64.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Net Delay (Source):      2.036ns (routing 0.763ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.496ns (routing 0.918ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.036     3.421    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/ap_clk
    SLICE_X77Y104        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     3.469 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]/Q
                         net (fo=68, routed)          0.171     3.640    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]_0[0]
    SLICE_X72Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.053     3.693 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/local_data_data_2_reg_325[56]_i_1/O
                         net (fo=1, routed)           0.017     3.710    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[63]_1[56]
    SLICE_X72Y104        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.496     4.974    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_clk
    SLICE_X72Y104        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]/C
                         clock pessimism             -1.322     3.652    
    SLICE_X72Y104        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     3.687    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.050ns (17.007%)  route 0.244ns (82.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    1.302ns
  Clock Net Delay (Source):      1.945ns (routing 0.763ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.918ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.945     3.330    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/mon_clk
    SLICE_X116Y157       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y157       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     3.380 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg[56]/Q
                         net (fo=1, routed)           0.244     3.624    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg_n_0_[56]
    SLICE_X113Y157       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.389     4.867    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/mon_clk
    SLICE_X113Y157       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]/C
                         clock pessimism             -1.302     3.566    
    SLICE_X113Y157       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.601    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive_1
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.813
Sources:            { vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y63    vitis_design_i/VitisRegion/harness_1/inst/store_U0/nums_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKU
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr4_dimm1_sma_clk_clk_p
  To Clock:  ddr4_dimm1_sma_clk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr4_dimm1_sma_clk_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr4_dimm1_sma_clk_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X26Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X9Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X13Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk1_clk_p
  To Clock:  lpddr4_sma_clk1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk1_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X105Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X106Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X107Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X22Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X96Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X97Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X98Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk2_clk_p
  To Clock:  lpddr4_sma_clk2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk2_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk2_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X51Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X52Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X53Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X42Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X43Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X44Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        8.805ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.802ns  (logic 0.092ns (11.471%)  route 0.710ns (88.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  <hidden>
    SLICE_X74Y82         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.710     0.802    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y77         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.778ns  (logic 0.091ns (11.697%)  route 0.687ns (88.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  <hidden>
    SLICE_X74Y82         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.687     0.778    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y77         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.778ns  (logic 0.092ns (11.825%)  route 0.686ns (88.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83                                      0.000     0.000 r  <hidden>
    SLICE_X74Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.686     0.778    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y78         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.778ns  (logic 0.092ns (11.825%)  route 0.686ns (88.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90                                      0.000     0.000 r  <hidden>
    SLICE_X76Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.686     0.778    <hidden>
    SLICE_X75Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y76         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.776ns  (logic 0.091ns (11.727%)  route 0.685ns (88.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.685     0.776    <hidden>
    SLICE_X74Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X74Y80         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.751ns  (logic 0.092ns (12.250%)  route 0.659ns (87.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90                                      0.000     0.000 r  <hidden>
    SLICE_X76Y90         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.659     0.751    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y77         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.748ns  (logic 0.090ns (12.032%)  route 0.658ns (87.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90                                      0.000     0.000 r  <hidden>
    SLICE_X76Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.658     0.748    <hidden>
    SLICE_X74Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X74Y78         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.746ns  (logic 0.090ns (12.064%)  route 0.656ns (87.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.656     0.746    <hidden>
    SLICE_X74Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X74Y80         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.745ns  (logic 0.091ns (12.215%)  route 0.654ns (87.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.654     0.745    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y78         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.744ns  (logic 0.091ns (12.231%)  route 0.653ns (87.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.653     0.744    <hidden>
    SLICE_X75Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y76         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  8.863    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        7.051ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.769ns  (logic 0.091ns (11.834%)  route 0.678ns (88.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
    SLICE_X207Y250       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.678     0.769    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[37]
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y250       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.694ns  (logic 0.092ns (13.256%)  route 0.602ns (86.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y248                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
    SLICE_X212Y248       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.602     0.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[5]
    SLICE_X209Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X209Y248       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.649ns  (logic 0.090ns (13.867%)  route 0.559ns (86.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
    SLICE_X207Y253       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/Q
                         net (fo=1, routed)           0.559     0.649    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[109]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.643ns  (logic 0.089ns (13.841%)  route 0.554ns (86.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
    SLICE_X207Y253       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           0.554     0.643    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[108]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.557ns  (logic 0.091ns (16.338%)  route 0.466ns (83.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
    SLICE_X207Y250       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.466     0.557    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[39]
    SLICE_X204Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y251       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.510ns  (logic 0.091ns (17.843%)  route 0.419ns (82.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
    SLICE_X207Y250       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.419     0.510    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[4]
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y248       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.503ns  (logic 0.090ns (17.893%)  route 0.413ns (82.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/C
    SLICE_X207Y250       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.413     0.503    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[34]
    SLICE_X204Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y251       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.493ns  (logic 0.091ns (18.458%)  route 0.402ns (81.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y252                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
    SLICE_X215Y252       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/Q
                         net (fo=1, routed)           0.402     0.493    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[112]
    SLICE_X209Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X209Y248       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     7.819    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.488ns  (logic 0.091ns (18.648%)  route 0.397ns (81.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/C
    SLICE_X215Y253       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.397     0.488    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[110]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.477ns  (logic 0.090ns (18.868%)  route 0.387ns (81.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y251                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
    SLICE_X207Y251       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.387     0.477    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[38]
    SLICE_X204Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y251       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.678ns  (logic 0.091ns (13.422%)  route 0.587ns (86.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.587     0.678    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.647ns  (logic 0.091ns (14.065%)  route 0.556ns (85.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.556     0.647    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.640ns  (logic 0.090ns (14.063%)  route 0.550ns (85.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.550     0.640    <hidden>
    SLICE_X79Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y136        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.637ns  (logic 0.089ns (13.972%)  route 0.548ns (86.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119                                     0.000     0.000 r  <hidden>
    SLICE_X73Y119        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  <hidden>
                         net (fo=1, routed)           0.548     0.637    <hidden>
    SLICE_X75Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X75Y120        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.630ns  (logic 0.090ns (14.286%)  route 0.540ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.540     0.630    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.619ns  (logic 0.092ns (14.863%)  route 0.527ns (85.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.527     0.619    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.596ns  (logic 0.093ns (15.604%)  route 0.503ns (84.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y133                                     0.000     0.000 r  <hidden>
    SLICE_X74Y133        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  <hidden>
                         net (fo=1, routed)           0.503     0.596    <hidden>
    SLICE_X76Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X76Y133        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.593ns  (logic 0.090ns (15.177%)  route 0.503ns (84.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.503     0.593    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.569ns  (logic 0.091ns (15.993%)  route 0.478ns (84.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.478     0.569    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.547ns  (logic 0.091ns (16.636%)  route 0.456ns (83.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.456     0.547    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  2.659    





