{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 16:30:41 2020 " "Info: Processing started: Sun Dec 13 16:30:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta F7 -c F7 " "Info: Command: quartus_sta F7 -c F7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "F7.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'F7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50M clk_50M " "Info (332105): create_clock -period 1.000 -name clk_50M clk_50M" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout " "Info (332105): create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.137 " "Info (332146): Worst-case setup slack is -3.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137       -63.532 clk_50M  " "Info (332119):    -3.137       -63.532 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868        -6.237 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -0.868        -6.237 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.085 " "Info (332146): Worst-case hold slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085        -0.085 clk_50M  " "Info (332119):    -0.085        -0.085 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):     0.357         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.000 clk_50M  " "Info (332119):    -3.000       -37.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -1.000       -11.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.751 " "Info (332146): Worst-case setup slack is -2.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.751       -52.618 clk_50M  " "Info (332119):    -2.751       -52.618 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677        -4.383 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -0.677        -4.383 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.030 " "Info (332146): Worst-case hold slack is -0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.030 clk_50M  " "Info (332119):    -0.030        -0.030 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):     0.312         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.000 clk_50M  " "Info (332119):    -3.000       -37.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -1.000       -11.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.317 " "Info (332146): Worst-case setup slack is -1.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317       -21.351 clk_50M  " "Info (332119):    -1.317       -21.351 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045        -0.135 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -0.045        -0.135 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.114 " "Info (332146): Worst-case hold slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114        -0.114 clk_50M  " "Info (332119):    -0.114        -0.114 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):     0.186         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -38.870 clk_50M  " "Info (332119):    -3.000       -38.870 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -1.000       -11.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 16:30:44 2020 " "Info: Processing ended: Sun Dec 13 16:30:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
