#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr  5 01:28:41 2018
# Process ID: 13408
# Current directory: C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/top.vds
# Journal file: C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 356.281 ; gain = 100.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:20]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:276]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:34]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_1' declared at 'C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'design_1_blk_mem_gen_0_1' [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_2' declared at 'C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_2_stub.vhdl:5' bound to instance 'blk_mem_gen_2' of component 'design_1_blk_mem_gen_0_2' [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:114]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_2' [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_3' declared at 'C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_3_stub.vhdl:5' bound to instance 'blk_mem_gen_3' of component 'design_1_blk_mem_gen_0_3' [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_3' [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/realtime/design_1_blk_mem_gen_0_3_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:20]
WARNING: [Synth 8-3331] design top has unconnected port enable
WARNING: [Synth 8-3331] design top has unconnected port address[3]
WARNING: [Synth 8-3331] design top has unconnected port address[2]
WARNING: [Synth 8-3331] design top has unconnected port address[1]
WARNING: [Synth 8-3331] design top has unconnected port address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 409.152 ; gain = 153.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 409.152 ; gain = 153.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp4/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp4/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp5/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp6/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2'
Finished Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp6/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_2'
Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp7/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_3'
Finished Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/.Xil/Vivado-13408-DESKTOP-ATANOJF/dcp7/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_3'
Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.srcs/constrs_1/new/asd.xdc]
Finished Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.srcs/constrs_1/new/asd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/divyam/Desktop/project_2/project_2.srcs/constrs_1/new/asd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 736.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 736.242 ; gain = 480.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 736.242 ; gain = 480.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 736.242 ; gain = 480.598
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'SM_reg' in module 'top'
INFO: [Synth 8-5545] ROM "dina" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "addra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lru_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lru_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element hit_reg was removed.  [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element miss_reg was removed.  [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:116]
INFO: [Synth 8-5545] ROM "dina" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "addra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lru_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lru_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lru_found" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
                tag_comp |                        000000010 |                             0010
                replaced |                        000000100 |                             0111
              replaced_2 |                        000001000 |                             1000
                 end_lru |                        000010000 |                             1001
           replaced_dash |                        000100000 |                             0100
         replaced_2_dash |                        001000000 |                             0011
                  missed |                        010000000 |                             0101
                complete |                        100000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 736.242 ; gain = 480.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	  23 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	  23 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "dina" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O140" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O150" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element miss_reg was removed.  [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element hit_reg was removed.  [C:/Users/divyam/Desktop/project_2/project_2.srcs/sources_1/new/top.vhd:92]
WARNING: [Synth 8-3331] design top has unconnected port enable
WARNING: [Synth 8-3331] design top has unconnected port address[3]
WARNING: [Synth 8-3331] design top has unconnected port address[2]
WARNING: [Synth 8-3331] design top has unconnected port address[1]
WARNING: [Synth 8-3331] design top has unconnected port address[0]
INFO: [Synth 8-3886] merging instance 'lru_found_reg[3]' (FDE) to 'lru_found_reg[2]'
INFO: [Synth 8-3886] merging instance 'lru_found_reg[4]' (FDE) to 'lru_found_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lru_found_reg[2] )
WARNING: [Synth 8-3332] Sequential element (lru_found_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 736.242 ; gain = 480.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 741.973 ; gain = 486.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 742.270 ; gain = 486.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |design_1_blk_mem_gen_0_0 |         1|
|2     |design_1_blk_mem_gen_0_1 |         1|
|3     |design_1_blk_mem_gen_0_2 |         1|
|4     |design_1_blk_mem_gen_0_3 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_blk_mem_gen_0_0_bbox_0 |     1|
|2     |design_1_blk_mem_gen_0_1_bbox_1 |     1|
|3     |design_1_blk_mem_gen_0_2_bbox_2 |     1|
|4     |design_1_blk_mem_gen_0_3_bbox_3 |     1|
|5     |BUFG                            |     1|
|6     |CARRY4                          |    12|
|7     |LUT1                            |     3|
|8     |LUT2                            |    50|
|9     |LUT3                            |     8|
|10    |LUT4                            |    33|
|11    |LUT5                            |    41|
|12    |LUT6                            |    73|
|13    |MUXF7                           |     1|
|14    |FDRE                            |    86|
|15    |IBUF                            |    14|
|16    |OBUF                            |     8|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   370|
|2     |  design_1_i |design_1 |    40|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 766.383 ; gain = 183.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.383 ; gain = 510.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 766.383 ; gain = 522.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/divyam/Desktop/project_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 766.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  5 01:29:47 2018...
