// Seed: 1628871366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  always @(posedge 1) begin
    id_9 = 1;
  end
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1
);
  assign id_0 = 1;
  assign id_0#() = 1;
  assign id_0 = 1;
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  genvar id_4;
endmodule
