
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010144                       # Number of seconds simulated
sim_ticks                                 10144236402                       # Number of ticks simulated
final_tick                               536331221166                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193350                       # Simulator instruction rate (inst/s)
host_op_rate                                   248054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247029                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347552                       # Number of bytes of host memory used
host_seconds                                 41065.03                       # Real time elapsed on the host
sim_insts                                  7939905560                       # Number of instructions simulated
sim_ops                                   10186349714                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       104960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       193920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       289024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       122880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       196608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       102912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       272896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       276608                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1595776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       435072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            435072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          820                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1515                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2258                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          960                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1536                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          804                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2161                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12467                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3399                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3399                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       479484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10346762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       391158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19116274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       416394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28491450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       504720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12113282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       365922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19381252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       454248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10144874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       466866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26901581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       466866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27267503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157308637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       479484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       391158                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       416394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       504720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       365922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       454248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       466866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       466866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3545659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42888590                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42888590                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42888590                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       479484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10346762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       391158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19116274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       416394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28491450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       504720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12113282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       365922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19381252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       454248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10144874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       466866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26901581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       466866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27267503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              200197227                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2211439                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841184                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202474                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       847587                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808600                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237491                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9457                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19228932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12124305                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2211439                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046091                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2527302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565079                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        597617                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1195614                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193658                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22714606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20187304     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154832      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195798      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          309444      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130701      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168409      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195107      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89848      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1283163      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22714606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090906                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498395                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19115963                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       721619                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2515338                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1211                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360473                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336458                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14823008                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360473                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19135624                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          62026                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       605352                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2496852                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54275                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14732443                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7775                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20572260                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68504988                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68504988                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3384210                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3544                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1838                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191785                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1382888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721071                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8036                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164688                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14381538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13787219                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13627                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1762574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3606999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22714606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.606976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327610                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16871330     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665479     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090082      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611176      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       825876      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255428      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250049      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134378      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10808      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22714606                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94260     78.74%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13110     10.95%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12336     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11613952     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188485      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264459      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718618      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13787219                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566752                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119706                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008682                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50422377                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16147756                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13425884                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13906925                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10184                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       265546                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10850                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360473                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47340                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6102                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14385101                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11121                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1382888                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721071                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1839                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5364                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119285                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233603                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13545805                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243422                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241414                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1961945                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915562                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718523                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.556829                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13425977                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13425884                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8043456                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21605310                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.551899                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372291                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2062794                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       203985                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22354133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551234                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371477                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17136730     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2645120     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960794      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477584      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437091      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183218      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181893      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86540      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245163      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22354133                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245163                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36494042                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29130798                       # The number of ROB writes
system.switch_cpus0.timesIdled                 293970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1612101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.432670                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.432670                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411071                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411071                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60945192                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18760130                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13705347                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1849673                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1655045                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       148374                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1235170                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1218652                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          108027                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4412                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19605521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10516122                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1849673                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1326679                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2342842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         490197                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        269530                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1187223                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       145320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22558919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.760725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20216077     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          361003      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          176402      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          357142      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          110432      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          331810      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           51139      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82876      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          872038      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22558919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076035                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432287                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19378458                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       501387                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2338086                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1855                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        339129                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       170947                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1897                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      11728064                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4512                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        339129                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19404484                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         300603                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       122731                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2313915                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        78053                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      11710727                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8929                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     15308987                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     53016516                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     53016516                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12362194                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2946759                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1527                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          774                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           170624                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2145747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       334938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2302                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        75865                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          11648769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         10889655                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7173                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2140785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4409642                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22558919                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482721                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17784701     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1487356      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1614794      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       934071      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       473422      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       119468      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       139062      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3262      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2783      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22558919                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          17857     57.28%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7282     23.36%     80.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6036     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8517200     78.21%     78.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        83057      0.76%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1957096     17.97%     96.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       331548      3.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      10889655                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.447642                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31175                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002863                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44376577                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13791111                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10610667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      10920830                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8357                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       442321                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9423                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        339129                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         200980                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9632                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     11650306                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          439                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2145747                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       334938                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          772                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        99530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        57726                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       157256                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     10754700                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1930454                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       134955                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2261966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1637401                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            331512                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.442094                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              10613509                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             10610667                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6427293                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         13867797                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.436174                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.463469                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8458426                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9493223                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2157439                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       147253                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22219790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427242                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.299173                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18700821     84.16%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1371371      6.17%     90.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       892194      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       278809      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       469308      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        89773      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        56800      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51572      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       309142      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22219790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8458426                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9493223                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2028934                       # Number of memory references committed
system.switch_cpus1.commit.loads              1703419                       # Number of loads committed
system.switch_cpus1.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1459388                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8287277                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       115896                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       309142                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            33561284                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           23640783                       # The number of ROB writes
system.switch_cpus1.timesIdled                 441136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1767788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8458426                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9493223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8458426                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.876032                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.876032                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347701                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347701                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        50038460                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       13794085                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12506640                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1516                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1903141                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1716467                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       101701                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       732583                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          677194                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          105058                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4449                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20167663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11983692                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1903141                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       782252                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2368035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         319233                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        414836                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1159536                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102106                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23165569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.607038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.936683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20797534     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           84273      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          172402      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           72254      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          392332      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          349826      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           67602      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          142300      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1087046      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23165569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078233                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492615                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20057615                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       526355                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2359422                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7374                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        214798                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       167652                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14053603                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1432                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        214798                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20078583                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         358575                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       103210                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2346819                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        63579                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14045410                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         26161                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        23542                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          387                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     16499239                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66155354                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66155354                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14608050                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1891178                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1638                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          832                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           163490                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3312100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1674596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15144                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        81750                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14015328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13470534                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7109                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1093143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2620475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23165569                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581489                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.379482                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18386157     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1425088      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1177293      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       506965      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       644738      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       624378      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       355273      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        27931      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        17746      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23165569                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34106     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        266022     86.41%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7727      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8452740     62.75%     62.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       117771      0.87%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          806      0.01%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3228711     23.97%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1670506     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13470534                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553734                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             307855                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022854                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50421601                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15110471                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13354883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13778389                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24353                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       130374                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11102                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        214798                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         324196                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        16809                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14016977                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3312100                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1674596                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          832                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        58247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        60382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       118629                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13375747                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3217459                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        94787                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4887798                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1751526                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1670339                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549838                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13355387                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13354883                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7212862                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14211213                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548980                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507547                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10841816                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12740630                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1277509                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       103697                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22950771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.555129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18333970     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1682079      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       789940      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       782520      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       212365      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       910923      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67530      0.29%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        49696      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       121748      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22950771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10841816                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12740630                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4845220                       # Number of memory references committed
system.switch_cpus2.commit.loads              3181726                       # Number of loads committed
system.switch_cpus2.commit.membars                810                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1682007                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11329836                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       123342                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       121748                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36847136                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28251110                       # The number of ROB writes
system.switch_cpus2.timesIdled                 444064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1161138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10841816                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12740630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10841816                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.243785                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.243785                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445675                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445675                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66121828                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       15515140                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16727917                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1620                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2017003                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1649903                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198551                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       823542                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          791302                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          207955                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9024                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19412254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11279384                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2017003                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       999257                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2352096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         543512                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        400464                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1189012                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22507194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20155098     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          108959      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          173117      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          235547      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          241982      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          205029      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          115495      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          171572      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1100395      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22507194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082913                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463663                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19216753                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       597966                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2347728                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2630                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        342116                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       332255                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13839078                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        342116                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19269223                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         124564                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       353405                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2298565                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       119318                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13833642                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         15852                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19300655                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64353138                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64353138                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16706726                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2593929                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3383                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           360753                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1295177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       701397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8122                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       223422                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13816270                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13113297                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1968                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1541779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3695569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22507194                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582627                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270515                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16916059     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2332912     10.37%     85.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1172092      5.21%     90.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       854709      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       677118      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       276924      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       174668      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90722      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11990      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22507194                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2735     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8051     36.94%     49.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11008     50.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11029065     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195623      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1642      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1187949      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       699018      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13113297                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539049                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21794                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48757550                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15361513                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12914576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13135091                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        26619                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       209540                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10750                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        342116                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          98059                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11583                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13819694                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1295177                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       701397                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1741                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       114823                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226842                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12930902                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1117766                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       182395                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1816717                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1837298                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            698951                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531552                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12914702                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12914576                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7412593                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19981312                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530881                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370976                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9739338                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11984610                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1835097                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3315                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200822                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22165078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540698                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.382892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17211097     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2474236     11.16%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       917536      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437980      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       391338      1.77%     96.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       213142      0.96%     97.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171811      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84070      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       263868      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22165078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9739338                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11984610                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1776284                       # Number of memory references committed
system.switch_cpus3.commit.loads              1085637                       # Number of loads committed
system.switch_cpus3.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1728321                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10797950                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246852                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       263868                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35720839                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27981547                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1819513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9739338                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11984610                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9739338                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497778                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497778                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400356                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400356                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58196486                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17987495                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12829030                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3310                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1848783                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1654216                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       148515                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1234275                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1217606                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          108045                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4436                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19598318                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10510484                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1848783                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1325651                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2341720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         490392                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        270649                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1186832                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       145505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22551762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20210042     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          360934      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          176662      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          356634      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          110159      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          331487      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           51005      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           83166      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          871673      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22551762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075998                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432055                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19369912                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       503817                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2336973                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1880                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        339176                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       170886                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1899                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      11722746                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4540                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        339176                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19396087                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         302870                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       122524                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2312657                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        78444                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      11705617                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9253                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        62191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15302847                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     52996153                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     52996153                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12356599                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2946238                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1526                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          774                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           170851                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2143869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       334819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2155                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        76281                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          11643737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1530                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         10884728                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7296                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2140584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4405077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22551762                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482655                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.093990                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17779718     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1486986      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1613533      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       933462      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       473581      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       119717      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       138740      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3259      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2766      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22551762                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          17961     57.52%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7264     23.26%     80.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         5998     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8514571     78.22%     78.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        83000      0.76%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1954807     17.96%     96.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       331596      3.05%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      10884728                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.447439                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              31223                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44359737                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     13785881                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     10605282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      10915951                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8710                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       441863                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9306                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        339176                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         202169                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         9640                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     11645278                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2143869                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       334819                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          772                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          3906                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        99533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        57826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       157359                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     10748252                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1927953                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       136476                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2259525                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1636209                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            331572                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.441829                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              10608097                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             10605282                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6424292                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         13866742                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.435952                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463288                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8453696                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9488493                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2157208                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       147395                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22212586                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427167                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.299008                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18695209     84.16%     84.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1370712      6.17%     90.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       891517      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       279297      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       469079      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        89527      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        56714      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        51627      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       308904      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22212586                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8453696                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9488493                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2027515                       # Number of memory references committed
system.switch_cpus4.commit.loads              1702002                       # Number of loads committed
system.switch_cpus4.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1458616                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8283317                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       115895                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       308904                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            33549357                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           23630848                       # The number of ROB writes
system.switch_cpus4.timesIdled                 440603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1774945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8453696                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9488493                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8453696                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.877642                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.877642                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347507                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347507                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        50009330                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       13787013                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12499623                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1516                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2211797                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1841410                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       202340                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       849955                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          808588                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          237343                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9437                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19234913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12131184                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2211797                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1045931                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2527517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         563996                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        595467                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1195732                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       193384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22717699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.032192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20190182     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          154703      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          195351      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          309993      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          130341      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          168331      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          195259      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           90187      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1283352      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22717699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090921                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498678                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19121891                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       719632                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2515392                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1266                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        359516                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       336531                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14825593                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1625                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        359516                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19141799                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          62248                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       602834                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2496677                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        54621                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14733338                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7848                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        38000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20575010                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     68510447                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     68510447                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17198373                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3376637                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3581                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1874                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           193323                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1379635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       721501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8018                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164275                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14382391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13793228                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        13695                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1757209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3578689                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22717699                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607158                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327897                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16872215     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2666984     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1090197      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       610664      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       826415      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       254960      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       251212      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       134290      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10762      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22717699                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          94587     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12863     10.74%     89.68% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12366     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11619314     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       188547      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1706      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1264708      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       718953      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13793228                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566999                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             119816                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008687                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50437666                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16143281                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13432029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13913044                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10145                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       261614                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10849                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        359516                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          47412                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6089                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14385993                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1379635                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       721501                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1875                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       114138                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233121                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13551604                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1243758                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       241624                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1962589                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1916031                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            718831                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557067                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13432143                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13432029                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8047389                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         21615215                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552152                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372302                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10006017                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12329822                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2056242                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       203850                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22358183                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551468                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371639                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17137826     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2646247     11.84%     88.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       961057      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       478427      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       437302      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       183805      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       181822      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        86561      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       245136      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22358183                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10006017                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12329822                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1828673                       # Number of memory references committed
system.switch_cpus5.commit.loads              1118021                       # Number of loads committed
system.switch_cpus5.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1787054                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11100975                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       254619                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       245136                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36499033                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29131656                       # The number of ROB writes
system.switch_cpus5.timesIdled                 293452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1609008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10006017                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12329822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10006017                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.431208                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.431208                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411318                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411318                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60974761                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18767831                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13713052                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1981955                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1621147                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       196141                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       845097                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          782283                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          203376                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8793                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19247786                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11242519                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1981955                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       985659                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2356648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         568181                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        332809                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1185507                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       197530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22305036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19948388     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          128230      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          201859      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          319343      1.43%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133949      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          150060      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          158938      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          103720      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1160549      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22305036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081472                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462147                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19076865                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       505590                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2348963                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6124                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        367492                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       324497                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13728625                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1631                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        367492                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19105045                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         162589                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       262748                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2327200                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        79960                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13719704                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1818                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         23377                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        30089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2785                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     19045693                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     63817928                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     63817928                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16240735                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2804958                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3487                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1912                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           246656                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1310248                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       703266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        21260                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       159831                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13699330                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3497                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12959103                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16416                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1752172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3902893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          331                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22305036                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580994                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.272909                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16841108     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2192474      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1198610      5.37%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       819826      3.68%     94.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       763330      3.42%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       220714      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       170197      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        58357      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        40420      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22305036                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3084     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          9624     39.12%     51.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11892     48.34%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10855414     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       204550      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1570      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1198730      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       698839      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12959103                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532711                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              24600                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001898                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48264258                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15455155                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12748642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12983703                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        38193                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       238382                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        21745                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          830                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        367492                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         113961                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11913                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13702852                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1310248                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       703266                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1916                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       114157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       111825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225982                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12773314                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1126861                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       185789                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1825376                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1796519                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            698515                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525074                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12748864                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12748642                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7454387                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19472359                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524060                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382819                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9539566                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11693068                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2009818                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3166                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       200024                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21937544                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533016                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.385912                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17188016     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2300039     10.48%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       896684      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       482777      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       360774      1.64%     96.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       201727      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       124685      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       111247      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       271595      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21937544                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9539566                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11693068                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1753387                       # Number of memory references committed
system.switch_cpus6.commit.loads              1071866                       # Number of loads committed
system.switch_cpus6.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1678370                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10536444                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       237567                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       271595                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35368770                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27773293                       # The number of ROB writes
system.switch_cpus6.timesIdled                 312037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2021671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9539566                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11693068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9539566                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.550085                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.550085                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392144                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392144                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        57601550                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17674996                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12803687                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3162                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24326707                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1983364                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1621977                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       195678                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       845742                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          781994                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          203471                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8738                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19250032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11246584                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1983364                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       985465                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2356734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         566959                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        329465                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1185420                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       197054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22303260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19946526     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          127942      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          201420      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          318967      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          133833      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          151023      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          158982      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          103935      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1160632      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22303260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081530                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462314                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19079065                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       502215                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2349197                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6056                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        366725                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       325085                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13733564                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1649                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        366725                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19107303                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         161689                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       259842                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2327407                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        80292                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13724693                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1603                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23337                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        30142                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3199                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19052055                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     63836752                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     63836752                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16250233                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2801816                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3445                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1873                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           245806                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1310199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       703468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21179                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       159651                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13703783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12966226                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16433                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1748947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3887010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22303260                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581360                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273297                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16836494     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2193779      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1199713      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       819011      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       763788      3.42%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       221031      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       170766      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        58339      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        40339      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22303260                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3095     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9561     38.95%     51.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11889     48.44%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10861180     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       204793      1.58%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1571      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1199488      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       699194      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12966226                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533004                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              24545                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001893                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48276690                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15456336                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12755909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12990771                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        38521                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       237698                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21530                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          831                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        366725                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         113542                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11596                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13707257                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1310199                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       703468                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1868                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       113492                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       112068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       225560                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12780568                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1127633                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       185658                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1826491                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1797844                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            698858                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525372                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12756136                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12755909                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7459240                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19481408                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524358                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382890                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9545231                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11699905                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2007366                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3170                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       199563                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21936535                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533352                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386281                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17184053     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2302018     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       896605      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       482878      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       361324      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       201999      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       124658      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       111196      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       271804      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21936535                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9545231                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11699905                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1754435                       # Number of memory references committed
system.switch_cpus7.commit.loads              1072497                       # Number of loads committed
system.switch_cpus7.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1679311                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10542626                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       237697                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       271804                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35371937                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27781309                       # The number of ROB writes
system.switch_cpus7.timesIdled                 311869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2023447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9545231                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11699905                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9545231                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.548572                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.548572                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392377                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392377                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        57634245                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17684165                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12808763                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3166                       # number of misc regfile writes
system.l2.replacements                          12468                       # number of replacements
system.l2.tagsinuse                      32765.001298                       # Cycle average of tags in use
system.l2.total_refs                          1334613                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45228                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.508557                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           215.255339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.326967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    398.099015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     25.020311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    811.725273                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.553980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1082.800013                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     33.054352                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    470.054138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.291679                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    825.036371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     32.673303                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    394.333887                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     27.271347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1034.939152                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     27.085239                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1046.003478                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1978.207401                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3989.230066                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4343.538890                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2561.453369                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3949.239283                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2002.780870                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3718.414232                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3718.613342                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.012149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000764                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024772                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000749                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033044                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001009                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014345                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000741                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.025178                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000997                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.012034                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.031584                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000827                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.031921                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.060370                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.121742                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132554                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.078169                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.120521                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.061120                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.113477                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.113483                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999908                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2802                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3950                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5441                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2934                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3910                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4807                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4812                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31466                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8306                       # number of Writeback hits
system.l2.Writeback_hits::total                  8306                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    98                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3956                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5447                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3916                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2816                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4827                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31564                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2818                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3956                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5447                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2952                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3916                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2816                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4821                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4827                       # number of overall hits
system.l2.overall_hits::total                   31564                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          820                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1515                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2258                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          960                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1536                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          804                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2161                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12467                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          820                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2258                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          960                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2161                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12467                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          820                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1515                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2258                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          960                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1536                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          804                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2132                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2161                       # number of overall misses
system.l2.overall_misses::total                 12467                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5835706                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    124785622                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4611751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    227375223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4922694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    342952448                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5854134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    143545184                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4436996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    231603309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5180779                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    121090578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5723077                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    321906711                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5441911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    325684839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1880950962                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5835706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    124785622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4611751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    227375223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4922694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    342952448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5854134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    143545184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4436996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    231603309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5180779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    121090578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5723077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    321906711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5441911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    325684839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1880950962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5835706                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    124785622                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4611751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    227375223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4922694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    342952448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5854134                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    143545184                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4436996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    231603309                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5180779                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    121090578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5723077                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    321906711                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5441911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    325684839                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1880950962                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3894                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5446                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         6939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43933                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8306                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8306                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                98                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3912                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3620                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         6953                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44031                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3912                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3620                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         6953                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44031                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.226394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.277219                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.293285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.246533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.282042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.223147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.307249                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.309910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.283773                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.225399                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.276915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.293056                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.245399                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.281731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.222099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.306630                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.309244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.283141                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.225399                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.276915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.293056                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.245399                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.281731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.222099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.306630                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.309244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.283141                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153571.210526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152177.587805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148766.161290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150082.655446                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149172.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151883.280779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 146353.350000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149526.233333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152999.862069                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150783.404297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 143910.527778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150610.171642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154677.756757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150988.138368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147078.675676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150710.244794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150874.385337                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153571.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152177.587805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148766.161290                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150082.655446                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149172.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151883.280779                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 146353.350000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149526.233333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152999.862069                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150783.404297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 143910.527778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150610.171642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154677.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150988.138368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147078.675676                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150710.244794                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150874.385337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153571.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152177.587805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148766.161290                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150082.655446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149172.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151883.280779                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 146353.350000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149526.233333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152999.862069                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150783.404297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 143910.527778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150610.171642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154677.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150988.138368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147078.675676                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150710.244794                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150874.385337                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3399                       # number of writebacks
system.l2.writebacks::total                      3399                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          820                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          960                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1536                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12467                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12467                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12467                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3626948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     77023729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2806752                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    139101242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2999385                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    211448391                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3524479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     87644403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2751367                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    142121156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3085085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     74272657                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3568478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    197724325                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3285996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    199802742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1154787135                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3626948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     77023729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2806752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    139101242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2999385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    211448391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3524479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     87644403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2751367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    142121156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3085085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     74272657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3568478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    197724325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3285996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    199802742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1154787135                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3626948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     77023729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2806752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    139101242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2999385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    211448391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3524479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     87644403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2751367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    142121156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3085085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     74272657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3568478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    197724325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3285996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    199802742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1154787135                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.226394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.277219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.293285                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.282042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.223147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.307249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.309910                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.283773                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.225399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.276915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.293056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.245399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.281731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.222099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.306630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.309244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.283141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.225399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.276915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.293056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.245399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.281731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.222099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.306630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.309244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.283141                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        95446                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93931.376829                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90540.387097                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91816.001320                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90890.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93644.105846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 88111.975000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91296.253125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94874.724138                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92526.794271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 85696.805556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92378.926617                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96445.351351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92741.240619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 88810.702703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92458.464600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92627.507420                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        95446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93931.376829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90540.387097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91816.001320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90890.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93644.105846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 88111.975000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91296.253125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94874.724138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92526.794271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 85696.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92378.926617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96445.351351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92741.240619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 88810.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92458.464600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92627.507420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        95446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93931.376829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90540.387097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91816.001320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90890.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93644.105846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 88111.975000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91296.253125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94874.724138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92526.794271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 85696.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92378.926617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96445.351351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92741.240619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 88810.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92458.464600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92627.507420                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.313917                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001203656                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2022633.648485                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.313917                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.054990                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784157                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1195556                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1195556                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1195556                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1195556                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1195556                       # number of overall hits
system.cpu0.icache.overall_hits::total        1195556                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8740946                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8740946                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8740946                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8740946                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8740946                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8740946                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1195614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1195614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1195614                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1195614                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1195614                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1195614                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150705.965517                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150705.965517                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150705.965517                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150705.965517                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150705.965517                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150705.965517                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6491827                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6491827                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6491827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6491827                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6491827                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6491827                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162295.675000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162295.675000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162295.675000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162295.675000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162295.675000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162295.675000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3638                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429079                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3894                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38117.380329                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.302956                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.697044                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860558                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139442                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952527                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952527                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706632                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706632                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1804                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659159                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659159                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659159                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659159                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9232                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9232                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          109                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9341                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9341                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9341                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    900941197                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    900941197                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7133588                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7133588                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    908074785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    908074785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    908074785                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    908074785                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961759                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668500                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668500                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668500                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668500                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009599                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009599                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000154                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000154                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005598                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005598                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005598                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005598                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97588.951148                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97588.951148                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65445.761468                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65445.761468                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97213.872712                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97213.872712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97213.872712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97213.872712                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          795                       # number of writebacks
system.cpu0.dcache.writebacks::total              795                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5610                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5610                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5703                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5703                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3622                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3638                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3638                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3638                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    317866290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    317866290                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1106165                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1106165                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    318972455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    318972455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    318972455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    318972455                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002180                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002180                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002180                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002180                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87759.881281                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87759.881281                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69135.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69135.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87677.970038                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87677.970038                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87677.970038                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87677.970038                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               552.632328                       # Cycle average of tags in use
system.cpu1.icache.total_refs               917914627                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1642065.522361                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    26.454343                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.177986                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.042395                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843234                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.885629                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1187182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1187182                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1187182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1187182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1187182                       # number of overall hits
system.cpu1.icache.overall_hits::total        1187182                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.cpu1.icache.overall_misses::total           41                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6080475                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6080475                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6080475                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6080475                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6080475                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6080475                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1187223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1187223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1187223                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1187223                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1187223                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1187223                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148304.268293                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148304.268293                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148304.268293                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148304.268293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148304.268293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148304.268293                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5037605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5037605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5037605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5037605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5037605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5037605                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157425.156250                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157425.156250                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157425.156250                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157425.156250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157425.156250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157425.156250                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5470                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               204772651                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5726                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35761.902026                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   189.907005                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    66.092995                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.741824                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.258176                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1768831                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1768831                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       323954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        323954                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          761                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          761                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          758                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2092785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2092785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2092785                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2092785                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18452                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18452                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18482                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18482                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18482                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18482                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1863337393                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1863337393                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2554378                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2554378                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1865891771                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1865891771                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1865891771                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1865891771                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1787283                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1787283                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       323984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       323984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2111267                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2111267                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2111267                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2111267                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010324                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010324                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000093                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008754                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008754                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008754                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008754                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100982.949978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100982.949978                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85145.933333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85145.933333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100957.243318                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100957.243318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100957.243318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100957.243318                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          690                       # number of writebacks
system.cpu1.dcache.writebacks::total              690                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12987                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13011                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13011                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5465                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5471                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5471                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    503586550                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    503586550                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    503971150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    503971150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    503971150                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    503971150                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002591                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002591                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002591                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002591                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92147.584629                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92147.584629                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92116.825078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92116.825078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92116.825078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92116.825078                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               567.553653                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1028874814                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1783145.258232                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.193669                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.359984                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.040374                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.869167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.909541                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1159493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1159493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1159493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1159493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1159493                       # number of overall hits
system.cpu2.icache.overall_hits::total        1159493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.cpu2.icache.overall_misses::total           43                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6618926                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6618926                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6618926                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6618926                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6618926                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6618926                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1159536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1159536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1159536                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1159536                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1159536                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1159536                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153928.511628                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153928.511628                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153928.511628                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153928.511628                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153928.511628                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153928.511628                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5369874                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5369874                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5369874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5369874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5369874                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5369874                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157937.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157937.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157937.470588                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157937.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157937.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157937.470588                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7705                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               405435712                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7961                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              50927.736716                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.077140                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.922860                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433895                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566105                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3037065                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3037065                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1661835                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1661835                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          812                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          810                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          810                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4698900                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4698900                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4698900                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4698900                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        26867                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26867                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           19                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        26886                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26886                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        26886                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26886                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2850568660                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2850568660                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1540097                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1540097                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2852108757                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2852108757                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2852108757                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2852108757                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3063932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3063932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1661854                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1661854                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          810                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4725786                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4725786                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4725786                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4725786                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008769                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008769                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005689                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005689                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106099.254104                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106099.254104                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81057.736842                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81057.736842                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106081.557576                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106081.557576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106081.557576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106081.557576                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1954                       # number of writebacks
system.cpu2.dcache.writebacks::total             1954                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        19168                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        19168                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        19181                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        19181                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        19181                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        19181                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7699                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7705                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7705                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7705                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7705                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    740362356                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    740362356                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       406770                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       406770                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    740769126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    740769126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    740769126                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    740769126                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002513                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002513                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001630                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001630                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96163.444084                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96163.444084                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        67795                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        67795                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96141.353147                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96141.353147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96141.353147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96141.353147                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.230848                       # Cycle average of tags in use
system.cpu3.icache.total_refs               998101428                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1930563.690522                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.230848                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056460                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817678                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1188957                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1188957                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1188957                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1188957                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1188957                       # number of overall hits
system.cpu3.icache.overall_hits::total        1188957                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7986191                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7986191                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7986191                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7986191                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7986191                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7986191                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1189012                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1189012                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1189012                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1189012                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1189012                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1189012                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 145203.472727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 145203.472727                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 145203.472727                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 145203.472727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 145203.472727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 145203.472727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6405882                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6405882                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6405882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6405882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6405882                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6405882                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       152521                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       152521                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       152521                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       152521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       152521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       152521                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3912                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152134268                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4168                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36500.544146                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.094351                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.905649                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871462                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128538                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       817941                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         817941                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       687357                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        687357                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1717                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1655                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1655                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1505298                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1505298                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1505298                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1505298                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12512                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12512                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          104                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12616                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12616                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12616                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12616                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1368187982                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1368187982                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8325645                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8325645                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1376513627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1376513627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1376513627                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1376513627                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       830453                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       830453                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       687461                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       687461                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1517914                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1517914                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1517914                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1517914                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015066                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015066                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000151                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008311                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008311                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008311                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008311                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109350.062500                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109350.062500                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80054.278846                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80054.278846                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109108.562698                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109108.562698                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109108.562698                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109108.562698                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          829                       # number of writebacks
system.cpu3.dcache.writebacks::total              829                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8618                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8618                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8704                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8704                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3894                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3894                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3912                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3912                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3912                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3912                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    345928996                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    345928996                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1200041                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1200041                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    347129037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    347129037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    347129037                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    347129037                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002577                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002577                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002577                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002577                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88836.413970                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88836.413970                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66668.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66668.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88734.416411                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88734.416411                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88734.416411                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88734.416411                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               551.387944                       # Cycle average of tags in use
system.cpu4.icache.total_refs               917914242                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1647960.937163                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.209952                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.177992                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.040401                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843234                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.883635                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1186797                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1186797                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1186797                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1186797                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1186797                       # number of overall hits
system.cpu4.icache.overall_hits::total        1186797                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5527382                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5527382                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5527382                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5527382                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5527382                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5527382                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1186832                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1186832                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1186832                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1186832                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1186832                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1186832                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157925.200000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157925.200000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157925.200000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157925.200000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157925.200000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157925.200000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4813330                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4813330                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4813330                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4813330                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4813330                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4813330                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160444.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160444.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160444.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160444.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160444.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160444.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5452                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204769790                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5708                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35874.174842                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   191.303312                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    64.696688                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.747279                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.252721                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1765972                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1765972                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       323952                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        323952                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          761                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          761                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          758                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          758                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2089924                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2089924                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2089924                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2089924                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18482                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18482                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18512                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18512                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18512                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18512                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1878479357                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1878479357                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2399387                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2399387                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1880878744                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1880878744                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1880878744                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1880878744                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1784454                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1784454                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       323982                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       323982                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2108436                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2108436                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2108436                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2108436                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010357                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010357                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000093                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008780                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008780                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008780                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008780                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 101638.316037                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 101638.316037                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79979.566667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79979.566667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 101603.216508                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 101603.216508                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 101603.216508                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 101603.216508                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          667                       # number of writebacks
system.cpu4.dcache.writebacks::total              667                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13036                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13036                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13060                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13060                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13060                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13060                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5446                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5446                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5452                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5452                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5452                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5452                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    505617243                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    505617243                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       385878                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       385878                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    506003121                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    506003121                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    506003121                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    506003121                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002586                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002586                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002586                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002586                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92841.946934                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92841.946934                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64313                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64313                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92810.550440                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92810.550440                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92810.550440                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92810.550440                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.617176                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001203781                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2030839.312373                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.617176                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055476                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.784643                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1195681                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1195681                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1195681                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1195681                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1195681                       # number of overall hits
system.cpu5.icache.overall_hits::total        1195681                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7579236                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7579236                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7579236                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7579236                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7579236                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7579236                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1195732                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1195732                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1195732                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1195732                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1195732                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1195732                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 148612.470588                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 148612.470588                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 148612.470588                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 148612.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 148612.470588                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 148612.470588                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5749700                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5749700                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5749700                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5749700                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5749700                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5749700                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 151307.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 151307.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 151307.894737                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3620                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148429706                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3876                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              38294.557792                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.306044                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.693956                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.860570                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.139430                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       952675                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         952675                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       707072                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        707072                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1843                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1843                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1721                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1659747                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1659747                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1659747                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1659747                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9222                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9222                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           99                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9321                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9321                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9321                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9321                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    896738305                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    896738305                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7918769                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7918769                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    904657074                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    904657074                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    904657074                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    904657074                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       961897                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       961897                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       707171                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       707171                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1669068                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1669068                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1669068                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1669068                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009587                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009587                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000140                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005585                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005585                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005585                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005585                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97239.026784                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97239.026784                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 79987.565657                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 79987.565657                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97055.795945                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97055.795945                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97055.795945                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97055.795945                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        12014                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        12014                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          787                       # number of writebacks
system.cpu5.dcache.writebacks::total              787                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5619                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5619                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           82                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5701                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5701                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5701                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5701                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3603                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3603                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3620                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3620                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3620                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3620                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    314357172                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    314357172                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1329572                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1329572                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    315686744                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    315686744                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    315686744                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    315686744                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002169                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002169                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87248.729392                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87248.729392                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 78210.117647                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 78210.117647                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87206.282873                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87206.282873                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87206.282873                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87206.282873                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.486787                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003853140                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1901237.007576                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.486787                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.045652                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830908                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1185459                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1185459                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1185459                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1185459                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1185459                       # number of overall hits
system.cpu6.icache.overall_hits::total        1185459                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7600899                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7600899                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7600899                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7600899                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7600899                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7600899                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1185507                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1185507                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1185507                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1185507                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1185507                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1185507                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 158352.062500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 158352.062500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 158352.062500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 158352.062500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 158352.062500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 158352.062500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6172765                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6172765                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6172765                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6172765                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6172765                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6172765                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162441.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162441.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162441.184211                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162441.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162441.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162441.184211                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6953                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166887690                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7209                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              23149.908448                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.380942                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.619058                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888207                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111793                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       820594                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         820594                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       678249                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        678249                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1858                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1581                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1581                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1498843                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1498843                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1498843                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1498843                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17890                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17890                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           76                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        17966                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         17966                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        17966                       # number of overall misses
system.cpu6.dcache.overall_misses::total        17966                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1967554588                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1967554588                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6247686                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6247686                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1973802274                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1973802274                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1973802274                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1973802274                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       838484                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       838484                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       678325                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       678325                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1581                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1581                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1516809                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1516809                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1516809                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1516809                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021336                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021336                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000112                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000112                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011845                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011845                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011845                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011845                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109980.692454                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109980.692454                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 82206.394737                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 82206.394737                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109863.201269                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109863.201269                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109863.201269                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109863.201269                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1270                       # number of writebacks
system.cpu6.dcache.writebacks::total             1270                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10951                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10951                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           62                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        11013                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        11013                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        11013                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        11013                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6939                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6939                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6953                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6953                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6953                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6953                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    661565935                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    661565935                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       924206                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       924206                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    662490141                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    662490141                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    662490141                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    662490141                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008276                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008276                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004584                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004584                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95340.241389                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95340.241389                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66014.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66014.714286                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95281.193873                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95281.193873                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95281.193873                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95281.193873                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.491589                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003853054                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1901236.844697                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.491589                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.045660                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830916                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1185373                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1185373                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1185373                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1185373                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1185373                       # number of overall hits
system.cpu7.icache.overall_hits::total        1185373                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7103316                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7103316                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7103316                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7103316                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7103316                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7103316                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1185420                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1185420                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1185420                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1185420                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1185420                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1185420                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 151134.382979                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 151134.382979                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 151134.382979                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 151134.382979                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 151134.382979                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 151134.382979                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5892653                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5892653                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5892653                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5892653                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5892653                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5892653                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155069.815789                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155069.815789                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155069.815789                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155069.815789                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155069.815789                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155069.815789                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6988                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166888389                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7244                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              23038.154197                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.443645                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.556355                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888452                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111548                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       820917                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         820917                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       678655                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        678655                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1826                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1826                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1583                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1583                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1499572                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1499572                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1499572                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1499572                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17916                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17916                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           84                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18000                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18000                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18000                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18000                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1969621925                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1969621925                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6890381                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6890381                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1976512306                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1976512306                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1976512306                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1976512306                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       838833                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       838833                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       678739                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       678739                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1517572                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1517572                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1517572                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1517572                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021358                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021358                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011861                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011861                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011861                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011861                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109936.477171                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109936.477171                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82028.345238                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82028.345238                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109806.239222                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109806.239222                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109806.239222                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109806.239222                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1314                       # number of writebacks
system.cpu7.dcache.writebacks::total             1314                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10943                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10943                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11012                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11012                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11012                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11012                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6973                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6973                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6988                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6988                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6988                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6988                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    666272665                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    666272665                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       976383                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       976383                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    667249048                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    667249048                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    667249048                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    667249048                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004605                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004605                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004605                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004605                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95550.360677                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95550.360677                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65092.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65092.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95484.981110                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95484.981110                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95484.981110                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95484.981110                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
