
project013-sw-NucleoF446RE-hcsr04-lcd16x2-led-speaker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad0c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b4  0800aee0  0800aee0  0000bee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b594  0800b594  0000d1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b594  0800b594  0000c594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b59c  0800b59c  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b59c  0800b59c  0000c59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b5a0  0800b5a0  0000c5a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800b5a4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  200001e0  0800b784  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000624  0800b784  0000d624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000135e1  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ca3  00000000  00000000  000207f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  00023498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e54  00000000  00000000  000246d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000251d1  00000000  00000000  0002552c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000177ba  00000000  00000000  0004a6fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e21de  00000000  00000000  00061eb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00144095  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062c4  00000000  00000000  001440d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0014a39c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aec4 	.word	0x0800aec4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800aec4 	.word	0x0800aec4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001064:	f3bf 8f4f 	dsb	sy
}
 8001068:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <__NVIC_SystemReset+0x24>)
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001072:	4904      	ldr	r1, [pc, #16]	@ (8001084 <__NVIC_SystemReset+0x24>)
 8001074:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <__NVIC_SystemReset+0x28>)
 8001076:	4313      	orrs	r3, r2
 8001078:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800107a:	f3bf 8f4f 	dsb	sy
}
 800107e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <__NVIC_SystemReset+0x20>
 8001084:	e000ed00 	.word	0xe000ed00
 8001088:	05fa0004 	.word	0x05fa0004

0800108c <SoftwareReset>:
extern float eff_upper;
extern float distance;
extern ADC_HandleTypeDef hadc1;

static void SoftwareReset(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
    NVIC_SystemReset();
 8001090:	f7ff ffe6 	bl	8001060 <__NVIC_SystemReset>

08001094 <process_command>:
}

void process_command(hdlc_t *hdlc_rx)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
    CommandPacket pkt;
    pkt.code = hdlc_rx->rx_buffer[0];
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	733b      	strb	r3, [r7, #12]
    pkt.parameters_length = hdlc_rx->rx_index - 3;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80010a8:	3b03      	subs	r3, #3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	737b      	strb	r3, [r7, #13]
    memcpy(pkt.parameters, &hdlc_rx->rx_buffer[1], pkt.parameters_length);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	1c99      	adds	r1, r3, #2
 80010b2:	7b7b      	ldrb	r3, [r7, #13]
 80010b4:	461a      	mov	r2, r3
 80010b6:	f107 030c 	add.w	r3, r7, #12
 80010ba:	3302      	adds	r3, #2
 80010bc:	4618      	mov	r0, r3
 80010be:	f006 fc38 	bl	8007932 <memcpy>
    handle_command(&pkt, hdlc_rx);
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	6879      	ldr	r1, [r7, #4]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 f805 	bl	80010d8 <handle_command>
}
 80010ce:	bf00      	nop
 80010d0:	3720      	adds	r7, #32
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <handle_command>:

void handle_command(const CommandPacket *pkt, hdlc_t *hdlc_rx)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
    switch (pkt->code)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	3b01      	subs	r3, #1
 80010e8:	2b13      	cmp	r3, #19
 80010ea:	f200 80b1 	bhi.w	8001250 <handle_command+0x178>
 80010ee:	a201      	add	r2, pc, #4	@ (adr r2, 80010f4 <handle_command+0x1c>)
 80010f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f4:	08001145 	.word	0x08001145
 80010f8:	0800114b 	.word	0x0800114b
 80010fc:	08001251 	.word	0x08001251
 8001100:	08001251 	.word	0x08001251
 8001104:	08001251 	.word	0x08001251
 8001108:	08001251 	.word	0x08001251
 800110c:	08001251 	.word	0x08001251
 8001110:	08001251 	.word	0x08001251
 8001114:	08001251 	.word	0x08001251
 8001118:	08001251 	.word	0x08001251
 800111c:	08001251 	.word	0x08001251
 8001120:	08001251 	.word	0x08001251
 8001124:	08001251 	.word	0x08001251
 8001128:	08001251 	.word	0x08001251
 800112c:	08001251 	.word	0x08001251
 8001130:	08001191 	.word	0x08001191
 8001134:	080011bb 	.word	0x080011bb
 8001138:	080011d3 	.word	0x080011d3
 800113c:	080011eb 	.word	0x080011eb
 8001140:	08001231 	.word	0x08001231
    {
        case Soft_Reset:
            SoftwareReset();
 8001144:	f7ff ffa2 	bl	800108c <SoftwareReset>
            break;
 8001148:	e08c      	b.n	8001264 <handle_command+0x18c>

        case Uc_Detect:
            uint16_t sf = (uint16_t)(scaling_factor * 10000.0f);
 800114a:	4b48      	ldr	r3, [pc, #288]	@ (800126c <handle_command+0x194>)
 800114c:	edd3 7a00 	vldr	s15, [r3]
 8001150:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001270 <handle_command+0x198>
 8001154:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001158:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800115c:	ee17 3a90 	vmov	r3, s15
 8001160:	82bb      	strh	r3, [r7, #20]
            hdlc_rx->tx_buffer[0] = Get_Scaling_Factor;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	2213      	movs	r2, #19
 8001166:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            hdlc_rx->tx_buffer[1] = sf >> 8;
 800116a:	8abb      	ldrh	r3, [r7, #20]
 800116c:	0a1b      	lsrs	r3, r3, #8
 800116e:	b29b      	uxth	r3, r3
 8001170:	b2da      	uxtb	r2, r3
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
            hdlc_rx->tx_buffer[2] = sf & 0xFF;
 8001178:	8abb      	ldrh	r3, [r7, #20]
 800117a:	b2da      	uxtb	r2, r3
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            hdlc_tx_raw_frame_oneshot(hdlc_rx->tx_buffer, 3);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	3342      	adds	r3, #66	@ 0x42
 8001186:	2103      	movs	r1, #3
 8001188:	4618      	mov	r0, r3
 800118a:	f000 f979 	bl	8001480 <hdlc_tx_raw_frame_oneshot>
            break;
 800118e:	e069      	b.n	8001264 <handle_command+0x18c>

        case Get_Limits:
            hdlc_rx->tx_buffer[0] = Get_Limits;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2210      	movs	r2, #16
 8001194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            memcpy(&hdlc_rx->tx_buffer[1], &eff_lower, sizeof(float));
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	3343      	adds	r3, #67	@ 0x43
 800119c:	4a35      	ldr	r2, [pc, #212]	@ (8001274 <handle_command+0x19c>)
 800119e:	6812      	ldr	r2, [r2, #0]
 80011a0:	601a      	str	r2, [r3, #0]
            memcpy(&hdlc_rx->tx_buffer[1 + sizeof(float)], &eff_upper, sizeof(float));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	3347      	adds	r3, #71	@ 0x47
 80011a6:	4a34      	ldr	r2, [pc, #208]	@ (8001278 <handle_command+0x1a0>)
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	601a      	str	r2, [r3, #0]
            hdlc_tx_raw_frame_oneshot(hdlc_rx->tx_buffer, 1 + 2 * sizeof(float));
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	3342      	adds	r3, #66	@ 0x42
 80011b0:	2109      	movs	r1, #9
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f964 	bl	8001480 <hdlc_tx_raw_frame_oneshot>
            break;
 80011b8:	e054      	b.n	8001264 <handle_command+0x18c>

        case Set_Lower_Limit:
            if (pkt->parameters_length >= sizeof(float)) {
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	785b      	ldrb	r3, [r3, #1]
 80011be:	2b03      	cmp	r3, #3
 80011c0:	d94d      	bls.n	800125e <handle_command+0x186>
                float val;
                memcpy(&val, pkt->parameters, sizeof(float));
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3302      	adds	r3, #2
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	613b      	str	r3, [r7, #16]
                lower_limit = val;
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4a2b      	ldr	r2, [pc, #172]	@ (800127c <handle_command+0x1a4>)
 80011ce:	6013      	str	r3, [r2, #0]
            }
            break;
 80011d0:	e045      	b.n	800125e <handle_command+0x186>

        case Set_Upper_Limit:
            if (pkt->parameters_length >= sizeof(float)) {
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	785b      	ldrb	r3, [r3, #1]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	d943      	bls.n	8001262 <handle_command+0x18a>
                float val;
                memcpy(&val, pkt->parameters, sizeof(float));
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3302      	adds	r3, #2
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60fb      	str	r3, [r7, #12]
                upper_limit = val;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	4a26      	ldr	r2, [pc, #152]	@ (8001280 <handle_command+0x1a8>)
 80011e6:	6013      	str	r3, [r2, #0]
            }
            break;
 80011e8:	e03b      	b.n	8001262 <handle_command+0x18a>

        case Get_Scaling_Factor:
        {
            uint16_t sf = (uint16_t)(scaling_factor * 10000);
 80011ea:	4b20      	ldr	r3, [pc, #128]	@ (800126c <handle_command+0x194>)
 80011ec:	edd3 7a00 	vldr	s15, [r3]
 80011f0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001270 <handle_command+0x198>
 80011f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011fc:	ee17 3a90 	vmov	r3, s15
 8001200:	82fb      	strh	r3, [r7, #22]
            hdlc_rx->tx_buffer[0] = Get_Scaling_Factor;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	2213      	movs	r2, #19
 8001206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            hdlc_rx->tx_buffer[1] = sf >> 8;
 800120a:	8afb      	ldrh	r3, [r7, #22]
 800120c:	0a1b      	lsrs	r3, r3, #8
 800120e:	b29b      	uxth	r3, r3
 8001210:	b2da      	uxtb	r2, r3
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
            hdlc_rx->tx_buffer[2] = sf;
 8001218:	8afb      	ldrh	r3, [r7, #22]
 800121a:	b2da      	uxtb	r2, r3
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            hdlc_tx_raw_frame_oneshot(hdlc_rx->tx_buffer, 3);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	3342      	adds	r3, #66	@ 0x42
 8001226:	2103      	movs	r1, #3
 8001228:	4618      	mov	r0, r3
 800122a:	f000 f929 	bl	8001480 <hdlc_tx_raw_frame_oneshot>
            break;
 800122e:	e019      	b.n	8001264 <handle_command+0x18c>
        }

        case Get_Distance:
            hdlc_rx->tx_buffer[0] = Get_Distance;
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	2214      	movs	r2, #20
 8001234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            memcpy(&hdlc_rx->tx_buffer[1], &distance, sizeof(float));
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	3343      	adds	r3, #67	@ 0x43
 800123c:	4a11      	ldr	r2, [pc, #68]	@ (8001284 <handle_command+0x1ac>)
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	601a      	str	r2, [r3, #0]
            hdlc_tx_raw_frame_oneshot(hdlc_rx->tx_buffer, 1 + sizeof(float));
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	3342      	adds	r3, #66	@ 0x42
 8001246:	2105      	movs	r1, #5
 8001248:	4618      	mov	r0, r3
 800124a:	f000 f919 	bl	8001480 <hdlc_tx_raw_frame_oneshot>
            break;
 800124e:	e009      	b.n	8001264 <handle_command+0x18c>

        default:
            printf("Unknown cmd: 0x%02X\r\n", pkt->code);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	4619      	mov	r1, r3
 8001256:	480c      	ldr	r0, [pc, #48]	@ (8001288 <handle_command+0x1b0>)
 8001258:	f006 f982 	bl	8007560 <iprintf>
            break;
 800125c:	e002      	b.n	8001264 <handle_command+0x18c>
            break;
 800125e:	bf00      	nop
 8001260:	e000      	b.n	8001264 <handle_command+0x18c>
            break;
 8001262:	bf00      	nop
    }
}
 8001264:	bf00      	nop
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000008 	.word	0x20000008
 8001270:	461c4000 	.word	0x461c4000
 8001274:	200004c0 	.word	0x200004c0
 8001278:	200004c4 	.word	0x200004c4
 800127c:	20000000 	.word	0x20000000
 8001280:	20000004 	.word	0x20000004
 8001284:	200004c8 	.word	0x200004c8
 8001288:	0800aee0 	.word	0x0800aee0

0800128c <crc16>:
    0xF78F, 0xE606, 0xD49D, 0xC514, 0xB1AB, 0xA022, 0x92B9, 0x8330,
    0x7BC7, 0x6A4E, 0x58D5, 0x495C, 0x3DE3, 0x2C6A, 0x1EF1, 0x0F78
};

uint16_t crc16(uint8_t *startaddr, uint8_t len)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	70fb      	strb	r3, [r7, #3]
    uint16_t crc = 0x0000;
 8001298:	2300      	movs	r3, #0
 800129a:	81fb      	strh	r3, [r7, #14]

    while (len > 0)
 800129c:	e017      	b.n	80012ce <crc16+0x42>
    {
        crc = crc16_table[(crc >> 8) ^ *startaddr] ^ (crc << 8);
 800129e:	89fb      	ldrh	r3, [r7, #14]
 80012a0:	0a1b      	lsrs	r3, r3, #8
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	461a      	mov	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	4053      	eors	r3, r2
 80012ac:	4a0d      	ldr	r2, [pc, #52]	@ (80012e4 <crc16+0x58>)
 80012ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b2:	b21a      	sxth	r2, r3
 80012b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012b8:	021b      	lsls	r3, r3, #8
 80012ba:	b21b      	sxth	r3, r3
 80012bc:	4053      	eors	r3, r2
 80012be:	b21b      	sxth	r3, r3
 80012c0:	81fb      	strh	r3, [r7, #14]
        startaddr++; // next address
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	3301      	adds	r3, #1
 80012c6:	607b      	str	r3, [r7, #4]
        len--;
 80012c8:	78fb      	ldrb	r3, [r7, #3]
 80012ca:	3b01      	subs	r3, #1
 80012cc:	70fb      	strb	r3, [r7, #3]
    while (len > 0)
 80012ce:	78fb      	ldrb	r3, [r7, #3]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d1e4      	bne.n	800129e <crc16+0x12>
    }

    return crc;
 80012d4:	89fb      	ldrh	r3, [r7, #14]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	0800af54 	.word	0x0800af54

080012e8 <hdlc_tx_byte>:
#include "main.h"

static hdlc_t hdlc;

static void hdlc_tx_byte(uint8_t byte)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart2, &byte, 1, HAL_MAX_DELAY);
 80012f2:	1df9      	adds	r1, r7, #7
 80012f4:	f04f 33ff 	mov.w	r3, #4294967295
 80012f8:	2201      	movs	r2, #1
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <hdlc_tx_byte+0x20>)
 80012fc:	f004 f9ee 	bl	80056dc <HAL_UART_Transmit>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200003ac 	.word	0x200003ac

0800130c <hdlc_esc_tx_byte>:

static void hdlc_esc_tx_byte(uint8_t byte)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
    if (byte == HDLC_FLAG_SOF || byte == HDLC_CONTROL_ESCAPE)
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2b7e      	cmp	r3, #126	@ 0x7e
 800131a:	d002      	beq.n	8001322 <hdlc_esc_tx_byte+0x16>
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	2b7d      	cmp	r3, #125	@ 0x7d
 8001320:	d106      	bne.n	8001330 <hdlc_esc_tx_byte+0x24>
    {
        hdlc_tx_byte(HDLC_CONTROL_ESCAPE);
 8001322:	207d      	movs	r0, #125	@ 0x7d
 8001324:	f7ff ffe0 	bl	80012e8 <hdlc_tx_byte>
        byte ^= HDLC_ESCAPE_BIT;
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	f083 0320 	eor.w	r3, r3, #32
 800132e:	71fb      	strb	r3, [r7, #7]
    }
    hdlc_tx_byte(byte);
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff ffd8 	bl	80012e8 <hdlc_tx_byte>
}
 8001338:	bf00      	nop
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <hdlc_init>:

void hdlc_init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
    memset(&hdlc, 0, sizeof(hdlc_t));
 8001344:	2282      	movs	r2, #130	@ 0x82
 8001346:	2100      	movs	r1, #0
 8001348:	4803      	ldr	r0, [pc, #12]	@ (8001358 <hdlc_init+0x18>)
 800134a:	f006 fa73 	bl	8007834 <memset>
    hdlc.state = HDLC_SOF_WAIT;
 800134e:	4b02      	ldr	r3, [pc, #8]	@ (8001358 <hdlc_init+0x18>)
 8001350:	2200      	movs	r2, #0
 8001352:	701a      	strb	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	200001fc 	.word	0x200001fc

0800135c <hdlc_process_rx_byte>:

void hdlc_process_rx_byte(uint8_t byte, uint8_t src)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	460a      	mov	r2, r1
 8001366:	71fb      	strb	r3, [r7, #7]
 8001368:	4613      	mov	r3, r2
 800136a:	71bb      	strb	r3, [r7, #6]
    switch (hdlc.state)
 800136c:	4b42      	ldr	r3, [pc, #264]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b02      	cmp	r3, #2
 8001372:	d05f      	beq.n	8001434 <hdlc_process_rx_byte+0xd8>
 8001374:	2b02      	cmp	r3, #2
 8001376:	dc7a      	bgt.n	800146e <hdlc_process_rx_byte+0x112>
 8001378:	2b00      	cmp	r3, #0
 800137a:	d002      	beq.n	8001382 <hdlc_process_rx_byte+0x26>
 800137c:	2b01      	cmp	r3, #1
 800137e:	d00b      	beq.n	8001398 <hdlc_process_rx_byte+0x3c>
            if (hdlc.rx_index < HDLC_MAX_FRAME_SIZE)
                hdlc.rx_buffer[hdlc.rx_index++] = byte;
            hdlc.state = HDLC_GET_DATA;
            break;
    }
}
 8001380:	e075      	b.n	800146e <hdlc_process_rx_byte+0x112>
            if (byte == HDLC_FLAG_SOF)
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	2b7e      	cmp	r3, #126	@ 0x7e
 8001386:	d16f      	bne.n	8001468 <hdlc_process_rx_byte+0x10c>
                hdlc.rx_index = 0;
 8001388:	4b3b      	ldr	r3, [pc, #236]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 800138a:	2200      	movs	r2, #0
 800138c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
                hdlc.state = HDLC_GET_DATA;
 8001390:	4b39      	ldr	r3, [pc, #228]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 8001392:	2201      	movs	r2, #1
 8001394:	701a      	strb	r2, [r3, #0]
            break;
 8001396:	e067      	b.n	8001468 <hdlc_process_rx_byte+0x10c>
            if (byte == HDLC_FLAG_SOF)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b7e      	cmp	r3, #126	@ 0x7e
 800139c:	d130      	bne.n	8001400 <hdlc_process_rx_byte+0xa4>
                if (hdlc.rx_index >= 3)
 800139e:	4b36      	ldr	r3, [pc, #216]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d926      	bls.n	80013f6 <hdlc_process_rx_byte+0x9a>
                    uint16_t crc_calc = crc16(hdlc.rx_buffer, hdlc.rx_index - 2);
 80013a8:	4b33      	ldr	r3, [pc, #204]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013ae:	3b02      	subs	r3, #2
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	4619      	mov	r1, r3
 80013b4:	4831      	ldr	r0, [pc, #196]	@ (800147c <hdlc_process_rx_byte+0x120>)
 80013b6:	f7ff ff69 	bl	800128c <crc16>
 80013ba:	4603      	mov	r3, r0
 80013bc:	81fb      	strh	r3, [r7, #14]
                    uint16_t crc_recv = (hdlc.rx_buffer[hdlc.rx_index - 1] << 8) |
 80013be:	4b2e      	ldr	r3, [pc, #184]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013c4:	3b01      	subs	r3, #1
 80013c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013c8:	4413      	add	r3, r2
 80013ca:	785b      	ldrb	r3, [r3, #1]
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
                                         hdlc.rx_buffer[hdlc.rx_index - 2];
 80013d2:	4b29      	ldr	r3, [pc, #164]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013d8:	3b02      	subs	r3, #2
 80013da:	4927      	ldr	r1, [pc, #156]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013dc:	440b      	add	r3, r1
 80013de:	785b      	ldrb	r3, [r3, #1]
 80013e0:	b21b      	sxth	r3, r3
                    uint16_t crc_recv = (hdlc.rx_buffer[hdlc.rx_index - 1] << 8) |
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	81bb      	strh	r3, [r7, #12]
                    if (crc_calc == crc_recv)
 80013e8:	89fa      	ldrh	r2, [r7, #14]
 80013ea:	89bb      	ldrh	r3, [r7, #12]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d102      	bne.n	80013f6 <hdlc_process_rx_byte+0x9a>
                        process_command(&hdlc);
 80013f0:	4821      	ldr	r0, [pc, #132]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013f2:	f7ff fe4f 	bl	8001094 <process_command>
                hdlc.rx_index = 0;
 80013f6:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            break;
 80013fe:	e035      	b.n	800146c <hdlc_process_rx_byte+0x110>
            else if (byte == HDLC_CONTROL_ESCAPE)
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	2b7d      	cmp	r3, #125	@ 0x7d
 8001404:	d103      	bne.n	800140e <hdlc_process_rx_byte+0xb2>
                hdlc.state = HDLC_ESCAPE;
 8001406:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 8001408:	2202      	movs	r2, #2
 800140a:	701a      	strb	r2, [r3, #0]
            break;
 800140c:	e02e      	b.n	800146c <hdlc_process_rx_byte+0x110>
                if (hdlc.rx_index < HDLC_MAX_FRAME_SIZE)
 800140e:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 8001410:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001414:	2b3f      	cmp	r3, #63	@ 0x3f
 8001416:	d829      	bhi.n	800146c <hdlc_process_rx_byte+0x110>
                    hdlc.rx_buffer[hdlc.rx_index++] = byte;
 8001418:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 800141a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	b2d1      	uxtb	r1, r2
 8001422:	4a15      	ldr	r2, [pc, #84]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 8001424:	f882 1041 	strb.w	r1, [r2, #65]	@ 0x41
 8001428:	461a      	mov	r2, r3
 800142a:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 800142c:	4413      	add	r3, r2
 800142e:	79fa      	ldrb	r2, [r7, #7]
 8001430:	705a      	strb	r2, [r3, #1]
            break;
 8001432:	e01b      	b.n	800146c <hdlc_process_rx_byte+0x110>
            byte ^= HDLC_ESCAPE_BIT;
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	f083 0320 	eor.w	r3, r3, #32
 800143a:	71fb      	strb	r3, [r7, #7]
            if (hdlc.rx_index < HDLC_MAX_FRAME_SIZE)
 800143c:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 800143e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001442:	2b3f      	cmp	r3, #63	@ 0x3f
 8001444:	d80c      	bhi.n	8001460 <hdlc_process_rx_byte+0x104>
                hdlc.rx_buffer[hdlc.rx_index++] = byte;
 8001446:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 8001448:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	b2d1      	uxtb	r1, r2
 8001450:	4a09      	ldr	r2, [pc, #36]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 8001452:	f882 1041 	strb.w	r1, [r2, #65]	@ 0x41
 8001456:	461a      	mov	r2, r3
 8001458:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 800145a:	4413      	add	r3, r2
 800145c:	79fa      	ldrb	r2, [r7, #7]
 800145e:	705a      	strb	r2, [r3, #1]
            hdlc.state = HDLC_GET_DATA;
 8001460:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <hdlc_process_rx_byte+0x11c>)
 8001462:	2201      	movs	r2, #1
 8001464:	701a      	strb	r2, [r3, #0]
            break;
 8001466:	e002      	b.n	800146e <hdlc_process_rx_byte+0x112>
            break;
 8001468:	bf00      	nop
 800146a:	e000      	b.n	800146e <hdlc_process_rx_byte+0x112>
            break;
 800146c:	bf00      	nop
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	200001fc 	.word	0x200001fc
 800147c:	200001fd 	.word	0x200001fd

08001480 <hdlc_tx_raw_frame_oneshot>:

void hdlc_tx_raw_frame_oneshot(uint8_t *payload, uint8_t len)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	460b      	mov	r3, r1
 800148a:	70fb      	strb	r3, [r7, #3]
    uint16_t crc = crc16(payload, len);
 800148c:	78fb      	ldrb	r3, [r7, #3]
 800148e:	4619      	mov	r1, r3
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff fefb 	bl	800128c <crc16>
 8001496:	4603      	mov	r3, r0
 8001498:	81bb      	strh	r3, [r7, #12]

    hdlc_tx_byte(HDLC_FLAG_SOF);
 800149a:	207e      	movs	r0, #126	@ 0x7e
 800149c:	f7ff ff24 	bl	80012e8 <hdlc_tx_byte>
    for (uint8_t i = 0; i < len; i++)
 80014a0:	2300      	movs	r3, #0
 80014a2:	73fb      	strb	r3, [r7, #15]
 80014a4:	e009      	b.n	80014ba <hdlc_tx_raw_frame_oneshot+0x3a>
        hdlc_esc_tx_byte(payload[i]);
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	4413      	add	r3, r2
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff ff2c 	bl	800130c <hdlc_esc_tx_byte>
    for (uint8_t i = 0; i < len; i++)
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	3301      	adds	r3, #1
 80014b8:	73fb      	strb	r3, [r7, #15]
 80014ba:	7bfa      	ldrb	r2, [r7, #15]
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d3f1      	bcc.n	80014a6 <hdlc_tx_raw_frame_oneshot+0x26>

    hdlc_esc_tx_byte((uint8_t)(crc & 0xFF));
 80014c2:	89bb      	ldrh	r3, [r7, #12]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff ff20 	bl	800130c <hdlc_esc_tx_byte>
    hdlc_esc_tx_byte((uint8_t)(crc >> 8));
 80014cc:	89bb      	ldrh	r3, [r7, #12]
 80014ce:	0a1b      	lsrs	r3, r3, #8
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff ff19 	bl	800130c <hdlc_esc_tx_byte>
    hdlc_tx_byte(HDLC_FLAG_SOF);
 80014da:	207e      	movs	r0, #126	@ 0x7e
 80014dc:	f7ff ff04 	bl	80012e8 <hdlc_tx_byte>
}
 80014e0:	bf00      	nop
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <lcd_send_cmd>:

#define LCD_BACKLIGHT 0x08
#define ENABLE 0x04

void lcd_send_cmd(char cmd)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (cmd & 0xf0);
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	f023 030f 	bic.w	r3, r3, #15
 80014f8:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xf0);
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	011b      	lsls	r3, r3, #4
 80014fe:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | LCD_BACKLIGHT | ENABLE;
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	f043 030c 	orr.w	r3, r3, #12
 8001506:	b2db      	uxtb	r3, r3
 8001508:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | LCD_BACKLIGHT;
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	b2db      	uxtb	r3, r3
 8001512:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | LCD_BACKLIGHT | ENABLE;
 8001514:	7bbb      	ldrb	r3, [r7, #14]
 8001516:	f043 030c 	orr.w	r3, r3, #12
 800151a:	b2db      	uxtb	r3, r3
 800151c:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | LCD_BACKLIGHT;
 800151e:	7bbb      	ldrb	r3, [r7, #14]
 8001520:	f043 0308 	orr.w	r3, r3, #8
 8001524:	b2db      	uxtb	r3, r3
 8001526:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 8001528:	f107 0208 	add.w	r2, r7, #8
 800152c:	2364      	movs	r3, #100	@ 0x64
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2304      	movs	r3, #4
 8001532:	214e      	movs	r1, #78	@ 0x4e
 8001534:	4803      	ldr	r0, [pc, #12]	@ (8001544 <lcd_send_cmd+0x5c>)
 8001536:	f002 f939 	bl	80037ac <HAL_I2C_Master_Transmit>
}
 800153a:	bf00      	nop
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200002c8 	.word	0x200002c8

08001548 <lcd_send_data>:

void lcd_send_data(char data)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af02      	add	r7, sp, #8
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];
    data_u = (data & 0xf0);
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	f023 030f 	bic.w	r3, r3, #15
 8001558:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xf0);
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	011b      	lsls	r3, r3, #4
 800155e:	73bb      	strb	r3, [r7, #14]
    data_t[0] = data_u | LCD_BACKLIGHT | ENABLE | 0x01;
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	f043 030d 	orr.w	r3, r3, #13
 8001566:	b2db      	uxtb	r3, r3
 8001568:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | LCD_BACKLIGHT | 0x01;
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	f043 0309 	orr.w	r3, r3, #9
 8001570:	b2db      	uxtb	r3, r3
 8001572:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | LCD_BACKLIGHT | ENABLE | 0x01;
 8001574:	7bbb      	ldrb	r3, [r7, #14]
 8001576:	f043 030d 	orr.w	r3, r3, #13
 800157a:	b2db      	uxtb	r3, r3
 800157c:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | LCD_BACKLIGHT | 0x01;
 800157e:	7bbb      	ldrb	r3, [r7, #14]
 8001580:	f043 0309 	orr.w	r3, r3, #9
 8001584:	b2db      	uxtb	r3, r3
 8001586:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *)data_t, 4, 100);
 8001588:	f107 0208 	add.w	r2, r7, #8
 800158c:	2364      	movs	r3, #100	@ 0x64
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2304      	movs	r3, #4
 8001592:	214e      	movs	r1, #78	@ 0x4e
 8001594:	4803      	ldr	r0, [pc, #12]	@ (80015a4 <lcd_send_data+0x5c>)
 8001596:	f002 f909 	bl	80037ac <HAL_I2C_Master_Transmit>
}
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200002c8 	.word	0x200002c8

080015a8 <lcd_clear>:

void lcd_clear(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 80015ac:	2001      	movs	r0, #1
 80015ae:	f7ff ff9b 	bl	80014e8 <lcd_send_cmd>
    HAL_Delay(2);
 80015b2:	2002      	movs	r0, #2
 80015b4:	f000 fffe 	bl	80025b4 <HAL_Delay>
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}

080015bc <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
    switch (row)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d003      	beq.n	80015d4 <lcd_put_cur+0x18>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d008      	beq.n	80015e4 <lcd_put_cur+0x28>
        break;
    case 1:
        lcd_send_cmd(0xC0 + col);
        break;
    }
}
 80015d2:	e00f      	b.n	80015f4 <lcd_put_cur+0x38>
        lcd_send_cmd(0x80 + col);
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	3b80      	subs	r3, #128	@ 0x80
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff83 	bl	80014e8 <lcd_send_cmd>
        break;
 80015e2:	e007      	b.n	80015f4 <lcd_put_cur+0x38>
        lcd_send_cmd(0xC0 + col);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	3b40      	subs	r3, #64	@ 0x40
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ff7b 	bl	80014e8 <lcd_send_cmd>
        break;
 80015f2:	bf00      	nop
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <lcd_init>:

void lcd_init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 8001600:	2064      	movs	r0, #100	@ 0x64
 8001602:	f000 ffd7 	bl	80025b4 <HAL_Delay>
    lcd_send_cmd(0x30);
 8001606:	2030      	movs	r0, #48	@ 0x30
 8001608:	f7ff ff6e 	bl	80014e8 <lcd_send_cmd>
    HAL_Delay(5);
 800160c:	2005      	movs	r0, #5
 800160e:	f000 ffd1 	bl	80025b4 <HAL_Delay>
    lcd_send_cmd(0x30);
 8001612:	2030      	movs	r0, #48	@ 0x30
 8001614:	f7ff ff68 	bl	80014e8 <lcd_send_cmd>
    HAL_Delay(1);
 8001618:	2001      	movs	r0, #1
 800161a:	f000 ffcb 	bl	80025b4 <HAL_Delay>
    lcd_send_cmd(0x30);
 800161e:	2030      	movs	r0, #48	@ 0x30
 8001620:	f7ff ff62 	bl	80014e8 <lcd_send_cmd>
    lcd_send_cmd(0x20);  // 4-bit mode
 8001624:	2020      	movs	r0, #32
 8001626:	f7ff ff5f 	bl	80014e8 <lcd_send_cmd>
    HAL_Delay(10);
 800162a:	200a      	movs	r0, #10
 800162c:	f000 ffc2 	bl	80025b4 <HAL_Delay>

    lcd_send_cmd(0x28);  // 4-bit, 2 line, 5x8 font
 8001630:	2028      	movs	r0, #40	@ 0x28
 8001632:	f7ff ff59 	bl	80014e8 <lcd_send_cmd>
    lcd_send_cmd(0x08);  // display off
 8001636:	2008      	movs	r0, #8
 8001638:	f7ff ff56 	bl	80014e8 <lcd_send_cmd>
    lcd_send_cmd(0x01);  // clear display
 800163c:	2001      	movs	r0, #1
 800163e:	f7ff ff53 	bl	80014e8 <lcd_send_cmd>
    HAL_Delay(2);
 8001642:	2002      	movs	r0, #2
 8001644:	f000 ffb6 	bl	80025b4 <HAL_Delay>
    lcd_send_cmd(0x06);  // entry mode
 8001648:	2006      	movs	r0, #6
 800164a:	f7ff ff4d 	bl	80014e8 <lcd_send_cmd>
    lcd_send_cmd(0x0C);  // display on, cursor off
 800164e:	200c      	movs	r0, #12
 8001650:	f7ff ff4a 	bl	80014e8 <lcd_send_cmd>
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}

08001658 <lcd_send_string>:

void lcd_send_string(char *str)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
    while (*str)
 8001660:	e006      	b.n	8001670 <lcd_send_string+0x18>
        lcd_send_data(*str++);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff ff6c 	bl	8001548 <lcd_send_data>
    while (*str)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1f4      	bne.n	8001662 <lcd_send_string+0xa>
}
 8001678:	bf00      	nop
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <_write>:
float distance = 0.00f;
uint8_t rx_byte;
/* USER CODE END PV */

int _write(int file, char *ptr, int len)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	b29a      	uxth	r2, r3
 8001694:	f04f 33ff 	mov.w	r3, #4294967295
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	4804      	ldr	r0, [pc, #16]	@ (80016ac <_write+0x28>)
 800169c:	f004 f81e 	bl	80056dc <HAL_UART_Transmit>
    return len;
 80016a0:	687b      	ldr	r3, [r7, #4]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200003ac 	.word	0x200003ac

080016b0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b087      	sub	sp, #28
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a22      	ldr	r2, [pc, #136]	@ (8001748 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d13c      	bne.n	800173c <HAL_TIM_PeriodElapsedCallback+0x8c>
    {
        float sum = 0.0f;
 80016c2:	f04f 0300 	mov.w	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
        uint8_t count = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	74fb      	strb	r3, [r7, #19]
        uint8_t i = last_index;
 80016cc:	4b1f      	ldr	r3, [pc, #124]	@ (800174c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	74bb      	strb	r3, [r7, #18]

        // Loop through circular buffer between last_index and current index
        while (i != distance_index)
 80016d2:	e01c      	b.n	800170e <HAL_TIM_PeriodElapsedCallback+0x5e>
        {
            sum += distance_buffer[i];
 80016d4:	7cbb      	ldrb	r3, [r7, #18]
 80016d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001750 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	edd3 7a00 	vldr	s15, [r3]
 80016e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80016e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e8:	edc7 7a05 	vstr	s15, [r7, #20]
            count++;
 80016ec:	7cfb      	ldrb	r3, [r7, #19]
 80016ee:	3301      	adds	r3, #1
 80016f0:	74fb      	strb	r3, [r7, #19]
            i = (i + 1) % DIST_BUFFER_SIZE;
 80016f2:	7cbb      	ldrb	r3, [r7, #18]
 80016f4:	3301      	adds	r3, #1
 80016f6:	4a17      	ldr	r2, [pc, #92]	@ (8001754 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80016f8:	fb82 1203 	smull	r1, r2, r2, r3
 80016fc:	1111      	asrs	r1, r2, #4
 80016fe:	17da      	asrs	r2, r3, #31
 8001700:	1a8a      	subs	r2, r1, r2
 8001702:	2132      	movs	r1, #50	@ 0x32
 8001704:	fb01 f202 	mul.w	r2, r1, r2
 8001708:	1a9a      	subs	r2, r3, r2
 800170a:	4613      	mov	r3, r2
 800170c:	74bb      	strb	r3, [r7, #18]
        while (i != distance_index)
 800170e:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	7cba      	ldrb	r2, [r7, #18]
 8001714:	429a      	cmp	r2, r3
 8001716:	d1dd      	bne.n	80016d4 <HAL_TIM_PeriodElapsedCallback+0x24>
        }

        if (count > 0)
 8001718:	7cfb      	ldrb	r3, [r7, #19]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d00a      	beq.n	8001734 <HAL_TIM_PeriodElapsedCallback+0x84>
        {
            float avg = sum / count;
 800171e:	7cfb      	ldrb	r3, [r7, #19]
 8001720:	ee07 3a90 	vmov	s15, r3
 8001724:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001728:	edd7 6a05 	vldr	s13, [r7, #20]
 800172c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001730:	edc7 7a03 	vstr	s15, [r7, #12]
            //printf("[TIM3 INT] Average distance from last interrupt: %.2f cm\r\n", avg);
        }

        // Update last_index to the current index
        last_index = distance_index;
 8001734:	4b08      	ldr	r3, [pc, #32]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001736:	781a      	ldrb	r2, [r3, #0]
 8001738:	4b04      	ldr	r3, [pc, #16]	@ (800174c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800173a:	701a      	strb	r2, [r3, #0]
    }
}
 800173c:	bf00      	nop
 800173e:	371c      	adds	r7, #28
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	40000400 	.word	0x40000400
 800174c:	200004bd 	.word	0x200004bd
 8001750:	200003f4 	.word	0x200003f4
 8001754:	51eb851f 	.word	0x51eb851f
 8001758:	200004bc 	.word	0x200004bc

0800175c <delay_us>:

/*--------------------------------------------------------------*/
/* Utility: microsecond delay using TIM2                        */
void delay_us(uint16_t us)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001766:	4b09      	ldr	r3, [pc, #36]	@ (800178c <delay_us+0x30>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2200      	movs	r2, #0
 800176c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 800176e:	bf00      	nop
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <delay_us+0x30>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001776:	88fb      	ldrh	r3, [r7, #6]
 8001778:	429a      	cmp	r2, r3
 800177a:	d3f9      	bcc.n	8001770 <delay_us+0x14>
}
 800177c:	bf00      	nop
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	2000031c 	.word	0x2000031c

08001790 <read_ultrasonic>:

/*--------------------------------------------------------------*/
/* Measure echo pulse duration in microseconds                  */
uint32_t read_ultrasonic(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
    uint32_t local_time = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	607b      	str	r3, [r7, #4]
    // Ensure trigger low
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800179a:	2200      	movs	r2, #0
 800179c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017a0:	4818      	ldr	r0, [pc, #96]	@ (8001804 <read_ultrasonic+0x74>)
 80017a2:	f001 fe8b 	bl	80034bc <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80017a6:	2002      	movs	r0, #2
 80017a8:	f000 ff04 	bl	80025b4 <HAL_Delay>
    // Send 10 s pulse
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80017ac:	2201      	movs	r2, #1
 80017ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017b2:	4814      	ldr	r0, [pc, #80]	@ (8001804 <read_ultrasonic+0x74>)
 80017b4:	f001 fe82 	bl	80034bc <HAL_GPIO_WritePin>
    delay_us(10);
 80017b8:	200a      	movs	r0, #10
 80017ba:	f7ff ffcf 	bl	800175c <delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80017be:	2200      	movs	r2, #0
 80017c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017c4:	480f      	ldr	r0, [pc, #60]	@ (8001804 <read_ultrasonic+0x74>)
 80017c6:	f001 fe79 	bl	80034bc <HAL_GPIO_WritePin>
    // Wait for ECHO to go high
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_RESET);
 80017ca:	bf00      	nop
 80017cc:	2140      	movs	r1, #64	@ 0x40
 80017ce:	480e      	ldr	r0, [pc, #56]	@ (8001808 <read_ultrasonic+0x78>)
 80017d0:	f001 fe5c 	bl	800348c <HAL_GPIO_ReadPin>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f8      	beq.n	80017cc <read_ultrasonic+0x3c>
    __HAL_TIM_SET_COUNTER(&htim2, 0); // start counting
 80017da:	4b0c      	ldr	r3, [pc, #48]	@ (800180c <read_ultrasonic+0x7c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2200      	movs	r2, #0
 80017e0:	625a      	str	r2, [r3, #36]	@ 0x24
    // Wait for ECHO to go low
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET);
 80017e2:	bf00      	nop
 80017e4:	2140      	movs	r1, #64	@ 0x40
 80017e6:	4808      	ldr	r0, [pc, #32]	@ (8001808 <read_ultrasonic+0x78>)
 80017e8:	f001 fe50 	bl	800348c <HAL_GPIO_ReadPin>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d0f8      	beq.n	80017e4 <read_ultrasonic+0x54>
    local_time = __HAL_TIM_GET_COUNTER(&htim2);
 80017f2:	4b06      	ldr	r3, [pc, #24]	@ (800180c <read_ultrasonic+0x7c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f8:	607b      	str	r3, [r7, #4]

    return local_time;
 80017fa:	687b      	ldr	r3, [r7, #4]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40020000 	.word	0x40020000
 8001808:	40020400 	.word	0x40020400
 800180c:	2000031c 	.word	0x2000031c

08001810 <store_distance>:
void store_distance(float value)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	ed87 0a01 	vstr	s0, [r7, #4]
    distance_buffer[distance_index] = value;
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <store_distance+0x44>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	4a0e      	ldr	r2, [pc, #56]	@ (8001858 <store_distance+0x48>)
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	601a      	str	r2, [r3, #0]
    distance_index = (distance_index + 1) % DIST_BUFFER_SIZE;
 8001828:	4b0a      	ldr	r3, [pc, #40]	@ (8001854 <store_distance+0x44>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	3301      	adds	r3, #1
 800182e:	4a0b      	ldr	r2, [pc, #44]	@ (800185c <store_distance+0x4c>)
 8001830:	fb82 1203 	smull	r1, r2, r2, r3
 8001834:	1111      	asrs	r1, r2, #4
 8001836:	17da      	asrs	r2, r3, #31
 8001838:	1a8a      	subs	r2, r1, r2
 800183a:	2132      	movs	r1, #50	@ 0x32
 800183c:	fb01 f202 	mul.w	r2, r1, r2
 8001840:	1a9a      	subs	r2, r3, r2
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	4b03      	ldr	r3, [pc, #12]	@ (8001854 <store_distance+0x44>)
 8001846:	701a      	strb	r2, [r3, #0]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	200004bc 	.word	0x200004bc
 8001858:	200003f4 	.word	0x200003f4
 800185c:	51eb851f 	.word	0x51eb851f

08001860 <check_distance_warning>:
void check_distance_warning(float distance,float eff_lower,float eff_upper){
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	ed87 0a03 	vstr	s0, [r7, #12]
 800186a:	edc7 0a02 	vstr	s1, [r7, #8]
 800186e:	ed87 1a01 	vstr	s2, [r7, #4]
    if (distance < eff_lower) {
 8001872:	ed97 7a03 	vldr	s14, [r7, #12]
 8001876:	edd7 7a02 	vldr	s15, [r7, #8]
 800187a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800187e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001882:	d50a      	bpl.n	800189a <check_distance_warning+0x3a>
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // turn led on
 8001884:	2201      	movs	r2, #1
 8001886:	2101      	movs	r1, #1
 8001888:	4815      	ldr	r0, [pc, #84]	@ (80018e0 <check_distance_warning+0x80>)
 800188a:	f001 fe17 	bl	80034bc <HAL_GPIO_WritePin>
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // turn buzzer off
 800188e:	2200      	movs	r2, #0
 8001890:	2102      	movs	r1, #2
 8001892:	4813      	ldr	r0, [pc, #76]	@ (80018e0 <check_distance_warning+0x80>)
 8001894:	f001 fe12 	bl	80034bc <HAL_GPIO_WritePin>
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // turn buzzer on
    } else {
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // turn led off
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // turn buzzer off
    }
}
 8001898:	e01d      	b.n	80018d6 <check_distance_warning+0x76>
    } else if (distance > eff_upper) {
 800189a:	ed97 7a03 	vldr	s14, [r7, #12]
 800189e:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018aa:	dd0a      	ble.n	80018c2 <check_distance_warning+0x62>
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // turn led off
 80018ac:	2200      	movs	r2, #0
 80018ae:	2101      	movs	r1, #1
 80018b0:	480b      	ldr	r0, [pc, #44]	@ (80018e0 <check_distance_warning+0x80>)
 80018b2:	f001 fe03 	bl	80034bc <HAL_GPIO_WritePin>
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // turn buzzer on
 80018b6:	2201      	movs	r2, #1
 80018b8:	2102      	movs	r1, #2
 80018ba:	4809      	ldr	r0, [pc, #36]	@ (80018e0 <check_distance_warning+0x80>)
 80018bc:	f001 fdfe 	bl	80034bc <HAL_GPIO_WritePin>
}
 80018c0:	e009      	b.n	80018d6 <check_distance_warning+0x76>
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // turn led off
 80018c2:	2200      	movs	r2, #0
 80018c4:	2101      	movs	r1, #1
 80018c6:	4806      	ldr	r0, [pc, #24]	@ (80018e0 <check_distance_warning+0x80>)
 80018c8:	f001 fdf8 	bl	80034bc <HAL_GPIO_WritePin>
  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // turn buzzer off
 80018cc:	2200      	movs	r2, #0
 80018ce:	2102      	movs	r1, #2
 80018d0:	4803      	ldr	r0, [pc, #12]	@ (80018e0 <check_distance_warning+0x80>)
 80018d2:	f001 fdf3 	bl	80034bc <HAL_GPIO_WritePin>
}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40020400 	.word	0x40020400

080018e4 <read_potentiometer>:

uint32_t read_potentiometer() {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80018ea:	480a      	ldr	r0, [pc, #40]	@ (8001914 <read_potentiometer+0x30>)
 80018ec:	f000 feca 	bl	8002684 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80018f0:	f04f 31ff 	mov.w	r1, #4294967295
 80018f4:	4807      	ldr	r0, [pc, #28]	@ (8001914 <read_potentiometer+0x30>)
 80018f6:	f000 ffca 	bl	800288e <HAL_ADC_PollForConversion>
    uint32_t adc_val = HAL_ADC_GetValue(&hadc1);
 80018fa:	4806      	ldr	r0, [pc, #24]	@ (8001914 <read_potentiometer+0x30>)
 80018fc:	f001 f852 	bl	80029a4 <HAL_ADC_GetValue>
 8001900:	6078      	str	r0, [r7, #4]
    HAL_ADC_Stop(&hadc1);
 8001902:	4804      	ldr	r0, [pc, #16]	@ (8001914 <read_potentiometer+0x30>)
 8001904:	f000 ff90 	bl	8002828 <HAL_ADC_Stop>
    return adc_val;
 8001908:	687b      	ldr	r3, [r7, #4]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000280 	.word	0x20000280

08001918 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a08      	ldr	r2, [pc, #32]	@ (8001948 <HAL_UART_RxCpltCallback+0x30>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d10a      	bne.n	8001940 <HAL_UART_RxCpltCallback+0x28>
    {
        // DEBUG: uncomment for trace output
        // printf("RX: 0x%02X\r\n", rx_byte);

        // feed the received byte to the HDLC state machine
        hdlc_process_rx_byte(rx_byte, 0);
 800192a:	4b08      	ldr	r3, [pc, #32]	@ (800194c <HAL_UART_RxCpltCallback+0x34>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fd13 	bl	800135c <hdlc_process_rx_byte>

        // restart receive for next byte
        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8001936:	2201      	movs	r2, #1
 8001938:	4904      	ldr	r1, [pc, #16]	@ (800194c <HAL_UART_RxCpltCallback+0x34>)
 800193a:	4805      	ldr	r0, [pc, #20]	@ (8001950 <HAL_UART_RxCpltCallback+0x38>)
 800193c:	f003 ff59 	bl	80057f2 <HAL_UART_Receive_IT>
    }
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40004400 	.word	0x40004400
 800194c:	200004cc 	.word	0x200004cc
 8001950:	200003ac 	.word	0x200003ac

08001954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001954:	b5b0      	push	{r4, r5, r7, lr}
 8001956:	b088      	sub	sp, #32
 8001958:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800195a:	f000 fdb9 	bl	80024d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800195e:	f000 f91d 	bl	8001b9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001962:	f000 facd 	bl	8001f00 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001966:	f000 fa07 	bl	8001d78 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800196a:	f000 fa9f 	bl	8001eac <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800196e:	f000 fa4f 	bl	8001e10 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001972:	f000 f9d3 	bl	8001d1c <MX_I2C1_Init>
  MX_ADC1_Init();
 8001976:	f000 f97f 	bl	8001c78 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);   // start TIM2 once
 800197a:	4873      	ldr	r0, [pc, #460]	@ (8001b48 <main+0x1f4>)
 800197c:	f003 f9d6 	bl	8004d2c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001980:	4872      	ldr	r0, [pc, #456]	@ (8001b4c <main+0x1f8>)
 8001982:	f003 fa3b 	bl	8004dfc <HAL_TIM_Base_Start_IT>
  hdlc_init();
 8001986:	f7ff fcdb 	bl	8001340 <hdlc_init>
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800198a:	2201      	movs	r2, #1
 800198c:	4970      	ldr	r1, [pc, #448]	@ (8001b50 <main+0x1fc>)
 800198e:	4871      	ldr	r0, [pc, #452]	@ (8001b54 <main+0x200>)
 8001990:	f003 ff2f 	bl	80057f2 <HAL_UART_Receive_IT>

  lcd_init();
 8001994:	f7ff fe32 	bl	80015fc <lcd_init>
  HAL_Delay(50);
 8001998:	2032      	movs	r0, #50	@ 0x32
 800199a:	f000 fe0b 	bl	80025b4 <HAL_Delay>
  if (HAL_I2C_IsDeviceReady(&hi2c1, LCD_ADDR, 2, 100) == HAL_OK)
 800199e:	2364      	movs	r3, #100	@ 0x64
 80019a0:	2202      	movs	r2, #2
 80019a2:	214e      	movs	r1, #78	@ 0x4e
 80019a4:	486c      	ldr	r0, [pc, #432]	@ (8001b58 <main+0x204>)
 80019a6:	f001 ffff 	bl	80039a8 <HAL_I2C_IsDeviceReady>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d104      	bne.n	80019ba <main+0x66>
      printf("LCD found at 0x%02X\r\n", LCD_ADDR >> 1);
 80019b0:	2127      	movs	r1, #39	@ 0x27
 80019b2:	486a      	ldr	r0, [pc, #424]	@ (8001b5c <main+0x208>)
 80019b4:	f005 fdd4 	bl	8007560 <iprintf>
 80019b8:	e002      	b.n	80019c0 <main+0x6c>
  else
      printf("LCD not responding!\r\n");
 80019ba:	4869      	ldr	r0, [pc, #420]	@ (8001b60 <main+0x20c>)
 80019bc:	f005 fe38 	bl	8007630 <puts>
  lcd_put_cur(0, 0);
 80019c0:	2100      	movs	r1, #0
 80019c2:	2000      	movs	r0, #0
 80019c4:	f7ff fdfa 	bl	80015bc <lcd_put_cur>
  lcd_send_string("init");
 80019c8:	4866      	ldr	r0, [pc, #408]	@ (8001b64 <main+0x210>)
 80019ca:	f7ff fe45 	bl	8001658 <lcd_send_string>
  lcd_put_cur(1, 0);
 80019ce:	2100      	movs	r1, #0
 80019d0:	2001      	movs	r0, #1
 80019d2:	f7ff fdf3 	bl	80015bc <lcd_put_cur>
  lcd_send_string("lcd");
 80019d6:	4864      	ldr	r0, [pc, #400]	@ (8001b68 <main+0x214>)
 80019d8:	f7ff fe3e 	bl	8001658 <lcd_send_string>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char buf[16];
  sprintf(buf, "UL:%.1f LL:%.1f", upper_limit, lower_limit);
 80019dc:	4b63      	ldr	r3, [pc, #396]	@ (8001b6c <main+0x218>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdd1 	bl	8000588 <__aeabi_f2d>
 80019e6:	4604      	mov	r4, r0
 80019e8:	460d      	mov	r5, r1
 80019ea:	4b61      	ldr	r3, [pc, #388]	@ (8001b70 <main+0x21c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fdca 	bl	8000588 <__aeabi_f2d>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4638      	mov	r0, r7
 80019fa:	e9cd 2300 	strd	r2, r3, [sp]
 80019fe:	4622      	mov	r2, r4
 8001a00:	462b      	mov	r3, r5
 8001a02:	495c      	ldr	r1, [pc, #368]	@ (8001b74 <main+0x220>)
 8001a04:	f005 fe1c 	bl	8007640 <siprintf>
  lcd_clear();
 8001a08:	f7ff fdce 	bl	80015a8 <lcd_clear>
  lcd_put_cur(0, 0);
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f7ff fdd4 	bl	80015bc <lcd_put_cur>
  lcd_send_string(buf);
 8001a14:	463b      	mov	r3, r7
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fe1e 	bl	8001658 <lcd_send_string>
  One-waydistance=(Time)/58.3
  One-waydistance=(Time)/58
  */
  while (1)
  {
      uint32_t time = read_ultrasonic();
 8001a1c:	f7ff feb8 	bl	8001790 <read_ultrasonic>
 8001a20:	6178      	str	r0, [r7, #20]
      distance = (float)time / 58.0;
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a2c:	eddf 6a52 	vldr	s13, [pc, #328]	@ 8001b78 <main+0x224>
 8001a30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a34:	4b51      	ldr	r3, [pc, #324]	@ (8001b7c <main+0x228>)
 8001a36:	edc3 7a00 	vstr	s15, [r3]
      store_distance(distance); // store in circular buffer
 8001a3a:	4b50      	ldr	r3, [pc, #320]	@ (8001b7c <main+0x228>)
 8001a3c:	edd3 7a00 	vldr	s15, [r3]
 8001a40:	eeb0 0a67 	vmov.f32	s0, s15
 8001a44:	f7ff fee4 	bl	8001810 <store_distance>

      //Compute scaling factor in real-time
      uint32_t adc_val = read_potentiometer();
 8001a48:	f7ff ff4c 	bl	80018e4 <read_potentiometer>
 8001a4c:	6138      	str	r0, [r7, #16]
      scaling_factor = (3.3f * adc_val) / 4095.0f;
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	ee07 3a90 	vmov	s15, r3
 8001a54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a58:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001b80 <main+0x22c>
 8001a5c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a60:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8001b84 <main+0x230>
 8001a64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a68:	4b47      	ldr	r3, [pc, #284]	@ (8001b88 <main+0x234>)
 8001a6a:	edc3 7a00 	vstr	s15, [r3]

      eff_lower = lower_limit * scaling_factor;
 8001a6e:	4b40      	ldr	r3, [pc, #256]	@ (8001b70 <main+0x21c>)
 8001a70:	ed93 7a00 	vldr	s14, [r3]
 8001a74:	4b44      	ldr	r3, [pc, #272]	@ (8001b88 <main+0x234>)
 8001a76:	edd3 7a00 	vldr	s15, [r3]
 8001a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7e:	4b43      	ldr	r3, [pc, #268]	@ (8001b8c <main+0x238>)
 8001a80:	edc3 7a00 	vstr	s15, [r3]
      eff_upper = upper_limit * scaling_factor;
 8001a84:	4b39      	ldr	r3, [pc, #228]	@ (8001b6c <main+0x218>)
 8001a86:	ed93 7a00 	vldr	s14, [r3]
 8001a8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b88 <main+0x234>)
 8001a8c:	edd3 7a00 	vldr	s15, [r3]
 8001a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a94:	4b3e      	ldr	r3, [pc, #248]	@ (8001b90 <main+0x23c>)
 8001a96:	edc3 7a00 	vstr	s15, [r3]

      check_distance_warning(distance, eff_lower, eff_upper);
 8001a9a:	4b38      	ldr	r3, [pc, #224]	@ (8001b7c <main+0x228>)
 8001a9c:	edd3 7a00 	vldr	s15, [r3]
 8001aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8001b8c <main+0x238>)
 8001aa2:	ed93 7a00 	vldr	s14, [r3]
 8001aa6:	4b3a      	ldr	r3, [pc, #232]	@ (8001b90 <main+0x23c>)
 8001aa8:	edd3 6a00 	vldr	s13, [r3]
 8001aac:	eeb0 1a66 	vmov.f32	s2, s13
 8001ab0:	eef0 0a47 	vmov.f32	s1, s14
 8001ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab8:	f7ff fed2 	bl	8001860 <check_distance_warning>

      // Update LCD with scaled limits on row 0
      lcd_put_cur(0, 0);
 8001abc:	2100      	movs	r1, #0
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f7ff fd7c 	bl	80015bc <lcd_put_cur>
      sprintf(buf, "UL:%.1f LL:%.1f", eff_upper, eff_lower);
 8001ac4:	4b32      	ldr	r3, [pc, #200]	@ (8001b90 <main+0x23c>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fd5d 	bl	8000588 <__aeabi_f2d>
 8001ace:	4604      	mov	r4, r0
 8001ad0:	460d      	mov	r5, r1
 8001ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b8c <main+0x238>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fd56 	bl	8000588 <__aeabi_f2d>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4638      	mov	r0, r7
 8001ae2:	e9cd 2300 	strd	r2, r3, [sp]
 8001ae6:	4622      	mov	r2, r4
 8001ae8:	462b      	mov	r3, r5
 8001aea:	4922      	ldr	r1, [pc, #136]	@ (8001b74 <main+0x220>)
 8001aec:	f005 fda8 	bl	8007640 <siprintf>
      lcd_send_string(buf);
 8001af0:	463b      	mov	r3, r7
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff fdb0 	bl	8001658 <lcd_send_string>

      lcd_put_cur(1, 0);
 8001af8:	2100      	movs	r1, #0
 8001afa:	2001      	movs	r0, #1
 8001afc:	f7ff fd5e 	bl	80015bc <lcd_put_cur>
      sprintf(buf, "S:%.1f Dis:%.1f", scaling_factor, distance);
 8001b00:	4b21      	ldr	r3, [pc, #132]	@ (8001b88 <main+0x234>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe fd3f 	bl	8000588 <__aeabi_f2d>
 8001b0a:	4604      	mov	r4, r0
 8001b0c:	460d      	mov	r5, r1
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b7c <main+0x228>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7fe fd38 	bl	8000588 <__aeabi_f2d>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4638      	mov	r0, r7
 8001b1e:	e9cd 2300 	strd	r2, r3, [sp]
 8001b22:	4622      	mov	r2, r4
 8001b24:	462b      	mov	r3, r5
 8001b26:	491b      	ldr	r1, [pc, #108]	@ (8001b94 <main+0x240>)
 8001b28:	f005 fd8a 	bl	8007640 <siprintf>
      lcd_send_string(buf);
 8001b2c:	463b      	mov	r3, r7
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fd92 	bl	8001658 <lcd_send_string>

      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001b34:	2120      	movs	r1, #32
 8001b36:	4818      	ldr	r0, [pc, #96]	@ (8001b98 <main+0x244>)
 8001b38:	f001 fcd9 	bl	80034ee <HAL_GPIO_TogglePin>
      HAL_Delay(500);
 8001b3c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b40:	f000 fd38 	bl	80025b4 <HAL_Delay>
  {
 8001b44:	bf00      	nop
 8001b46:	e769      	b.n	8001a1c <main+0xc8>
 8001b48:	2000031c 	.word	0x2000031c
 8001b4c:	20000364 	.word	0x20000364
 8001b50:	200004cc 	.word	0x200004cc
 8001b54:	200003ac 	.word	0x200003ac
 8001b58:	200002c8 	.word	0x200002c8
 8001b5c:	0800aef8 	.word	0x0800aef8
 8001b60:	0800af10 	.word	0x0800af10
 8001b64:	0800af28 	.word	0x0800af28
 8001b68:	0800af30 	.word	0x0800af30
 8001b6c:	20000004 	.word	0x20000004
 8001b70:	20000000 	.word	0x20000000
 8001b74:	0800af34 	.word	0x0800af34
 8001b78:	42680000 	.word	0x42680000
 8001b7c:	200004c8 	.word	0x200004c8
 8001b80:	40533333 	.word	0x40533333
 8001b84:	457ff000 	.word	0x457ff000
 8001b88:	20000008 	.word	0x20000008
 8001b8c:	200004c0 	.word	0x200004c0
 8001b90:	200004c4 	.word	0x200004c4
 8001b94:	0800af44 	.word	0x0800af44
 8001b98:	40020000 	.word	0x40020000

08001b9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b094      	sub	sp, #80	@ 0x50
 8001ba0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ba2:	f107 031c 	add.w	r3, r7, #28
 8001ba6:	2234      	movs	r2, #52	@ 0x34
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f005 fe42 	bl	8007834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb0:	f107 0308 	add.w	r3, r7, #8
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c70 <SystemClock_Config+0xd4>)
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc8:	4a29      	ldr	r2, [pc, #164]	@ (8001c70 <SystemClock_Config+0xd4>)
 8001bca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bce:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd0:	4b27      	ldr	r3, [pc, #156]	@ (8001c70 <SystemClock_Config+0xd4>)
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001bdc:	2300      	movs	r3, #0
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	4b24      	ldr	r3, [pc, #144]	@ (8001c74 <SystemClock_Config+0xd8>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001be8:	4a22      	ldr	r2, [pc, #136]	@ (8001c74 <SystemClock_Config+0xd8>)
 8001bea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bee:	6013      	str	r3, [r2, #0]
 8001bf0:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <SystemClock_Config+0xd8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bf8:	603b      	str	r3, [r7, #0]
 8001bfa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c00:	2301      	movs	r3, #1
 8001c02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c04:	2310      	movs	r3, #16
 8001c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001c10:	2310      	movs	r3, #16
 8001c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c14:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001c18:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c22:	2302      	movs	r3, #2
 8001c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c26:	f107 031c 	add.w	r3, r7, #28
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f002 fd90 	bl	8004750 <HAL_RCC_OscConfig>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001c36:	f000 f9db 	bl	8001ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c3a:	230f      	movs	r3, #15
 8001c3c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c50:	f107 0308 	add.w	r3, r7, #8
 8001c54:	2102      	movs	r1, #2
 8001c56:	4618      	mov	r0, r3
 8001c58:	f002 fa30 	bl	80040bc <HAL_RCC_ClockConfig>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001c62:	f000 f9c5 	bl	8001ff0 <Error_Handler>
  }
}
 8001c66:	bf00      	nop
 8001c68:	3750      	adds	r7, #80	@ 0x50
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40007000 	.word	0x40007000

08001c78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c7e:	463b      	mov	r3, r7
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c8a:	4b21      	ldr	r3, [pc, #132]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001c8c:	4a21      	ldr	r2, [pc, #132]	@ (8001d14 <MX_ADC1_Init+0x9c>)
 8001c8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c90:	4b1f      	ldr	r3, [pc, #124]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001c92:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c96:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c98:	4b1d      	ldr	r3, [pc, #116]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001caa:	4b19      	ldr	r3, [pc, #100]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cb2:	4b17      	ldr	r3, [pc, #92]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cb8:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cba:	4a17      	ldr	r2, [pc, #92]	@ (8001d18 <MX_ADC1_Init+0xa0>)
 8001cbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cbe:	4b14      	ldr	r3, [pc, #80]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001cc4:	4b12      	ldr	r3, [pc, #72]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cca:	4b11      	ldr	r3, [pc, #68]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cd8:	480d      	ldr	r0, [pc, #52]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cda:	f000 fc8f 	bl	80025fc <HAL_ADC_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001ce4:	f000 f984 	bl	8001ff0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001cec:	2301      	movs	r3, #1
 8001cee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cf4:	463b      	mov	r3, r7
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	@ (8001d10 <MX_ADC1_Init+0x98>)
 8001cfa:	f000 fe61 	bl	80029c0 <HAL_ADC_ConfigChannel>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001d04:	f000 f974 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3710      	adds	r7, #16
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000280 	.word	0x20000280
 8001d14:	40012000 	.word	0x40012000
 8001d18:	0f000001 	.word	0x0f000001

08001d1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d20:	4b12      	ldr	r3, [pc, #72]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d22:	4a13      	ldr	r2, [pc, #76]	@ (8001d70 <MX_I2C1_Init+0x54>)
 8001d24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d26:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d28:	4a12      	ldr	r2, [pc, #72]	@ (8001d74 <MX_I2C1_Init+0x58>)
 8001d2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d32:	4b0e      	ldr	r3, [pc, #56]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d38:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d40:	4b0a      	ldr	r3, [pc, #40]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d46:	4b09      	ldr	r3, [pc, #36]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d4c:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d58:	4804      	ldr	r0, [pc, #16]	@ (8001d6c <MX_I2C1_Init+0x50>)
 8001d5a:	f001 fbe3 	bl	8003524 <HAL_I2C_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d64:	f000 f944 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	200002c8 	.word	0x200002c8
 8001d70:	40005400 	.word	0x40005400
 8001d74:	000186a0 	.word	0x000186a0

08001d78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b086      	sub	sp, #24
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d7e:	f107 0308 	add.w	r3, r7, #8
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	609a      	str	r2, [r3, #8]
 8001d8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8c:	463b      	mov	r3, r7
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d94:	4b1d      	ldr	r3, [pc, #116]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001d96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001d9e:	2253      	movs	r2, #83	@ 0x53
 8001da0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001da8:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001daa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001db0:	4b16      	ldr	r3, [pc, #88]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db6:	4b15      	ldr	r3, [pc, #84]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dbc:	4813      	ldr	r0, [pc, #76]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001dbe:	f002 ff65 	bl	8004c8c <HAL_TIM_Base_Init>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001dc8:	f000 f912 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	480c      	ldr	r0, [pc, #48]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001dda:	f003 f96f 	bl	80050bc <HAL_TIM_ConfigClockSource>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001de4:	f000 f904 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de8:	2300      	movs	r3, #0
 8001dea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dec:	2300      	movs	r3, #0
 8001dee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001df0:	463b      	mov	r3, r7
 8001df2:	4619      	mov	r1, r3
 8001df4:	4805      	ldr	r0, [pc, #20]	@ (8001e0c <MX_TIM2_Init+0x94>)
 8001df6:	f003 fb91 	bl	800551c <HAL_TIMEx_MasterConfigSynchronization>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001e00:	f000 f8f6 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e04:	bf00      	nop
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	2000031c 	.word	0x2000031c

08001e10 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e16:	f107 0308 	add.w	r3, r7, #8
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e24:	463b      	mov	r3, r7
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea8 <MX_TIM3_Init+0x98>)
 8001e30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8001e32:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e34:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001e38:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8001e40:	4b18      	ldr	r3, [pc, #96]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e42:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001e46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e48:	4b16      	ldr	r3, [pc, #88]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e54:	4813      	ldr	r0, [pc, #76]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e56:	f002 ff19 	bl	8004c8c <HAL_TIM_Base_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001e60:	f000 f8c6 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e6a:	f107 0308 	add.w	r3, r7, #8
 8001e6e:	4619      	mov	r1, r3
 8001e70:	480c      	ldr	r0, [pc, #48]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e72:	f003 f923 	bl	80050bc <HAL_TIM_ConfigClockSource>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001e7c:	f000 f8b8 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e80:	2300      	movs	r3, #0
 8001e82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4805      	ldr	r0, [pc, #20]	@ (8001ea4 <MX_TIM3_Init+0x94>)
 8001e8e:	f003 fb45 	bl	800551c <HAL_TIMEx_MasterConfigSynchronization>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001e98:	f000 f8aa 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001e9c:	bf00      	nop
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20000364 	.word	0x20000364
 8001ea8:	40000400 	.word	0x40000400

08001eac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	@ (8001efc <MX_USART2_UART_Init+0x50>)
 8001eb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eb6:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001eb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ebc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ed0:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ed2:	220c      	movs	r2, #12
 8001ed4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed6:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ee2:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <MX_USART2_UART_Init+0x4c>)
 8001ee4:	f003 fbaa 	bl	800563c <HAL_UART_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001eee:	f000 f87f 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	200003ac 	.word	0x200003ac
 8001efc:	40004400 	.word	0x40004400

08001f00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	f107 030c 	add.w	r3, r7, #12
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
 8001f14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	4b32      	ldr	r3, [pc, #200]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	4a31      	ldr	r2, [pc, #196]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f26:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a2a      	ldr	r2, [pc, #168]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b28      	ldr	r3, [pc, #160]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	607b      	str	r3, [r7, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	603b      	str	r3, [r7, #0]
 8001f52:	4b24      	ldr	r3, [pc, #144]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a23      	ldr	r2, [pc, #140]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b21      	ldr	r3, [pc, #132]	@ (8001fe4 <MX_GPIO_Init+0xe4>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	603b      	str	r3, [r7, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2120      	movs	r1, #32
 8001f6e:	481e      	ldr	r0, [pc, #120]	@ (8001fe8 <MX_GPIO_Init+0xe8>)
 8001f70:	f001 faa4 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001f74:	2200      	movs	r2, #0
 8001f76:	2103      	movs	r1, #3
 8001f78:	481c      	ldr	r0, [pc, #112]	@ (8001fec <MX_GPIO_Init+0xec>)
 8001f7a:	f001 fa9f 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f84:	4818      	ldr	r0, [pc, #96]	@ (8001fe8 <MX_GPIO_Init+0xe8>)
 8001f86:	f001 fa99 	bl	80034bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 8001f8a:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001f8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f90:	2301      	movs	r3, #1
 8001f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f9c:	f107 030c 	add.w	r3, r7, #12
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4811      	ldr	r0, [pc, #68]	@ (8001fe8 <MX_GPIO_Init+0xe8>)
 8001fa4:	f001 f8de 	bl	8003164 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fac:	2301      	movs	r3, #1
 8001fae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb8:	f107 030c 	add.w	r3, r7, #12
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	480b      	ldr	r0, [pc, #44]	@ (8001fec <MX_GPIO_Init+0xec>)
 8001fc0:	f001 f8d0 	bl	8003164 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fc4:	2340      	movs	r3, #64	@ 0x40
 8001fc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd0:	f107 030c 	add.w	r3, r7, #12
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4805      	ldr	r0, [pc, #20]	@ (8001fec <MX_GPIO_Init+0xec>)
 8001fd8:	f001 f8c4 	bl	8003164 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001fdc:	bf00      	nop
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40020000 	.word	0x40020000
 8001fec:	40020400 	.word	0x40020400

08001ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ff4:	b672      	cpsid	i
}
 8001ff6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ff8:	bf00      	nop
 8001ffa:	e7fd      	b.n	8001ff8 <Error_Handler+0x8>

08001ffc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
 8002006:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <HAL_MspInit+0x4c>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200a:	4a0f      	ldr	r2, [pc, #60]	@ (8002048 <HAL_MspInit+0x4c>)
 800200c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002010:	6453      	str	r3, [r2, #68]	@ 0x44
 8002012:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <HAL_MspInit+0x4c>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002016:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	603b      	str	r3, [r7, #0]
 8002022:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <HAL_MspInit+0x4c>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	4a08      	ldr	r2, [pc, #32]	@ (8002048 <HAL_MspInit+0x4c>)
 8002028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800202c:	6413      	str	r3, [r2, #64]	@ 0x40
 800202e:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <HAL_MspInit+0x4c>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800203a:	2007      	movs	r0, #7
 800203c:	f000 ffbe 	bl	8002fbc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40023800 	.word	0x40023800

0800204c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	@ 0x28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a17      	ldr	r2, [pc, #92]	@ (80020c8 <HAL_ADC_MspInit+0x7c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d127      	bne.n	80020be <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	613b      	str	r3, [r7, #16]
 8002072:	4b16      	ldr	r3, [pc, #88]	@ (80020cc <HAL_ADC_MspInit+0x80>)
 8002074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002076:	4a15      	ldr	r2, [pc, #84]	@ (80020cc <HAL_ADC_MspInit+0x80>)
 8002078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207c:	6453      	str	r3, [r2, #68]	@ 0x44
 800207e:	4b13      	ldr	r3, [pc, #76]	@ (80020cc <HAL_ADC_MspInit+0x80>)
 8002080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002086:	613b      	str	r3, [r7, #16]
 8002088:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	4b0f      	ldr	r3, [pc, #60]	@ (80020cc <HAL_ADC_MspInit+0x80>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	4a0e      	ldr	r2, [pc, #56]	@ (80020cc <HAL_ADC_MspInit+0x80>)
 8002094:	f043 0301 	orr.w	r3, r3, #1
 8002098:	6313      	str	r3, [r2, #48]	@ 0x30
 800209a:	4b0c      	ldr	r3, [pc, #48]	@ (80020cc <HAL_ADC_MspInit+0x80>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020a6:	2301      	movs	r3, #1
 80020a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020aa:	2303      	movs	r3, #3
 80020ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	4805      	ldr	r0, [pc, #20]	@ (80020d0 <HAL_ADC_MspInit+0x84>)
 80020ba:	f001 f853 	bl	8003164 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020be:	bf00      	nop
 80020c0:	3728      	adds	r7, #40	@ 0x28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40012000 	.word	0x40012000
 80020cc:	40023800 	.word	0x40023800
 80020d0:	40020000 	.word	0x40020000

080020d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08a      	sub	sp, #40	@ 0x28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a19      	ldr	r2, [pc, #100]	@ (8002158 <HAL_I2C_MspInit+0x84>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d12c      	bne.n	8002150 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	4b18      	ldr	r3, [pc, #96]	@ (800215c <HAL_I2C_MspInit+0x88>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	4a17      	ldr	r2, [pc, #92]	@ (800215c <HAL_I2C_MspInit+0x88>)
 8002100:	f043 0302 	orr.w	r3, r3, #2
 8002104:	6313      	str	r3, [r2, #48]	@ 0x30
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <HAL_I2C_MspInit+0x88>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002112:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002118:	2312      	movs	r3, #18
 800211a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800211c:	2301      	movs	r3, #1
 800211e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002120:	2303      	movs	r3, #3
 8002122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002124:	2304      	movs	r3, #4
 8002126:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	4619      	mov	r1, r3
 800212e:	480c      	ldr	r0, [pc, #48]	@ (8002160 <HAL_I2C_MspInit+0x8c>)
 8002130:	f001 f818 	bl	8003164 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002134:	2300      	movs	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	4b08      	ldr	r3, [pc, #32]	@ (800215c <HAL_I2C_MspInit+0x88>)
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	4a07      	ldr	r2, [pc, #28]	@ (800215c <HAL_I2C_MspInit+0x88>)
 800213e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002142:	6413      	str	r3, [r2, #64]	@ 0x40
 8002144:	4b05      	ldr	r3, [pc, #20]	@ (800215c <HAL_I2C_MspInit+0x88>)
 8002146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002148:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002150:	bf00      	nop
 8002152:	3728      	adds	r7, #40	@ 0x28
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40005400 	.word	0x40005400
 800215c:	40023800 	.word	0x40023800
 8002160:	40020400 	.word	0x40020400

08002164 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002174:	d10e      	bne.n	8002194 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	4a15      	ldr	r2, [pc, #84]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	6413      	str	r3, [r2, #64]	@ 0x40
 8002186:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002192:	e01a      	b.n	80021ca <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a0f      	ldr	r2, [pc, #60]	@ (80021d8 <HAL_TIM_Base_MspInit+0x74>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d115      	bne.n	80021ca <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a6:	4a0b      	ldr	r2, [pc, #44]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ae:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	60bb      	str	r3, [r7, #8]
 80021b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	201d      	movs	r0, #29
 80021c0:	f000 ff07 	bl	8002fd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021c4:	201d      	movs	r0, #29
 80021c6:	f000 ff20 	bl	800300a <HAL_NVIC_EnableIRQ>
}
 80021ca:	bf00      	nop
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40000400 	.word	0x40000400

080021dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	@ 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002270 <HAL_UART_MspInit+0x94>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d133      	bne.n	8002266 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b1c      	ldr	r3, [pc, #112]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	4a1b      	ldr	r2, [pc, #108]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002208:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800220c:	6413      	str	r3, [r2, #64]	@ 0x40
 800220e:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	4a14      	ldr	r2, [pc, #80]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6313      	str	r3, [r2, #48]	@ 0x30
 800222a:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <HAL_UART_MspInit+0x98>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002236:	230c      	movs	r3, #12
 8002238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002242:	2303      	movs	r3, #3
 8002244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002246:	2307      	movs	r3, #7
 8002248:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4619      	mov	r1, r3
 8002250:	4809      	ldr	r0, [pc, #36]	@ (8002278 <HAL_UART_MspInit+0x9c>)
 8002252:	f000 ff87 	bl	8003164 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002256:	2200      	movs	r2, #0
 8002258:	2100      	movs	r1, #0
 800225a:	2026      	movs	r0, #38	@ 0x26
 800225c:	f000 feb9 	bl	8002fd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002260:	2026      	movs	r0, #38	@ 0x26
 8002262:	f000 fed2 	bl	800300a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002266:	bf00      	nop
 8002268:	3728      	adds	r7, #40	@ 0x28
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40004400 	.word	0x40004400
 8002274:	40023800 	.word	0x40023800
 8002278:	40020000 	.word	0x40020000

0800227c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <NMI_Handler+0x4>

08002284 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <HardFault_Handler+0x4>

0800228c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002290:	bf00      	nop
 8002292:	e7fd      	b.n	8002290 <MemManage_Handler+0x4>

08002294 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002298:	bf00      	nop
 800229a:	e7fd      	b.n	8002298 <BusFault_Handler+0x4>

0800229c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022a0:	bf00      	nop
 80022a2:	e7fd      	b.n	80022a0 <UsageFault_Handler+0x4>

080022a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022d2:	f000 f94f 	bl	8002574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022e0:	4802      	ldr	r0, [pc, #8]	@ (80022ec <TIM3_IRQHandler+0x10>)
 80022e2:	f002 fdfb 	bl	8004edc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	20000364 	.word	0x20000364

080022f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022f4:	4802      	ldr	r0, [pc, #8]	@ (8002300 <USART2_IRQHandler+0x10>)
 80022f6:	f003 faa1 	bl	800583c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200003ac 	.word	0x200003ac

08002304 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return 1;
 8002308:	2301      	movs	r3, #1
}
 800230a:	4618      	mov	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <_kill>:

int _kill(int pid, int sig)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800231e:	f005 fadb 	bl	80078d8 <__errno>
 8002322:	4603      	mov	r3, r0
 8002324:	2216      	movs	r2, #22
 8002326:	601a      	str	r2, [r3, #0]
  return -1;
 8002328:	f04f 33ff 	mov.w	r3, #4294967295
}
 800232c:	4618      	mov	r0, r3
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <_exit>:

void _exit (int status)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800233c:	f04f 31ff 	mov.w	r1, #4294967295
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f7ff ffe7 	bl	8002314 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002346:	bf00      	nop
 8002348:	e7fd      	b.n	8002346 <_exit+0x12>

0800234a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	e00a      	b.n	8002372 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800235c:	f3af 8000 	nop.w
 8002360:	4601      	mov	r1, r0
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	60ba      	str	r2, [r7, #8]
 8002368:	b2ca      	uxtb	r2, r1
 800236a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	3301      	adds	r3, #1
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	429a      	cmp	r2, r3
 8002378:	dbf0      	blt.n	800235c <_read+0x12>
  }

  return len;
 800237a:	687b      	ldr	r3, [r7, #4]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800238c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002390:	4618      	mov	r0, r3
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023ac:	605a      	str	r2, [r3, #4]
  return 0;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_isatty>:

int _isatty(int file)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023c4:	2301      	movs	r3, #1
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <_sbrk+0x5c>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <_sbrk+0x60>)
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002400:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002408:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <_sbrk+0x64>)
 800240a:	4a12      	ldr	r2, [pc, #72]	@ (8002454 <_sbrk+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240e:	4b10      	ldr	r3, [pc, #64]	@ (8002450 <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d207      	bcs.n	800242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800241c:	f005 fa5c 	bl	80078d8 <__errno>
 8002420:	4603      	mov	r3, r0
 8002422:	220c      	movs	r2, #12
 8002424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e009      	b.n	8002440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800242c:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002432:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	4a05      	ldr	r2, [pc, #20]	@ (8002450 <_sbrk+0x64>)
 800243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20020000 	.word	0x20020000
 800244c:	00000400 	.word	0x00000400
 8002450:	200004d0 	.word	0x200004d0
 8002454:	20000628 	.word	0x20000628

08002458 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800245c:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <SystemInit+0x20>)
 800245e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002462:	4a05      	ldr	r2, [pc, #20]	@ (8002478 <SystemInit+0x20>)
 8002464:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002468:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800247c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002480:	f7ff ffea 	bl	8002458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002484:	480c      	ldr	r0, [pc, #48]	@ (80024b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002486:	490d      	ldr	r1, [pc, #52]	@ (80024bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002488:	4a0d      	ldr	r2, [pc, #52]	@ (80024c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800248c:	e002      	b.n	8002494 <LoopCopyDataInit>

0800248e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800248e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002492:	3304      	adds	r3, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002498:	d3f9      	bcc.n	800248e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800249c:	4c0a      	ldr	r4, [pc, #40]	@ (80024c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a0:	e001      	b.n	80024a6 <LoopFillZerobss>

080024a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a4:	3204      	adds	r2, #4

080024a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a8:	d3fb      	bcc.n	80024a2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80024aa:	f005 fa1b 	bl	80078e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ae:	f7ff fa51 	bl	8001954 <main>
  bx  lr    
 80024b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024bc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80024c0:	0800b5a4 	.word	0x0800b5a4
  ldr r2, =_sbss
 80024c4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80024c8:	20000624 	.word	0x20000624

080024cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024cc:	e7fe      	b.n	80024cc <ADC_IRQHandler>
	...

080024d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002510 <HAL_Init+0x40>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002510 <HAL_Init+0x40>)
 80024da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <HAL_Init+0x40>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002510 <HAL_Init+0x40>)
 80024e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024ec:	4b08      	ldr	r3, [pc, #32]	@ (8002510 <HAL_Init+0x40>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a07      	ldr	r2, [pc, #28]	@ (8002510 <HAL_Init+0x40>)
 80024f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f8:	2003      	movs	r0, #3
 80024fa:	f000 fd5f 	bl	8002fbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024fe:	2000      	movs	r0, #0
 8002500:	f000 f808 	bl	8002514 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002504:	f7ff fd7a 	bl	8001ffc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40023c00 	.word	0x40023c00

08002514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800251c:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <HAL_InitTick+0x54>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b12      	ldr	r3, [pc, #72]	@ (800256c <HAL_InitTick+0x58>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	4619      	mov	r1, r3
 8002526:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800252a:	fbb3 f3f1 	udiv	r3, r3, r1
 800252e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002532:	4618      	mov	r0, r3
 8002534:	f000 fd77 	bl	8003026 <HAL_SYSTICK_Config>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e00e      	b.n	8002560 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b0f      	cmp	r3, #15
 8002546:	d80a      	bhi.n	800255e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002548:	2200      	movs	r2, #0
 800254a:	6879      	ldr	r1, [r7, #4]
 800254c:	f04f 30ff 	mov.w	r0, #4294967295
 8002550:	f000 fd3f 	bl	8002fd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002554:	4a06      	ldr	r2, [pc, #24]	@ (8002570 <HAL_InitTick+0x5c>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800255a:	2300      	movs	r3, #0
 800255c:	e000      	b.n	8002560 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
}
 8002560:	4618      	mov	r0, r3
 8002562:	3708      	adds	r7, #8
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	2000000c 	.word	0x2000000c
 800256c:	20000014 	.word	0x20000014
 8002570:	20000010 	.word	0x20000010

08002574 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002578:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <HAL_IncTick+0x20>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	461a      	mov	r2, r3
 800257e:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <HAL_IncTick+0x24>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4413      	add	r3, r2
 8002584:	4a04      	ldr	r2, [pc, #16]	@ (8002598 <HAL_IncTick+0x24>)
 8002586:	6013      	str	r3, [r2, #0]
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	20000014 	.word	0x20000014
 8002598:	200004d4 	.word	0x200004d4

0800259c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return uwTick;
 80025a0:	4b03      	ldr	r3, [pc, #12]	@ (80025b0 <HAL_GetTick+0x14>)
 80025a2:	681b      	ldr	r3, [r3, #0]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	200004d4 	.word	0x200004d4

080025b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025bc:	f7ff ffee 	bl	800259c <HAL_GetTick>
 80025c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025cc:	d005      	beq.n	80025da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ce:	4b0a      	ldr	r3, [pc, #40]	@ (80025f8 <HAL_Delay+0x44>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025da:	bf00      	nop
 80025dc:	f7ff ffde 	bl	800259c <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d8f7      	bhi.n	80025dc <HAL_Delay+0x28>
  {
  }
}
 80025ec:	bf00      	nop
 80025ee:	bf00      	nop
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000014 	.word	0x20000014

080025fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e033      	b.n	800267a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	d109      	bne.n	800262e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fd16 	bl	800204c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002632:	f003 0310 	and.w	r3, r3, #16
 8002636:	2b00      	cmp	r3, #0
 8002638:	d118      	bne.n	800266c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002642:	f023 0302 	bic.w	r3, r3, #2
 8002646:	f043 0202 	orr.w	r2, r3, #2
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 fae8 	bl	8002c24 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	f023 0303 	bic.w	r3, r3, #3
 8002662:	f043 0201 	orr.w	r2, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	641a      	str	r2, [r3, #64]	@ 0x40
 800266a:	e001      	b.n	8002670 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002678:	7bfb      	ldrb	r3, [r7, #15]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800268c:	2300      	movs	r3, #0
 800268e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_ADC_Start+0x1a>
 800269a:	2302      	movs	r3, #2
 800269c:	e0b2      	b.n	8002804 <HAL_ADC_Start+0x180>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d018      	beq.n	80026e6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689a      	ldr	r2, [r3, #8]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026c4:	4b52      	ldr	r3, [pc, #328]	@ (8002810 <HAL_ADC_Start+0x18c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a52      	ldr	r2, [pc, #328]	@ (8002814 <HAL_ADC_Start+0x190>)
 80026ca:	fba2 2303 	umull	r2, r3, r2, r3
 80026ce:	0c9a      	lsrs	r2, r3, #18
 80026d0:	4613      	mov	r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	4413      	add	r3, r2
 80026d6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80026d8:	e002      	b.n	80026e0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	3b01      	subs	r3, #1
 80026de:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f9      	bne.n	80026da <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d17a      	bne.n	80027ea <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80026fc:	f023 0301 	bic.w	r3, r3, #1
 8002700:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002712:	2b00      	cmp	r3, #0
 8002714:	d007      	beq.n	8002726 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800271e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800272e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002732:	d106      	bne.n	8002742 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002738:	f023 0206 	bic.w	r2, r3, #6
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002740:	e002      	b.n	8002748 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002750:	4b31      	ldr	r3, [pc, #196]	@ (8002818 <HAL_ADC_Start+0x194>)
 8002752:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800275c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f003 031f 	and.w	r3, r3, #31
 8002766:	2b00      	cmp	r3, #0
 8002768:	d12a      	bne.n	80027c0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a2b      	ldr	r2, [pc, #172]	@ (800281c <HAL_ADC_Start+0x198>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d015      	beq.n	80027a0 <HAL_ADC_Start+0x11c>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a29      	ldr	r2, [pc, #164]	@ (8002820 <HAL_ADC_Start+0x19c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d105      	bne.n	800278a <HAL_ADC_Start+0x106>
 800277e:	4b26      	ldr	r3, [pc, #152]	@ (8002818 <HAL_ADC_Start+0x194>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 031f 	and.w	r3, r3, #31
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00a      	beq.n	80027a0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a25      	ldr	r2, [pc, #148]	@ (8002824 <HAL_ADC_Start+0x1a0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d136      	bne.n	8002802 <HAL_ADC_Start+0x17e>
 8002794:	4b20      	ldr	r3, [pc, #128]	@ (8002818 <HAL_ADC_Start+0x194>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f003 0310 	and.w	r3, r3, #16
 800279c:	2b00      	cmp	r3, #0
 800279e:	d130      	bne.n	8002802 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d129      	bne.n	8002802 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	e020      	b.n	8002802 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a15      	ldr	r2, [pc, #84]	@ (800281c <HAL_ADC_Start+0x198>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d11b      	bne.n	8002802 <HAL_ADC_Start+0x17e>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d114      	bne.n	8002802 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	e00b      	b.n	8002802 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	f043 0210 	orr.w	r2, r3, #16
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	f043 0201 	orr.w	r2, r3, #1
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	2000000c 	.word	0x2000000c
 8002814:	431bde83 	.word	0x431bde83
 8002818:	40012300 	.word	0x40012300
 800281c:	40012000 	.word	0x40012000
 8002820:	40012100 	.word	0x40012100
 8002824:	40012200 	.word	0x40012200

08002828 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002836:	2b01      	cmp	r3, #1
 8002838:	d101      	bne.n	800283e <HAL_ADC_Stop+0x16>
 800283a:	2302      	movs	r3, #2
 800283c:	e021      	b.n	8002882 <HAL_ADC_Stop+0x5a>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0201 	bic.w	r2, r2, #1
 8002854:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	2b00      	cmp	r3, #0
 8002862:	d109      	bne.n	8002878 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002868:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800286c:	f023 0301 	bic.w	r3, r3, #1
 8002870:	f043 0201 	orr.w	r2, r3, #1
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b084      	sub	sp, #16
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
 8002896:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002898:	2300      	movs	r3, #0
 800289a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028aa:	d113      	bne.n	80028d4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80028b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028ba:	d10b      	bne.n	80028d4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c0:	f043 0220 	orr.w	r2, r3, #32
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e063      	b.n	800299c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80028d4:	f7ff fe62 	bl	800259c <HAL_GetTick>
 80028d8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028da:	e021      	b.n	8002920 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e2:	d01d      	beq.n	8002920 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <HAL_ADC_PollForConversion+0x6c>
 80028ea:	f7ff fe57 	bl	800259c <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d212      	bcs.n	8002920 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b02      	cmp	r3, #2
 8002906:	d00b      	beq.n	8002920 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	f043 0204 	orr.w	r2, r3, #4
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e03d      	b.n	800299c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b02      	cmp	r3, #2
 800292c:	d1d6      	bne.n	80028dc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f06f 0212 	mvn.w	r2, #18
 8002936:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d123      	bne.n	800299a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002956:	2b00      	cmp	r3, #0
 8002958:	d11f      	bne.n	800299a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002960:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002964:	2b00      	cmp	r3, #0
 8002966:	d006      	beq.n	8002976 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002972:	2b00      	cmp	r3, #0
 8002974:	d111      	bne.n	800299a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d105      	bne.n	800299a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f043 0201 	orr.w	r2, r3, #1
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x1c>
 80029d8:	2302      	movs	r3, #2
 80029da:	e113      	b.n	8002c04 <HAL_ADC_ConfigChannel+0x244>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b09      	cmp	r3, #9
 80029ea:	d925      	bls.n	8002a38 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68d9      	ldr	r1, [r3, #12]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	461a      	mov	r2, r3
 80029fa:	4613      	mov	r3, r2
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	4413      	add	r3, r2
 8002a00:	3b1e      	subs	r3, #30
 8002a02:	2207      	movs	r2, #7
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43da      	mvns	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	400a      	ands	r2, r1
 8002a10:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68d9      	ldr	r1, [r3, #12]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	4618      	mov	r0, r3
 8002a24:	4603      	mov	r3, r0
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	4403      	add	r3, r0
 8002a2a:	3b1e      	subs	r3, #30
 8002a2c:	409a      	lsls	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	60da      	str	r2, [r3, #12]
 8002a36:	e022      	b.n	8002a7e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6919      	ldr	r1, [r3, #16]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	461a      	mov	r2, r3
 8002a46:	4613      	mov	r3, r2
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	4413      	add	r3, r2
 8002a4c:	2207      	movs	r2, #7
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43da      	mvns	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	400a      	ands	r2, r1
 8002a5a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6919      	ldr	r1, [r3, #16]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	4603      	mov	r3, r0
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	4403      	add	r3, r0
 8002a74:	409a      	lsls	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b06      	cmp	r3, #6
 8002a84:	d824      	bhi.n	8002ad0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	4613      	mov	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	3b05      	subs	r3, #5
 8002a98:	221f      	movs	r2, #31
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	400a      	ands	r2, r1
 8002aa6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	4613      	mov	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	3b05      	subs	r3, #5
 8002ac2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	430a      	orrs	r2, r1
 8002acc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ace:	e04c      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b0c      	cmp	r3, #12
 8002ad6:	d824      	bhi.n	8002b22 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	3b23      	subs	r3, #35	@ 0x23
 8002aea:	221f      	movs	r2, #31
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43da      	mvns	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	400a      	ands	r2, r1
 8002af8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	4618      	mov	r0, r3
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	3b23      	subs	r3, #35	@ 0x23
 8002b14:	fa00 f203 	lsl.w	r2, r0, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b20:	e023      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	4413      	add	r3, r2
 8002b32:	3b41      	subs	r3, #65	@ 0x41
 8002b34:	221f      	movs	r2, #31
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	400a      	ands	r2, r1
 8002b42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	4618      	mov	r0, r3
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	4613      	mov	r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4413      	add	r3, r2
 8002b5c:	3b41      	subs	r3, #65	@ 0x41
 8002b5e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b6a:	4b29      	ldr	r3, [pc, #164]	@ (8002c10 <HAL_ADC_ConfigChannel+0x250>)
 8002b6c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a28      	ldr	r2, [pc, #160]	@ (8002c14 <HAL_ADC_ConfigChannel+0x254>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d10f      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x1d8>
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2b12      	cmp	r3, #18
 8002b7e:	d10b      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002c14 <HAL_ADC_ConfigChannel+0x254>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d12b      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x23a>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8002c18 <HAL_ADC_ConfigChannel+0x258>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d003      	beq.n	8002bb4 <HAL_ADC_ConfigChannel+0x1f4>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2b11      	cmp	r3, #17
 8002bb2:	d122      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a11      	ldr	r2, [pc, #68]	@ (8002c18 <HAL_ADC_ConfigChannel+0x258>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d111      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bd6:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <HAL_ADC_ConfigChannel+0x25c>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a11      	ldr	r2, [pc, #68]	@ (8002c20 <HAL_ADC_ConfigChannel+0x260>)
 8002bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002be0:	0c9a      	lsrs	r2, r3, #18
 8002be2:	4613      	mov	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002bec:	e002      	b.n	8002bf4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f9      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	40012300 	.word	0x40012300
 8002c14:	40012000 	.word	0x40012000
 8002c18:	10000012 	.word	0x10000012
 8002c1c:	2000000c 	.word	0x2000000c
 8002c20:	431bde83 	.word	0x431bde83

08002c24 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c2c:	4b79      	ldr	r3, [pc, #484]	@ (8002e14 <ADC_Init+0x1f0>)
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	431a      	orrs	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6859      	ldr	r1, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	021a      	lsls	r2, r3, #8
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002c7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6859      	ldr	r1, [r3, #4]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6899      	ldr	r1, [r3, #8]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb6:	4a58      	ldr	r2, [pc, #352]	@ (8002e18 <ADC_Init+0x1f4>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d022      	beq.n	8002d02 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6899      	ldr	r1, [r3, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002cec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	6899      	ldr	r1, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	e00f      	b.n	8002d22 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d20:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0202 	bic.w	r2, r2, #2
 8002d30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6899      	ldr	r1, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	7e1b      	ldrb	r3, [r3, #24]
 8002d3c:	005a      	lsls	r2, r3, #1
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d01b      	beq.n	8002d88 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d5e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002d6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6859      	ldr	r1, [r3, #4]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	035a      	lsls	r2, r3, #13
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	e007      	b.n	8002d98 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d96:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002da6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	3b01      	subs	r3, #1
 8002db4:	051a      	lsls	r2, r3, #20
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002dcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6899      	ldr	r1, [r3, #8]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002dda:	025a      	lsls	r2, r3, #9
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002df2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6899      	ldr	r1, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	029a      	lsls	r2, r3, #10
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	609a      	str	r2, [r3, #8]
}
 8002e08:	bf00      	nop
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr
 8002e14:	40012300 	.word	0x40012300
 8002e18:	0f000001 	.word	0x0f000001

08002e1c <__NVIC_SetPriorityGrouping>:
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <__NVIC_SetPriorityGrouping+0x44>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e38:	4013      	ands	r3, r2
 8002e3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4e:	4a04      	ldr	r2, [pc, #16]	@ (8002e60 <__NVIC_SetPriorityGrouping+0x44>)
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	60d3      	str	r3, [r2, #12]
}
 8002e54:	bf00      	nop
 8002e56:	3714      	adds	r7, #20
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	e000ed00 	.word	0xe000ed00

08002e64 <__NVIC_GetPriorityGrouping>:
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e68:	4b04      	ldr	r3, [pc, #16]	@ (8002e7c <__NVIC_GetPriorityGrouping+0x18>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	0a1b      	lsrs	r3, r3, #8
 8002e6e:	f003 0307 	and.w	r3, r3, #7
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <__NVIC_EnableIRQ>:
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	db0b      	blt.n	8002eaa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e92:	79fb      	ldrb	r3, [r7, #7]
 8002e94:	f003 021f 	and.w	r2, r3, #31
 8002e98:	4907      	ldr	r1, [pc, #28]	@ (8002eb8 <__NVIC_EnableIRQ+0x38>)
 8002e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9e:	095b      	lsrs	r3, r3, #5
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	e000e100 	.word	0xe000e100

08002ebc <__NVIC_SetPriority>:
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	6039      	str	r1, [r7, #0]
 8002ec6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	db0a      	blt.n	8002ee6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	490c      	ldr	r1, [pc, #48]	@ (8002f08 <__NVIC_SetPriority+0x4c>)
 8002ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eda:	0112      	lsls	r2, r2, #4
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	440b      	add	r3, r1
 8002ee0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002ee4:	e00a      	b.n	8002efc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	4908      	ldr	r1, [pc, #32]	@ (8002f0c <__NVIC_SetPriority+0x50>)
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	f003 030f 	and.w	r3, r3, #15
 8002ef2:	3b04      	subs	r3, #4
 8002ef4:	0112      	lsls	r2, r2, #4
 8002ef6:	b2d2      	uxtb	r2, r2
 8002ef8:	440b      	add	r3, r1
 8002efa:	761a      	strb	r2, [r3, #24]
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	e000e100 	.word	0xe000e100
 8002f0c:	e000ed00 	.word	0xe000ed00

08002f10 <NVIC_EncodePriority>:
{
 8002f10:	b480      	push	{r7}
 8002f12:	b089      	sub	sp, #36	@ 0x24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f1c3 0307 	rsb	r3, r3, #7
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	bf28      	it	cs
 8002f2e:	2304      	movcs	r3, #4
 8002f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	3304      	adds	r3, #4
 8002f36:	2b06      	cmp	r3, #6
 8002f38:	d902      	bls.n	8002f40 <NVIC_EncodePriority+0x30>
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3b03      	subs	r3, #3
 8002f3e:	e000      	b.n	8002f42 <NVIC_EncodePriority+0x32>
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f44:	f04f 32ff 	mov.w	r2, #4294967295
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43da      	mvns	r2, r3
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	401a      	ands	r2, r3
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f58:	f04f 31ff 	mov.w	r1, #4294967295
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f62:	43d9      	mvns	r1, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f68:	4313      	orrs	r3, r2
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3724      	adds	r7, #36	@ 0x24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
	...

08002f78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3b01      	subs	r3, #1
 8002f84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f88:	d301      	bcc.n	8002f8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e00f      	b.n	8002fae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fb8 <SysTick_Config+0x40>)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3b01      	subs	r3, #1
 8002f94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f96:	210f      	movs	r1, #15
 8002f98:	f04f 30ff 	mov.w	r0, #4294967295
 8002f9c:	f7ff ff8e 	bl	8002ebc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fa0:	4b05      	ldr	r3, [pc, #20]	@ (8002fb8 <SysTick_Config+0x40>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fa6:	4b04      	ldr	r3, [pc, #16]	@ (8002fb8 <SysTick_Config+0x40>)
 8002fa8:	2207      	movs	r2, #7
 8002faa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	e000e010 	.word	0xe000e010

08002fbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f7ff ff29 	bl	8002e1c <__NVIC_SetPriorityGrouping>
}
 8002fca:	bf00      	nop
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b086      	sub	sp, #24
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	4603      	mov	r3, r0
 8002fda:	60b9      	str	r1, [r7, #8]
 8002fdc:	607a      	str	r2, [r7, #4]
 8002fde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fe4:	f7ff ff3e 	bl	8002e64 <__NVIC_GetPriorityGrouping>
 8002fe8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	68b9      	ldr	r1, [r7, #8]
 8002fee:	6978      	ldr	r0, [r7, #20]
 8002ff0:	f7ff ff8e 	bl	8002f10 <NVIC_EncodePriority>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff ff5d 	bl	8002ebc <__NVIC_SetPriority>
}
 8003002:	bf00      	nop
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b082      	sub	sp, #8
 800300e:	af00      	add	r7, sp, #0
 8003010:	4603      	mov	r3, r0
 8003012:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff ff31 	bl	8002e80 <__NVIC_EnableIRQ>
}
 800301e:	bf00      	nop
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7ff ffa2 	bl	8002f78 <SysTick_Config>
 8003034:	4603      	mov	r3, r0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b084      	sub	sp, #16
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800304c:	f7ff faa6 	bl	800259c <HAL_GetTick>
 8003050:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d008      	beq.n	8003070 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2280      	movs	r2, #128	@ 0x80
 8003062:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e052      	b.n	8003116 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0216 	bic.w	r2, r2, #22
 800307e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695a      	ldr	r2, [r3, #20]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800308e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003094:	2b00      	cmp	r3, #0
 8003096:	d103      	bne.n	80030a0 <HAL_DMA_Abort+0x62>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800309c:	2b00      	cmp	r3, #0
 800309e:	d007      	beq.n	80030b0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0208 	bic.w	r2, r2, #8
 80030ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0201 	bic.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030c0:	e013      	b.n	80030ea <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030c2:	f7ff fa6b 	bl	800259c <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b05      	cmp	r3, #5
 80030ce:	d90c      	bls.n	80030ea <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2220      	movs	r2, #32
 80030d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2203      	movs	r2, #3
 80030da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e015      	b.n	8003116 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1e4      	bne.n	80030c2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fc:	223f      	movs	r2, #63	@ 0x3f
 80030fe:	409a      	lsls	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d004      	beq.n	800313c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2280      	movs	r2, #128	@ 0x80
 8003136:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e00c      	b.n	8003156 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2205      	movs	r2, #5
 8003140:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 0201 	bic.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
	...

08003164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003164:	b480      	push	{r7}
 8003166:	b089      	sub	sp, #36	@ 0x24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003172:	2300      	movs	r3, #0
 8003174:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003176:	2300      	movs	r3, #0
 8003178:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	e165      	b.n	800344c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003180:	2201      	movs	r2, #1
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4013      	ands	r3, r2
 8003192:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	429a      	cmp	r2, r3
 800319a:	f040 8154 	bne.w	8003446 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d005      	beq.n	80031b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d130      	bne.n	8003218 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	2203      	movs	r2, #3
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	4013      	ands	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68da      	ldr	r2, [r3, #12]
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031ec:	2201      	movs	r2, #1
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43db      	mvns	r3, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4013      	ands	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	091b      	lsrs	r3, r3, #4
 8003202:	f003 0201 	and.w	r2, r3, #1
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4313      	orrs	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 0303 	and.w	r3, r3, #3
 8003220:	2b03      	cmp	r3, #3
 8003222:	d017      	beq.n	8003254 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	2203      	movs	r2, #3
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43db      	mvns	r3, r3
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	4013      	ands	r3, r2
 800323a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4313      	orrs	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 0303 	and.w	r3, r3, #3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d123      	bne.n	80032a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	08da      	lsrs	r2, r3, #3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3208      	adds	r2, #8
 8003268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	220f      	movs	r2, #15
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4013      	ands	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	08da      	lsrs	r2, r3, #3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3208      	adds	r2, #8
 80032a2:	69b9      	ldr	r1, [r7, #24]
 80032a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	2203      	movs	r2, #3
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f003 0203 	and.w	r2, r3, #3
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 80ae 	beq.w	8003446 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003464 <HAL_GPIO_Init+0x300>)
 80032f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f2:	4a5c      	ldr	r2, [pc, #368]	@ (8003464 <HAL_GPIO_Init+0x300>)
 80032f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80032fa:	4b5a      	ldr	r3, [pc, #360]	@ (8003464 <HAL_GPIO_Init+0x300>)
 80032fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003306:	4a58      	ldr	r2, [pc, #352]	@ (8003468 <HAL_GPIO_Init+0x304>)
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	089b      	lsrs	r3, r3, #2
 800330c:	3302      	adds	r3, #2
 800330e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003312:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	220f      	movs	r2, #15
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4013      	ands	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a4f      	ldr	r2, [pc, #316]	@ (800346c <HAL_GPIO_Init+0x308>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d025      	beq.n	800337e <HAL_GPIO_Init+0x21a>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4e      	ldr	r2, [pc, #312]	@ (8003470 <HAL_GPIO_Init+0x30c>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d01f      	beq.n	800337a <HAL_GPIO_Init+0x216>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4d      	ldr	r2, [pc, #308]	@ (8003474 <HAL_GPIO_Init+0x310>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d019      	beq.n	8003376 <HAL_GPIO_Init+0x212>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a4c      	ldr	r2, [pc, #304]	@ (8003478 <HAL_GPIO_Init+0x314>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d013      	beq.n	8003372 <HAL_GPIO_Init+0x20e>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a4b      	ldr	r2, [pc, #300]	@ (800347c <HAL_GPIO_Init+0x318>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d00d      	beq.n	800336e <HAL_GPIO_Init+0x20a>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a4a      	ldr	r2, [pc, #296]	@ (8003480 <HAL_GPIO_Init+0x31c>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d007      	beq.n	800336a <HAL_GPIO_Init+0x206>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a49      	ldr	r2, [pc, #292]	@ (8003484 <HAL_GPIO_Init+0x320>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d101      	bne.n	8003366 <HAL_GPIO_Init+0x202>
 8003362:	2306      	movs	r3, #6
 8003364:	e00c      	b.n	8003380 <HAL_GPIO_Init+0x21c>
 8003366:	2307      	movs	r3, #7
 8003368:	e00a      	b.n	8003380 <HAL_GPIO_Init+0x21c>
 800336a:	2305      	movs	r3, #5
 800336c:	e008      	b.n	8003380 <HAL_GPIO_Init+0x21c>
 800336e:	2304      	movs	r3, #4
 8003370:	e006      	b.n	8003380 <HAL_GPIO_Init+0x21c>
 8003372:	2303      	movs	r3, #3
 8003374:	e004      	b.n	8003380 <HAL_GPIO_Init+0x21c>
 8003376:	2302      	movs	r3, #2
 8003378:	e002      	b.n	8003380 <HAL_GPIO_Init+0x21c>
 800337a:	2301      	movs	r3, #1
 800337c:	e000      	b.n	8003380 <HAL_GPIO_Init+0x21c>
 800337e:	2300      	movs	r3, #0
 8003380:	69fa      	ldr	r2, [r7, #28]
 8003382:	f002 0203 	and.w	r2, r2, #3
 8003386:	0092      	lsls	r2, r2, #2
 8003388:	4093      	lsls	r3, r2
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	4313      	orrs	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003390:	4935      	ldr	r1, [pc, #212]	@ (8003468 <HAL_GPIO_Init+0x304>)
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	089b      	lsrs	r3, r3, #2
 8003396:	3302      	adds	r3, #2
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800339e:	4b3a      	ldr	r3, [pc, #232]	@ (8003488 <HAL_GPIO_Init+0x324>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	43db      	mvns	r3, r3
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	4013      	ands	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	4313      	orrs	r3, r2
 80033c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033c2:	4a31      	ldr	r2, [pc, #196]	@ (8003488 <HAL_GPIO_Init+0x324>)
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003488 <HAL_GPIO_Init+0x324>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	43db      	mvns	r3, r3
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	4013      	ands	r3, r2
 80033d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033ec:	4a26      	ldr	r2, [pc, #152]	@ (8003488 <HAL_GPIO_Init+0x324>)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033f2:	4b25      	ldr	r3, [pc, #148]	@ (8003488 <HAL_GPIO_Init+0x324>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4013      	ands	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003416:	4a1c      	ldr	r2, [pc, #112]	@ (8003488 <HAL_GPIO_Init+0x324>)
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800341c:	4b1a      	ldr	r3, [pc, #104]	@ (8003488 <HAL_GPIO_Init+0x324>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	43db      	mvns	r3, r3
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4013      	ands	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003440:	4a11      	ldr	r2, [pc, #68]	@ (8003488 <HAL_GPIO_Init+0x324>)
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	3301      	adds	r3, #1
 800344a:	61fb      	str	r3, [r7, #28]
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	2b0f      	cmp	r3, #15
 8003450:	f67f ae96 	bls.w	8003180 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003454:	bf00      	nop
 8003456:	bf00      	nop
 8003458:	3724      	adds	r7, #36	@ 0x24
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40023800 	.word	0x40023800
 8003468:	40013800 	.word	0x40013800
 800346c:	40020000 	.word	0x40020000
 8003470:	40020400 	.word	0x40020400
 8003474:	40020800 	.word	0x40020800
 8003478:	40020c00 	.word	0x40020c00
 800347c:	40021000 	.word	0x40021000
 8003480:	40021400 	.word	0x40021400
 8003484:	40021800 	.word	0x40021800
 8003488:	40013c00 	.word	0x40013c00

0800348c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691a      	ldr	r2, [r3, #16]
 800349c:	887b      	ldrh	r3, [r7, #2]
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
 80034a8:	e001      	b.n	80034ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034aa:	2300      	movs	r3, #0
 80034ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	807b      	strh	r3, [r7, #2]
 80034c8:	4613      	mov	r3, r2
 80034ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034cc:	787b      	ldrb	r3, [r7, #1]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034d2:	887a      	ldrh	r2, [r7, #2]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034d8:	e003      	b.n	80034e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034da:	887b      	ldrh	r3, [r7, #2]
 80034dc:	041a      	lsls	r2, r3, #16
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	619a      	str	r2, [r3, #24]
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr

080034ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b085      	sub	sp, #20
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
 80034f6:	460b      	mov	r3, r1
 80034f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003500:	887a      	ldrh	r2, [r7, #2]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4013      	ands	r3, r2
 8003506:	041a      	lsls	r2, r3, #16
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	43d9      	mvns	r1, r3
 800350c:	887b      	ldrh	r3, [r7, #2]
 800350e:	400b      	ands	r3, r1
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	619a      	str	r2, [r3, #24]
}
 8003516:	bf00      	nop
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
	...

08003524 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e12b      	b.n	800378e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800353c:	b2db      	uxtb	r3, r3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d106      	bne.n	8003550 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7fe fdc2 	bl	80020d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2224      	movs	r2, #36	@ 0x24
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f022 0201 	bic.w	r2, r2, #1
 8003566:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003576:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003586:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003588:	f000 fe8a 	bl	80042a0 <HAL_RCC_GetPCLK1Freq>
 800358c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	4a81      	ldr	r2, [pc, #516]	@ (8003798 <HAL_I2C_Init+0x274>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d807      	bhi.n	80035a8 <HAL_I2C_Init+0x84>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4a80      	ldr	r2, [pc, #512]	@ (800379c <HAL_I2C_Init+0x278>)
 800359c:	4293      	cmp	r3, r2
 800359e:	bf94      	ite	ls
 80035a0:	2301      	movls	r3, #1
 80035a2:	2300      	movhi	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	e006      	b.n	80035b6 <HAL_I2C_Init+0x92>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	4a7d      	ldr	r2, [pc, #500]	@ (80037a0 <HAL_I2C_Init+0x27c>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	bf94      	ite	ls
 80035b0:	2301      	movls	r3, #1
 80035b2:	2300      	movhi	r3, #0
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e0e7      	b.n	800378e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	4a78      	ldr	r2, [pc, #480]	@ (80037a4 <HAL_I2C_Init+0x280>)
 80035c2:	fba2 2303 	umull	r2, r3, r2, r3
 80035c6:	0c9b      	lsrs	r3, r3, #18
 80035c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	430a      	orrs	r2, r1
 80035dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	4a6a      	ldr	r2, [pc, #424]	@ (8003798 <HAL_I2C_Init+0x274>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d802      	bhi.n	80035f8 <HAL_I2C_Init+0xd4>
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	3301      	adds	r3, #1
 80035f6:	e009      	b.n	800360c <HAL_I2C_Init+0xe8>
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80035fe:	fb02 f303 	mul.w	r3, r2, r3
 8003602:	4a69      	ldr	r2, [pc, #420]	@ (80037a8 <HAL_I2C_Init+0x284>)
 8003604:	fba2 2303 	umull	r2, r3, r2, r3
 8003608:	099b      	lsrs	r3, r3, #6
 800360a:	3301      	adds	r3, #1
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6812      	ldr	r2, [r2, #0]
 8003610:	430b      	orrs	r3, r1
 8003612:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800361e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	495c      	ldr	r1, [pc, #368]	@ (8003798 <HAL_I2C_Init+0x274>)
 8003628:	428b      	cmp	r3, r1
 800362a:	d819      	bhi.n	8003660 <HAL_I2C_Init+0x13c>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	1e59      	subs	r1, r3, #1
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	fbb1 f3f3 	udiv	r3, r1, r3
 800363a:	1c59      	adds	r1, r3, #1
 800363c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003640:	400b      	ands	r3, r1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <HAL_I2C_Init+0x138>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	1e59      	subs	r1, r3, #1
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	fbb1 f3f3 	udiv	r3, r1, r3
 8003654:	3301      	adds	r3, #1
 8003656:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800365a:	e051      	b.n	8003700 <HAL_I2C_Init+0x1dc>
 800365c:	2304      	movs	r3, #4
 800365e:	e04f      	b.n	8003700 <HAL_I2C_Init+0x1dc>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d111      	bne.n	800368c <HAL_I2C_Init+0x168>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	1e58      	subs	r0, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6859      	ldr	r1, [r3, #4]
 8003670:	460b      	mov	r3, r1
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	440b      	add	r3, r1
 8003676:	fbb0 f3f3 	udiv	r3, r0, r3
 800367a:	3301      	adds	r3, #1
 800367c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003680:	2b00      	cmp	r3, #0
 8003682:	bf0c      	ite	eq
 8003684:	2301      	moveq	r3, #1
 8003686:	2300      	movne	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	e012      	b.n	80036b2 <HAL_I2C_Init+0x18e>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	1e58      	subs	r0, r3, #1
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6859      	ldr	r1, [r3, #4]
 8003694:	460b      	mov	r3, r1
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	0099      	lsls	r1, r3, #2
 800369c:	440b      	add	r3, r1
 800369e:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a2:	3301      	adds	r3, #1
 80036a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bf0c      	ite	eq
 80036ac:	2301      	moveq	r3, #1
 80036ae:	2300      	movne	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <HAL_I2C_Init+0x196>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e022      	b.n	8003700 <HAL_I2C_Init+0x1dc>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10e      	bne.n	80036e0 <HAL_I2C_Init+0x1bc>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	1e58      	subs	r0, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6859      	ldr	r1, [r3, #4]
 80036ca:	460b      	mov	r3, r1
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	440b      	add	r3, r1
 80036d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d4:	3301      	adds	r3, #1
 80036d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036de:	e00f      	b.n	8003700 <HAL_I2C_Init+0x1dc>
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	1e58      	subs	r0, r3, #1
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6859      	ldr	r1, [r3, #4]
 80036e8:	460b      	mov	r3, r1
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	0099      	lsls	r1, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f6:	3301      	adds	r3, #1
 80036f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	6809      	ldr	r1, [r1, #0]
 8003704:	4313      	orrs	r3, r2
 8003706:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	69da      	ldr	r2, [r3, #28]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800372e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	6911      	ldr	r1, [r2, #16]
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	68d2      	ldr	r2, [r2, #12]
 800373a:	4311      	orrs	r1, r2
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6812      	ldr	r2, [r2, #0]
 8003740:	430b      	orrs	r3, r1
 8003742:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695a      	ldr	r2, [r3, #20]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	431a      	orrs	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	430a      	orrs	r2, r1
 800375e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2220      	movs	r2, #32
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3710      	adds	r7, #16
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	000186a0 	.word	0x000186a0
 800379c:	001e847f 	.word	0x001e847f
 80037a0:	003d08ff 	.word	0x003d08ff
 80037a4:	431bde83 	.word	0x431bde83
 80037a8:	10624dd3 	.word	0x10624dd3

080037ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b088      	sub	sp, #32
 80037b0:	af02      	add	r7, sp, #8
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	607a      	str	r2, [r7, #4]
 80037b6:	461a      	mov	r2, r3
 80037b8:	460b      	mov	r3, r1
 80037ba:	817b      	strh	r3, [r7, #10]
 80037bc:	4613      	mov	r3, r2
 80037be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037c0:	f7fe feec 	bl	800259c <HAL_GetTick>
 80037c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b20      	cmp	r3, #32
 80037d0:	f040 80e0 	bne.w	8003994 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	2319      	movs	r3, #25
 80037da:	2201      	movs	r2, #1
 80037dc:	4970      	ldr	r1, [pc, #448]	@ (80039a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 fa92 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80037ea:	2302      	movs	r3, #2
 80037ec:	e0d3      	b.n	8003996 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_I2C_Master_Transmit+0x50>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e0cc      	b.n	8003996 <HAL_I2C_Master_Transmit+0x1ea>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b01      	cmp	r3, #1
 8003810:	d007      	beq.n	8003822 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f042 0201 	orr.w	r2, r2, #1
 8003820:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003830:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2221      	movs	r2, #33	@ 0x21
 8003836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2210      	movs	r2, #16
 800383e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	893a      	ldrh	r2, [r7, #8]
 8003852:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003858:	b29a      	uxth	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	4a50      	ldr	r2, [pc, #320]	@ (80039a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003862:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003864:	8979      	ldrh	r1, [r7, #10]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	6a3a      	ldr	r2, [r7, #32]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 f9ca 	bl	8003c04 <I2C_MasterRequestWrite>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e08d      	b.n	8003996 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800387a:	2300      	movs	r3, #0
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	613b      	str	r3, [r7, #16]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	613b      	str	r3, [r7, #16]
 800388e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003890:	e066      	b.n	8003960 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003892:	697a      	ldr	r2, [r7, #20]
 8003894:	6a39      	ldr	r1, [r7, #32]
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 fb50 	bl	8003f3c <I2C_WaitOnTXEFlagUntilTimeout>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00d      	beq.n	80038be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d107      	bne.n	80038ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e06b      	b.n	8003996 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	781a      	ldrb	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ce:	1c5a      	adds	r2, r3, #1
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d8:	b29b      	uxth	r3, r3
 80038da:	3b01      	subs	r3, #1
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e6:	3b01      	subs	r3, #1
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d11b      	bne.n	8003934 <HAL_I2C_Master_Transmit+0x188>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003900:	2b00      	cmp	r3, #0
 8003902:	d017      	beq.n	8003934 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003908:	781a      	ldrb	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391e:	b29b      	uxth	r3, r3
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800392c:	3b01      	subs	r3, #1
 800392e:	b29a      	uxth	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	6a39      	ldr	r1, [r7, #32]
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 fb47 	bl	8003fcc <I2C_WaitOnBTFFlagUntilTimeout>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00d      	beq.n	8003960 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	2b04      	cmp	r3, #4
 800394a:	d107      	bne.n	800395c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800395a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e01a      	b.n	8003996 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003964:	2b00      	cmp	r3, #0
 8003966:	d194      	bne.n	8003892 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003976:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2220      	movs	r2, #32
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003990:	2300      	movs	r3, #0
 8003992:	e000      	b.n	8003996 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003994:	2302      	movs	r3, #2
  }
}
 8003996:	4618      	mov	r0, r3
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	00100002 	.word	0x00100002
 80039a4:	ffff0000 	.word	0xffff0000

080039a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b08a      	sub	sp, #40	@ 0x28
 80039ac:	af02      	add	r7, sp, #8
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	607a      	str	r2, [r7, #4]
 80039b2:	603b      	str	r3, [r7, #0]
 80039b4:	460b      	mov	r3, r1
 80039b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80039b8:	f7fe fdf0 	bl	800259c <HAL_GetTick>
 80039bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80039be:	2300      	movs	r3, #0
 80039c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b20      	cmp	r3, #32
 80039cc:	f040 8111 	bne.w	8003bf2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	2319      	movs	r3, #25
 80039d6:	2201      	movs	r2, #1
 80039d8:	4988      	ldr	r1, [pc, #544]	@ (8003bfc <HAL_I2C_IsDeviceReady+0x254>)
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f994 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80039e6:	2302      	movs	r3, #2
 80039e8:	e104      	b.n	8003bf4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <HAL_I2C_IsDeviceReady+0x50>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e0fd      	b.n	8003bf4 <HAL_I2C_IsDeviceReady+0x24c>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d007      	beq.n	8003a1e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f042 0201 	orr.w	r2, r2, #1
 8003a1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2224      	movs	r2, #36	@ 0x24
 8003a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	4a70      	ldr	r2, [pc, #448]	@ (8003c00 <HAL_I2C_IsDeviceReady+0x258>)
 8003a40:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a50:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 f952 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00d      	beq.n	8003a86 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a78:	d103      	bne.n	8003a82 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a80:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e0b6      	b.n	8003bf4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a86:	897b      	ldrh	r3, [r7, #10]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a94:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003a96:	f7fe fd81 	bl	800259c <HAL_GetTick>
 8003a9a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	bf0c      	ite	eq
 8003aaa:	2301      	moveq	r3, #1
 8003aac:	2300      	movne	r3, #0
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003abc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac0:	bf0c      	ite	eq
 8003ac2:	2301      	moveq	r3, #1
 8003ac4:	2300      	movne	r3, #0
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003aca:	e025      	b.n	8003b18 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003acc:	f7fe fd66 	bl	800259c <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d302      	bcc.n	8003ae2 <HAL_I2C_IsDeviceReady+0x13a>
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d103      	bne.n	8003aea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	22a0      	movs	r2, #160	@ 0xa0
 8003ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	bf0c      	ite	eq
 8003af8:	2301      	moveq	r3, #1
 8003afa:	2300      	movne	r3, #0
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b0e:	bf0c      	ite	eq
 8003b10:	2301      	moveq	r3, #1
 8003b12:	2300      	movne	r3, #0
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b22:	d005      	beq.n	8003b30 <HAL_I2C_IsDeviceReady+0x188>
 8003b24:	7dfb      	ldrb	r3, [r7, #23]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d102      	bne.n	8003b30 <HAL_I2C_IsDeviceReady+0x188>
 8003b2a:	7dbb      	ldrb	r3, [r7, #22]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0cd      	beq.n	8003acc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2220      	movs	r2, #32
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d129      	bne.n	8003b9a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b54:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b56:	2300      	movs	r3, #0
 8003b58:	613b      	str	r3, [r7, #16]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	613b      	str	r3, [r7, #16]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	613b      	str	r3, [r7, #16]
 8003b6a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	9300      	str	r3, [sp, #0]
 8003b70:	2319      	movs	r3, #25
 8003b72:	2201      	movs	r2, #1
 8003b74:	4921      	ldr	r1, [pc, #132]	@ (8003bfc <HAL_I2C_IsDeviceReady+0x254>)
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 f8c6 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e036      	b.n	8003bf4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2220      	movs	r2, #32
 8003b8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003b96:	2300      	movs	r3, #0
 8003b98:	e02c      	b.n	8003bf4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ba8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003bb2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	2319      	movs	r3, #25
 8003bba:	2201      	movs	r2, #1
 8003bbc:	490f      	ldr	r1, [pc, #60]	@ (8003bfc <HAL_I2C_IsDeviceReady+0x254>)
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 f8a2 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e012      	b.n	8003bf4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	f4ff af32 	bcc.w	8003a42 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2220      	movs	r2, #32
 8003be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e000      	b.n	8003bf4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003bf2:	2302      	movs	r3, #2
  }
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3720      	adds	r7, #32
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	00100002 	.word	0x00100002
 8003c00:	ffff0000 	.word	0xffff0000

08003c04 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b088      	sub	sp, #32
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	607a      	str	r2, [r7, #4]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	460b      	mov	r3, r1
 8003c12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c18:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	d006      	beq.n	8003c2e <I2C_MasterRequestWrite+0x2a>
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d003      	beq.n	8003c2e <I2C_MasterRequestWrite+0x2a>
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c2c:	d108      	bne.n	8003c40 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	e00b      	b.n	8003c58 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	2b12      	cmp	r3, #18
 8003c46:	d107      	bne.n	8003c58 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 f84f 	bl	8003d08 <I2C_WaitOnFlagUntilTimeout>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00d      	beq.n	8003c8c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c7e:	d103      	bne.n	8003c88 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e035      	b.n	8003cf8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c94:	d108      	bne.n	8003ca8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c96:	897b      	ldrh	r3, [r7, #10]
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ca4:	611a      	str	r2, [r3, #16]
 8003ca6:	e01b      	b.n	8003ce0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ca8:	897b      	ldrh	r3, [r7, #10]
 8003caa:	11db      	asrs	r3, r3, #7
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	f003 0306 	and.w	r3, r3, #6
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	f063 030f 	orn	r3, r3, #15
 8003cb8:	b2da      	uxtb	r2, r3
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	490e      	ldr	r1, [pc, #56]	@ (8003d00 <I2C_MasterRequestWrite+0xfc>)
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 f898 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e010      	b.n	8003cf8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cd6:	897b      	ldrh	r3, [r7, #10]
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	4907      	ldr	r1, [pc, #28]	@ (8003d04 <I2C_MasterRequestWrite+0x100>)
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 f888 	bl	8003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e000      	b.n	8003cf8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3718      	adds	r7, #24
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	00010008 	.word	0x00010008
 8003d04:	00010002 	.word	0x00010002

08003d08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	60b9      	str	r1, [r7, #8]
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	4613      	mov	r3, r2
 8003d16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d18:	e048      	b.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d20:	d044      	beq.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d22:	f7fe fc3b 	bl	800259c <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d302      	bcc.n	8003d38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d139      	bne.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	0c1b      	lsrs	r3, r3, #16
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d10d      	bne.n	8003d5e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	43da      	mvns	r2, r3
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	bf0c      	ite	eq
 8003d54:	2301      	moveq	r3, #1
 8003d56:	2300      	movne	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	e00c      	b.n	8003d78 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	43da      	mvns	r2, r3
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	bf0c      	ite	eq
 8003d70:	2301      	moveq	r3, #1
 8003d72:	2300      	movne	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	461a      	mov	r2, r3
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d116      	bne.n	8003dac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	f043 0220 	orr.w	r2, r3, #32
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e023      	b.n	8003df4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	0c1b      	lsrs	r3, r3, #16
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d10d      	bne.n	8003dd2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	43da      	mvns	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	e00c      	b.n	8003dec <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	43da      	mvns	r2, r3
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bf0c      	ite	eq
 8003de4:	2301      	moveq	r3, #1
 8003de6:	2300      	movne	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	79fb      	ldrb	r3, [r7, #7]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d093      	beq.n	8003d1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
 8003e08:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e0a:	e071      	b.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1a:	d123      	bne.n	8003e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e2a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e34:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e50:	f043 0204 	orr.w	r2, r3, #4
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e067      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6a:	d041      	beq.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6c:	f7fe fb96 	bl	800259c <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d302      	bcc.n	8003e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d136      	bne.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	0c1b      	lsrs	r3, r3, #16
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d10c      	bne.n	8003ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	43da      	mvns	r2, r3
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4013      	ands	r3, r2
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	bf14      	ite	ne
 8003e9e:	2301      	movne	r3, #1
 8003ea0:	2300      	moveq	r3, #0
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	e00b      	b.n	8003ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	43da      	mvns	r2, r3
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	bf14      	ite	ne
 8003eb8:	2301      	movne	r3, #1
 8003eba:	2300      	moveq	r3, #0
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d016      	beq.n	8003ef0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003edc:	f043 0220 	orr.w	r2, r3, #32
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e021      	b.n	8003f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	0c1b      	lsrs	r3, r3, #16
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d10c      	bne.n	8003f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	43da      	mvns	r2, r3
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	4013      	ands	r3, r2
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf14      	ite	ne
 8003f0c:	2301      	movne	r3, #1
 8003f0e:	2300      	moveq	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	e00b      	b.n	8003f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	43da      	mvns	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bf14      	ite	ne
 8003f26:	2301      	movne	r3, #1
 8003f28:	2300      	moveq	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f47f af6d 	bne.w	8003e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f48:	e034      	b.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f000 f886 	bl	800405c <I2C_IsAcknowledgeFailed>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e034      	b.n	8003fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f60:	d028      	beq.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f62:	f7fe fb1b 	bl	800259c <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	68ba      	ldr	r2, [r7, #8]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d302      	bcc.n	8003f78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d11d      	bne.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f82:	2b80      	cmp	r3, #128	@ 0x80
 8003f84:	d016      	beq.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa0:	f043 0220 	orr.w	r2, r3, #32
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e007      	b.n	8003fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fbe:	2b80      	cmp	r3, #128	@ 0x80
 8003fc0:	d1c3      	bne.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fd8:	e034      	b.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f83e 	bl	800405c <I2C_IsAcknowledgeFailed>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e034      	b.n	8004054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff0:	d028      	beq.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ff2:	f7fe fad3 	bl	800259c <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d302      	bcc.n	8004008 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d11d      	bne.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	2b04      	cmp	r3, #4
 8004014:	d016      	beq.n	8004044 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2220      	movs	r2, #32
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	f043 0220 	orr.w	r2, r3, #32
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e007      	b.n	8004054 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b04      	cmp	r3, #4
 8004050:	d1c3      	bne.n	8003fda <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800406e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004072:	d11b      	bne.n	80040ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800407c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	f043 0204 	orr.w	r2, r3, #4
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e000      	b.n	80040ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
	...

080040bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0cc      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040d0:	4b68      	ldr	r3, [pc, #416]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 030f 	and.w	r3, r3, #15
 80040d8:	683a      	ldr	r2, [r7, #0]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d90c      	bls.n	80040f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040de:	4b65      	ldr	r3, [pc, #404]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	b2d2      	uxtb	r2, r2
 80040e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e6:	4b63      	ldr	r3, [pc, #396]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 030f 	and.w	r3, r3, #15
 80040ee:	683a      	ldr	r2, [r7, #0]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d001      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e0b8      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d020      	beq.n	8004146 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004110:	4b59      	ldr	r3, [pc, #356]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	4a58      	ldr	r2, [pc, #352]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004116:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800411a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004128:	4b53      	ldr	r3, [pc, #332]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	4a52      	ldr	r2, [pc, #328]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800412e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004132:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004134:	4b50      	ldr	r3, [pc, #320]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	494d      	ldr	r1, [pc, #308]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	4313      	orrs	r3, r2
 8004144:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d044      	beq.n	80041dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d107      	bne.n	800416a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800415a:	4b47      	ldr	r3, [pc, #284]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d119      	bne.n	800419a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e07f      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d003      	beq.n	800417a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004176:	2b03      	cmp	r3, #3
 8004178:	d107      	bne.n	800418a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800417a:	4b3f      	ldr	r3, [pc, #252]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d109      	bne.n	800419a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e06f      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800418a:	4b3b      	ldr	r3, [pc, #236]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e067      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800419a:	4b37      	ldr	r3, [pc, #220]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f023 0203 	bic.w	r2, r3, #3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	4934      	ldr	r1, [pc, #208]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041ac:	f7fe f9f6 	bl	800259c <HAL_GetTick>
 80041b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041b2:	e00a      	b.n	80041ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041b4:	f7fe f9f2 	bl	800259c <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e04f      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ca:	4b2b      	ldr	r3, [pc, #172]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f003 020c 	and.w	r2, r3, #12
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	429a      	cmp	r2, r3
 80041da:	d1eb      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041dc:	4b25      	ldr	r3, [pc, #148]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 030f 	and.w	r3, r3, #15
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d20c      	bcs.n	8004204 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ea:	4b22      	ldr	r3, [pc, #136]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b20      	ldr	r3, [pc, #128]	@ (8004274 <HAL_RCC_ClockConfig+0x1b8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e032      	b.n	800426a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b00      	cmp	r3, #0
 800420e:	d008      	beq.n	8004222 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004210:	4b19      	ldr	r3, [pc, #100]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	4916      	ldr	r1, [pc, #88]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	4313      	orrs	r3, r2
 8004220:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0308 	and.w	r3, r3, #8
 800422a:	2b00      	cmp	r3, #0
 800422c:	d009      	beq.n	8004242 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800422e:	4b12      	ldr	r3, [pc, #72]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	490e      	ldr	r1, [pc, #56]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	4313      	orrs	r3, r2
 8004240:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004242:	f000 f855 	bl	80042f0 <HAL_RCC_GetSysClockFreq>
 8004246:	4602      	mov	r2, r0
 8004248:	4b0b      	ldr	r3, [pc, #44]	@ (8004278 <HAL_RCC_ClockConfig+0x1bc>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	091b      	lsrs	r3, r3, #4
 800424e:	f003 030f 	and.w	r3, r3, #15
 8004252:	490a      	ldr	r1, [pc, #40]	@ (800427c <HAL_RCC_ClockConfig+0x1c0>)
 8004254:	5ccb      	ldrb	r3, [r1, r3]
 8004256:	fa22 f303 	lsr.w	r3, r2, r3
 800425a:	4a09      	ldr	r2, [pc, #36]	@ (8004280 <HAL_RCC_ClockConfig+0x1c4>)
 800425c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800425e:	4b09      	ldr	r3, [pc, #36]	@ (8004284 <HAL_RCC_ClockConfig+0x1c8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe f956 	bl	8002514 <HAL_InitTick>

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40023c00 	.word	0x40023c00
 8004278:	40023800 	.word	0x40023800
 800427c:	0800b154 	.word	0x0800b154
 8004280:	2000000c 	.word	0x2000000c
 8004284:	20000010 	.word	0x20000010

08004288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800428c:	4b03      	ldr	r3, [pc, #12]	@ (800429c <HAL_RCC_GetHCLKFreq+0x14>)
 800428e:	681b      	ldr	r3, [r3, #0]
}
 8004290:	4618      	mov	r0, r3
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	2000000c 	.word	0x2000000c

080042a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042a4:	f7ff fff0 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 80042a8:	4602      	mov	r2, r0
 80042aa:	4b05      	ldr	r3, [pc, #20]	@ (80042c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	0a9b      	lsrs	r3, r3, #10
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	4903      	ldr	r1, [pc, #12]	@ (80042c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042b6:	5ccb      	ldrb	r3, [r1, r3]
 80042b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042bc:	4618      	mov	r0, r3
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	40023800 	.word	0x40023800
 80042c4:	0800b164 	.word	0x0800b164

080042c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042cc:	f7ff ffdc 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 80042d0:	4602      	mov	r2, r0
 80042d2:	4b05      	ldr	r3, [pc, #20]	@ (80042e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	0b5b      	lsrs	r3, r3, #13
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	4903      	ldr	r1, [pc, #12]	@ (80042ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80042de:	5ccb      	ldrb	r3, [r1, r3]
 80042e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40023800 	.word	0x40023800
 80042ec:	0800b164 	.word	0x0800b164

080042f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042f4:	b0ae      	sub	sp, #184	@ 0xb8
 80042f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80042fe:	2300      	movs	r3, #0
 8004300:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004304:	2300      	movs	r3, #0
 8004306:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800430a:	2300      	movs	r3, #0
 800430c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004316:	4bcb      	ldr	r3, [pc, #812]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	2b0c      	cmp	r3, #12
 8004320:	f200 8206 	bhi.w	8004730 <HAL_RCC_GetSysClockFreq+0x440>
 8004324:	a201      	add	r2, pc, #4	@ (adr r2, 800432c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432a:	bf00      	nop
 800432c:	08004361 	.word	0x08004361
 8004330:	08004731 	.word	0x08004731
 8004334:	08004731 	.word	0x08004731
 8004338:	08004731 	.word	0x08004731
 800433c:	08004369 	.word	0x08004369
 8004340:	08004731 	.word	0x08004731
 8004344:	08004731 	.word	0x08004731
 8004348:	08004731 	.word	0x08004731
 800434c:	08004371 	.word	0x08004371
 8004350:	08004731 	.word	0x08004731
 8004354:	08004731 	.word	0x08004731
 8004358:	08004731 	.word	0x08004731
 800435c:	08004561 	.word	0x08004561
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004360:	4bb9      	ldr	r3, [pc, #740]	@ (8004648 <HAL_RCC_GetSysClockFreq+0x358>)
 8004362:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004366:	e1e7      	b.n	8004738 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004368:	4bb8      	ldr	r3, [pc, #736]	@ (800464c <HAL_RCC_GetSysClockFreq+0x35c>)
 800436a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800436e:	e1e3      	b.n	8004738 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004370:	4bb4      	ldr	r3, [pc, #720]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004378:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800437c:	4bb1      	ldr	r3, [pc, #708]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d071      	beq.n	800446c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004388:	4bae      	ldr	r3, [pc, #696]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	099b      	lsrs	r3, r3, #6
 800438e:	2200      	movs	r2, #0
 8004390:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004394:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004398:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800439c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043a4:	2300      	movs	r3, #0
 80043a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80043aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80043ae:	4622      	mov	r2, r4
 80043b0:	462b      	mov	r3, r5
 80043b2:	f04f 0000 	mov.w	r0, #0
 80043b6:	f04f 0100 	mov.w	r1, #0
 80043ba:	0159      	lsls	r1, r3, #5
 80043bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043c0:	0150      	lsls	r0, r2, #5
 80043c2:	4602      	mov	r2, r0
 80043c4:	460b      	mov	r3, r1
 80043c6:	4621      	mov	r1, r4
 80043c8:	1a51      	subs	r1, r2, r1
 80043ca:	6439      	str	r1, [r7, #64]	@ 0x40
 80043cc:	4629      	mov	r1, r5
 80043ce:	eb63 0301 	sbc.w	r3, r3, r1
 80043d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d4:	f04f 0200 	mov.w	r2, #0
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80043e0:	4649      	mov	r1, r9
 80043e2:	018b      	lsls	r3, r1, #6
 80043e4:	4641      	mov	r1, r8
 80043e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043ea:	4641      	mov	r1, r8
 80043ec:	018a      	lsls	r2, r1, #6
 80043ee:	4641      	mov	r1, r8
 80043f0:	1a51      	subs	r1, r2, r1
 80043f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80043f4:	4649      	mov	r1, r9
 80043f6:	eb63 0301 	sbc.w	r3, r3, r1
 80043fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	f04f 0300 	mov.w	r3, #0
 8004404:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004408:	4649      	mov	r1, r9
 800440a:	00cb      	lsls	r3, r1, #3
 800440c:	4641      	mov	r1, r8
 800440e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004412:	4641      	mov	r1, r8
 8004414:	00ca      	lsls	r2, r1, #3
 8004416:	4610      	mov	r0, r2
 8004418:	4619      	mov	r1, r3
 800441a:	4603      	mov	r3, r0
 800441c:	4622      	mov	r2, r4
 800441e:	189b      	adds	r3, r3, r2
 8004420:	633b      	str	r3, [r7, #48]	@ 0x30
 8004422:	462b      	mov	r3, r5
 8004424:	460a      	mov	r2, r1
 8004426:	eb42 0303 	adc.w	r3, r2, r3
 800442a:	637b      	str	r3, [r7, #52]	@ 0x34
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004438:	4629      	mov	r1, r5
 800443a:	024b      	lsls	r3, r1, #9
 800443c:	4621      	mov	r1, r4
 800443e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004442:	4621      	mov	r1, r4
 8004444:	024a      	lsls	r2, r1, #9
 8004446:	4610      	mov	r0, r2
 8004448:	4619      	mov	r1, r3
 800444a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800444e:	2200      	movs	r2, #0
 8004450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004454:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004458:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800445c:	f7fc fc34 	bl	8000cc8 <__aeabi_uldivmod>
 8004460:	4602      	mov	r2, r0
 8004462:	460b      	mov	r3, r1
 8004464:	4613      	mov	r3, r2
 8004466:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800446a:	e067      	b.n	800453c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800446c:	4b75      	ldr	r3, [pc, #468]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	099b      	lsrs	r3, r3, #6
 8004472:	2200      	movs	r2, #0
 8004474:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004478:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800447c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004484:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004486:	2300      	movs	r3, #0
 8004488:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800448a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800448e:	4622      	mov	r2, r4
 8004490:	462b      	mov	r3, r5
 8004492:	f04f 0000 	mov.w	r0, #0
 8004496:	f04f 0100 	mov.w	r1, #0
 800449a:	0159      	lsls	r1, r3, #5
 800449c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044a0:	0150      	lsls	r0, r2, #5
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	4621      	mov	r1, r4
 80044a8:	1a51      	subs	r1, r2, r1
 80044aa:	62b9      	str	r1, [r7, #40]	@ 0x28
 80044ac:	4629      	mov	r1, r5
 80044ae:	eb63 0301 	sbc.w	r3, r3, r1
 80044b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044b4:	f04f 0200 	mov.w	r2, #0
 80044b8:	f04f 0300 	mov.w	r3, #0
 80044bc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80044c0:	4649      	mov	r1, r9
 80044c2:	018b      	lsls	r3, r1, #6
 80044c4:	4641      	mov	r1, r8
 80044c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044ca:	4641      	mov	r1, r8
 80044cc:	018a      	lsls	r2, r1, #6
 80044ce:	4641      	mov	r1, r8
 80044d0:	ebb2 0a01 	subs.w	sl, r2, r1
 80044d4:	4649      	mov	r1, r9
 80044d6:	eb63 0b01 	sbc.w	fp, r3, r1
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	f04f 0300 	mov.w	r3, #0
 80044e2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044e6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044ee:	4692      	mov	sl, r2
 80044f0:	469b      	mov	fp, r3
 80044f2:	4623      	mov	r3, r4
 80044f4:	eb1a 0303 	adds.w	r3, sl, r3
 80044f8:	623b      	str	r3, [r7, #32]
 80044fa:	462b      	mov	r3, r5
 80044fc:	eb4b 0303 	adc.w	r3, fp, r3
 8004500:	627b      	str	r3, [r7, #36]	@ 0x24
 8004502:	f04f 0200 	mov.w	r2, #0
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800450e:	4629      	mov	r1, r5
 8004510:	028b      	lsls	r3, r1, #10
 8004512:	4621      	mov	r1, r4
 8004514:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004518:	4621      	mov	r1, r4
 800451a:	028a      	lsls	r2, r1, #10
 800451c:	4610      	mov	r0, r2
 800451e:	4619      	mov	r1, r3
 8004520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004524:	2200      	movs	r2, #0
 8004526:	673b      	str	r3, [r7, #112]	@ 0x70
 8004528:	677a      	str	r2, [r7, #116]	@ 0x74
 800452a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800452e:	f7fc fbcb 	bl	8000cc8 <__aeabi_uldivmod>
 8004532:	4602      	mov	r2, r0
 8004534:	460b      	mov	r3, r1
 8004536:	4613      	mov	r3, r2
 8004538:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800453c:	4b41      	ldr	r3, [pc, #260]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	0c1b      	lsrs	r3, r3, #16
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	3301      	adds	r3, #1
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800454e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004552:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004556:	fbb2 f3f3 	udiv	r3, r2, r3
 800455a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800455e:	e0eb      	b.n	8004738 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004560:	4b38      	ldr	r3, [pc, #224]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004568:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800456c:	4b35      	ldr	r3, [pc, #212]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d06b      	beq.n	8004650 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004578:	4b32      	ldr	r3, [pc, #200]	@ (8004644 <HAL_RCC_GetSysClockFreq+0x354>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	099b      	lsrs	r3, r3, #6
 800457e:	2200      	movs	r2, #0
 8004580:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004582:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004584:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800458a:	663b      	str	r3, [r7, #96]	@ 0x60
 800458c:	2300      	movs	r3, #0
 800458e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004590:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004594:	4622      	mov	r2, r4
 8004596:	462b      	mov	r3, r5
 8004598:	f04f 0000 	mov.w	r0, #0
 800459c:	f04f 0100 	mov.w	r1, #0
 80045a0:	0159      	lsls	r1, r3, #5
 80045a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045a6:	0150      	lsls	r0, r2, #5
 80045a8:	4602      	mov	r2, r0
 80045aa:	460b      	mov	r3, r1
 80045ac:	4621      	mov	r1, r4
 80045ae:	1a51      	subs	r1, r2, r1
 80045b0:	61b9      	str	r1, [r7, #24]
 80045b2:	4629      	mov	r1, r5
 80045b4:	eb63 0301 	sbc.w	r3, r3, r1
 80045b8:	61fb      	str	r3, [r7, #28]
 80045ba:	f04f 0200 	mov.w	r2, #0
 80045be:	f04f 0300 	mov.w	r3, #0
 80045c2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80045c6:	4659      	mov	r1, fp
 80045c8:	018b      	lsls	r3, r1, #6
 80045ca:	4651      	mov	r1, sl
 80045cc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045d0:	4651      	mov	r1, sl
 80045d2:	018a      	lsls	r2, r1, #6
 80045d4:	4651      	mov	r1, sl
 80045d6:	ebb2 0801 	subs.w	r8, r2, r1
 80045da:	4659      	mov	r1, fp
 80045dc:	eb63 0901 	sbc.w	r9, r3, r1
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	f04f 0300 	mov.w	r3, #0
 80045e8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045ec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045f0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045f4:	4690      	mov	r8, r2
 80045f6:	4699      	mov	r9, r3
 80045f8:	4623      	mov	r3, r4
 80045fa:	eb18 0303 	adds.w	r3, r8, r3
 80045fe:	613b      	str	r3, [r7, #16]
 8004600:	462b      	mov	r3, r5
 8004602:	eb49 0303 	adc.w	r3, r9, r3
 8004606:	617b      	str	r3, [r7, #20]
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	f04f 0300 	mov.w	r3, #0
 8004610:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004614:	4629      	mov	r1, r5
 8004616:	024b      	lsls	r3, r1, #9
 8004618:	4621      	mov	r1, r4
 800461a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800461e:	4621      	mov	r1, r4
 8004620:	024a      	lsls	r2, r1, #9
 8004622:	4610      	mov	r0, r2
 8004624:	4619      	mov	r1, r3
 8004626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800462a:	2200      	movs	r2, #0
 800462c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800462e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004630:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004634:	f7fc fb48 	bl	8000cc8 <__aeabi_uldivmod>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4613      	mov	r3, r2
 800463e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004642:	e065      	b.n	8004710 <HAL_RCC_GetSysClockFreq+0x420>
 8004644:	40023800 	.word	0x40023800
 8004648:	00f42400 	.word	0x00f42400
 800464c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004650:	4b3d      	ldr	r3, [pc, #244]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x458>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	099b      	lsrs	r3, r3, #6
 8004656:	2200      	movs	r2, #0
 8004658:	4618      	mov	r0, r3
 800465a:	4611      	mov	r1, r2
 800465c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004660:	653b      	str	r3, [r7, #80]	@ 0x50
 8004662:	2300      	movs	r3, #0
 8004664:	657b      	str	r3, [r7, #84]	@ 0x54
 8004666:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800466a:	4642      	mov	r2, r8
 800466c:	464b      	mov	r3, r9
 800466e:	f04f 0000 	mov.w	r0, #0
 8004672:	f04f 0100 	mov.w	r1, #0
 8004676:	0159      	lsls	r1, r3, #5
 8004678:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800467c:	0150      	lsls	r0, r2, #5
 800467e:	4602      	mov	r2, r0
 8004680:	460b      	mov	r3, r1
 8004682:	4641      	mov	r1, r8
 8004684:	1a51      	subs	r1, r2, r1
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	4649      	mov	r1, r9
 800468a:	eb63 0301 	sbc.w	r3, r3, r1
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	f04f 0200 	mov.w	r2, #0
 8004694:	f04f 0300 	mov.w	r3, #0
 8004698:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800469c:	4659      	mov	r1, fp
 800469e:	018b      	lsls	r3, r1, #6
 80046a0:	4651      	mov	r1, sl
 80046a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046a6:	4651      	mov	r1, sl
 80046a8:	018a      	lsls	r2, r1, #6
 80046aa:	4651      	mov	r1, sl
 80046ac:	1a54      	subs	r4, r2, r1
 80046ae:	4659      	mov	r1, fp
 80046b0:	eb63 0501 	sbc.w	r5, r3, r1
 80046b4:	f04f 0200 	mov.w	r2, #0
 80046b8:	f04f 0300 	mov.w	r3, #0
 80046bc:	00eb      	lsls	r3, r5, #3
 80046be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046c2:	00e2      	lsls	r2, r4, #3
 80046c4:	4614      	mov	r4, r2
 80046c6:	461d      	mov	r5, r3
 80046c8:	4643      	mov	r3, r8
 80046ca:	18e3      	adds	r3, r4, r3
 80046cc:	603b      	str	r3, [r7, #0]
 80046ce:	464b      	mov	r3, r9
 80046d0:	eb45 0303 	adc.w	r3, r5, r3
 80046d4:	607b      	str	r3, [r7, #4]
 80046d6:	f04f 0200 	mov.w	r2, #0
 80046da:	f04f 0300 	mov.w	r3, #0
 80046de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046e2:	4629      	mov	r1, r5
 80046e4:	028b      	lsls	r3, r1, #10
 80046e6:	4621      	mov	r1, r4
 80046e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046ec:	4621      	mov	r1, r4
 80046ee:	028a      	lsls	r2, r1, #10
 80046f0:	4610      	mov	r0, r2
 80046f2:	4619      	mov	r1, r3
 80046f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046f8:	2200      	movs	r2, #0
 80046fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046fc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80046fe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004702:	f7fc fae1 	bl	8000cc8 <__aeabi_uldivmod>
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	4613      	mov	r3, r2
 800470c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004710:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x458>)
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	0f1b      	lsrs	r3, r3, #28
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800471e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004722:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004726:	fbb2 f3f3 	udiv	r3, r2, r3
 800472a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800472e:	e003      	b.n	8004738 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004730:	4b06      	ldr	r3, [pc, #24]	@ (800474c <HAL_RCC_GetSysClockFreq+0x45c>)
 8004732:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004736:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004738:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800473c:	4618      	mov	r0, r3
 800473e:	37b8      	adds	r7, #184	@ 0xb8
 8004740:	46bd      	mov	sp, r7
 8004742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004746:	bf00      	nop
 8004748:	40023800 	.word	0x40023800
 800474c:	00f42400 	.word	0x00f42400

08004750 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e28d      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	f000 8083 	beq.w	8004876 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004770:	4b94      	ldr	r3, [pc, #592]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	f003 030c 	and.w	r3, r3, #12
 8004778:	2b04      	cmp	r3, #4
 800477a:	d019      	beq.n	80047b0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800477c:	4b91      	ldr	r3, [pc, #580]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f003 030c 	and.w	r3, r3, #12
        || \
 8004784:	2b08      	cmp	r3, #8
 8004786:	d106      	bne.n	8004796 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004788:	4b8e      	ldr	r3, [pc, #568]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004790:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004794:	d00c      	beq.n	80047b0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004796:	4b8b      	ldr	r3, [pc, #556]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800479e:	2b0c      	cmp	r3, #12
 80047a0:	d112      	bne.n	80047c8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047a2:	4b88      	ldr	r3, [pc, #544]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047ae:	d10b      	bne.n	80047c8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b0:	4b84      	ldr	r3, [pc, #528]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d05b      	beq.n	8004874 <HAL_RCC_OscConfig+0x124>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d157      	bne.n	8004874 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e25a      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d0:	d106      	bne.n	80047e0 <HAL_RCC_OscConfig+0x90>
 80047d2:	4b7c      	ldr	r3, [pc, #496]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a7b      	ldr	r2, [pc, #492]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	e01d      	b.n	800481c <HAL_RCC_OscConfig+0xcc>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047e8:	d10c      	bne.n	8004804 <HAL_RCC_OscConfig+0xb4>
 80047ea:	4b76      	ldr	r3, [pc, #472]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a75      	ldr	r2, [pc, #468]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	4b73      	ldr	r3, [pc, #460]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a72      	ldr	r2, [pc, #456]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80047fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	e00b      	b.n	800481c <HAL_RCC_OscConfig+0xcc>
 8004804:	4b6f      	ldr	r3, [pc, #444]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a6e      	ldr	r2, [pc, #440]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 800480a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	4b6c      	ldr	r3, [pc, #432]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a6b      	ldr	r2, [pc, #428]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800481a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d013      	beq.n	800484c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004824:	f7fd feba 	bl	800259c <HAL_GetTick>
 8004828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800482c:	f7fd feb6 	bl	800259c <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b64      	cmp	r3, #100	@ 0x64
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e21f      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483e:	4b61      	ldr	r3, [pc, #388]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0f0      	beq.n	800482c <HAL_RCC_OscConfig+0xdc>
 800484a:	e014      	b.n	8004876 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484c:	f7fd fea6 	bl	800259c <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004854:	f7fd fea2 	bl	800259c <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b64      	cmp	r3, #100	@ 0x64
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e20b      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004866:	4b57      	ldr	r3, [pc, #348]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1f0      	bne.n	8004854 <HAL_RCC_OscConfig+0x104>
 8004872:	e000      	b.n	8004876 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d06f      	beq.n	8004962 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004882:	4b50      	ldr	r3, [pc, #320]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 030c 	and.w	r3, r3, #12
 800488a:	2b00      	cmp	r3, #0
 800488c:	d017      	beq.n	80048be <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800488e:	4b4d      	ldr	r3, [pc, #308]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 030c 	and.w	r3, r3, #12
        || \
 8004896:	2b08      	cmp	r3, #8
 8004898:	d105      	bne.n	80048a6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800489a:	4b4a      	ldr	r3, [pc, #296]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00b      	beq.n	80048be <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048a6:	4b47      	ldr	r3, [pc, #284]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80048ae:	2b0c      	cmp	r3, #12
 80048b0:	d11c      	bne.n	80048ec <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048b2:	4b44      	ldr	r3, [pc, #272]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d116      	bne.n	80048ec <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048be:	4b41      	ldr	r3, [pc, #260]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d005      	beq.n	80048d6 <HAL_RCC_OscConfig+0x186>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d001      	beq.n	80048d6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e1d3      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d6:	4b3b      	ldr	r3, [pc, #236]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	4937      	ldr	r1, [pc, #220]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ea:	e03a      	b.n	8004962 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d020      	beq.n	8004936 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048f4:	4b34      	ldr	r3, [pc, #208]	@ (80049c8 <HAL_RCC_OscConfig+0x278>)
 80048f6:	2201      	movs	r2, #1
 80048f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fa:	f7fd fe4f 	bl	800259c <HAL_GetTick>
 80048fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004900:	e008      	b.n	8004914 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004902:	f7fd fe4b 	bl	800259c <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e1b4      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004914:	4b2b      	ldr	r3, [pc, #172]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0f0      	beq.n	8004902 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004920:	4b28      	ldr	r3, [pc, #160]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	4925      	ldr	r1, [pc, #148]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004930:	4313      	orrs	r3, r2
 8004932:	600b      	str	r3, [r1, #0]
 8004934:	e015      	b.n	8004962 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004936:	4b24      	ldr	r3, [pc, #144]	@ (80049c8 <HAL_RCC_OscConfig+0x278>)
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800493c:	f7fd fe2e 	bl	800259c <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004944:	f7fd fe2a 	bl	800259c <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e193      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004956:	4b1b      	ldr	r3, [pc, #108]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d1f0      	bne.n	8004944 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d036      	beq.n	80049dc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d016      	beq.n	80049a4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004976:	4b15      	ldr	r3, [pc, #84]	@ (80049cc <HAL_RCC_OscConfig+0x27c>)
 8004978:	2201      	movs	r2, #1
 800497a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800497c:	f7fd fe0e 	bl	800259c <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004984:	f7fd fe0a 	bl	800259c <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e173      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004996:	4b0b      	ldr	r3, [pc, #44]	@ (80049c4 <HAL_RCC_OscConfig+0x274>)
 8004998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0f0      	beq.n	8004984 <HAL_RCC_OscConfig+0x234>
 80049a2:	e01b      	b.n	80049dc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049a4:	4b09      	ldr	r3, [pc, #36]	@ (80049cc <HAL_RCC_OscConfig+0x27c>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049aa:	f7fd fdf7 	bl	800259c <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b0:	e00e      	b.n	80049d0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049b2:	f7fd fdf3 	bl	800259c <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d907      	bls.n	80049d0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e15c      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
 80049c4:	40023800 	.word	0x40023800
 80049c8:	42470000 	.word	0x42470000
 80049cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d0:	4b8a      	ldr	r3, [pc, #552]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 80049d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1ea      	bne.n	80049b2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 8097 	beq.w	8004b18 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ea:	2300      	movs	r3, #0
 80049ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ee:	4b83      	ldr	r3, [pc, #524]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10f      	bne.n	8004a1a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049fa:	2300      	movs	r3, #0
 80049fc:	60bb      	str	r3, [r7, #8]
 80049fe:	4b7f      	ldr	r3, [pc, #508]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a02:	4a7e      	ldr	r2, [pc, #504]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a0a:	4b7c      	ldr	r3, [pc, #496]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a12:	60bb      	str	r3, [r7, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a16:	2301      	movs	r3, #1
 8004a18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a1a:	4b79      	ldr	r3, [pc, #484]	@ (8004c00 <HAL_RCC_OscConfig+0x4b0>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d118      	bne.n	8004a58 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a26:	4b76      	ldr	r3, [pc, #472]	@ (8004c00 <HAL_RCC_OscConfig+0x4b0>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a75      	ldr	r2, [pc, #468]	@ (8004c00 <HAL_RCC_OscConfig+0x4b0>)
 8004a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a32:	f7fd fdb3 	bl	800259c <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a3a:	f7fd fdaf 	bl	800259c <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e118      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004c00 <HAL_RCC_OscConfig+0x4b0>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d106      	bne.n	8004a6e <HAL_RCC_OscConfig+0x31e>
 8004a60:	4b66      	ldr	r3, [pc, #408]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a64:	4a65      	ldr	r2, [pc, #404]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a66:	f043 0301 	orr.w	r3, r3, #1
 8004a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a6c:	e01c      	b.n	8004aa8 <HAL_RCC_OscConfig+0x358>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b05      	cmp	r3, #5
 8004a74:	d10c      	bne.n	8004a90 <HAL_RCC_OscConfig+0x340>
 8004a76:	4b61      	ldr	r3, [pc, #388]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a7a:	4a60      	ldr	r2, [pc, #384]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a7c:	f043 0304 	orr.w	r3, r3, #4
 8004a80:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a82:	4b5e      	ldr	r3, [pc, #376]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a86:	4a5d      	ldr	r2, [pc, #372]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a88:	f043 0301 	orr.w	r3, r3, #1
 8004a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a8e:	e00b      	b.n	8004aa8 <HAL_RCC_OscConfig+0x358>
 8004a90:	4b5a      	ldr	r3, [pc, #360]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a94:	4a59      	ldr	r2, [pc, #356]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a96:	f023 0301 	bic.w	r3, r3, #1
 8004a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a9c:	4b57      	ldr	r3, [pc, #348]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa0:	4a56      	ldr	r2, [pc, #344]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004aa2:	f023 0304 	bic.w	r3, r3, #4
 8004aa6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d015      	beq.n	8004adc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab0:	f7fd fd74 	bl	800259c <HAL_GetTick>
 8004ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab6:	e00a      	b.n	8004ace <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab8:	f7fd fd70 	bl	800259c <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e0d7      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ace:	4b4b      	ldr	r3, [pc, #300]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d0ee      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x368>
 8004ada:	e014      	b.n	8004b06 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004adc:	f7fd fd5e 	bl	800259c <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ae2:	e00a      	b.n	8004afa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ae4:	f7fd fd5a 	bl	800259c <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d901      	bls.n	8004afa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e0c1      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004afa:	4b40      	ldr	r3, [pc, #256]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004afe:	f003 0302 	and.w	r3, r3, #2
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1ee      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b06:	7dfb      	ldrb	r3, [r7, #23]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d105      	bne.n	8004b18 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b10:	4a3a      	ldr	r2, [pc, #232]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b16:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 80ad 	beq.w	8004c7c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b22:	4b36      	ldr	r3, [pc, #216]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 030c 	and.w	r3, r3, #12
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d060      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d145      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b36:	4b33      	ldr	r3, [pc, #204]	@ (8004c04 <HAL_RCC_OscConfig+0x4b4>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3c:	f7fd fd2e 	bl	800259c <HAL_GetTick>
 8004b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b44:	f7fd fd2a 	bl	800259c <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e093      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b56:	4b29      	ldr	r3, [pc, #164]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1f0      	bne.n	8004b44 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	69da      	ldr	r2, [r3, #28]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b70:	019b      	lsls	r3, r3, #6
 8004b72:	431a      	orrs	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b78:	085b      	lsrs	r3, r3, #1
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	041b      	lsls	r3, r3, #16
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b84:	061b      	lsls	r3, r3, #24
 8004b86:	431a      	orrs	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8c:	071b      	lsls	r3, r3, #28
 8004b8e:	491b      	ldr	r1, [pc, #108]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b94:	4b1b      	ldr	r3, [pc, #108]	@ (8004c04 <HAL_RCC_OscConfig+0x4b4>)
 8004b96:	2201      	movs	r2, #1
 8004b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9a:	f7fd fcff 	bl	800259c <HAL_GetTick>
 8004b9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ba0:	e008      	b.n	8004bb4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ba2:	f7fd fcfb 	bl	800259c <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d901      	bls.n	8004bb4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e064      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bb4:	4b11      	ldr	r3, [pc, #68]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0f0      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x452>
 8004bc0:	e05c      	b.n	8004c7c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc2:	4b10      	ldr	r3, [pc, #64]	@ (8004c04 <HAL_RCC_OscConfig+0x4b4>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc8:	f7fd fce8 	bl	800259c <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bd0:	f7fd fce4 	bl	800259c <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e04d      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004be2:	4b06      	ldr	r3, [pc, #24]	@ (8004bfc <HAL_RCC_OscConfig+0x4ac>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1f0      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x480>
 8004bee:	e045      	b.n	8004c7c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d107      	bne.n	8004c08 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e040      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
 8004bfc:	40023800 	.word	0x40023800
 8004c00:	40007000 	.word	0x40007000
 8004c04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c08:	4b1f      	ldr	r3, [pc, #124]	@ (8004c88 <HAL_RCC_OscConfig+0x538>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d030      	beq.n	8004c78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d129      	bne.n	8004c78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d122      	bne.n	8004c78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004c38:	4013      	ands	r3, r2
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d119      	bne.n	8004c78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c4e:	085b      	lsrs	r3, r3, #1
 8004c50:	3b01      	subs	r3, #1
 8004c52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d10f      	bne.n	8004c78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d107      	bne.n	8004c78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c72:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d001      	beq.n	8004c7c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e000      	b.n	8004c7e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3718      	adds	r7, #24
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40023800 	.word	0x40023800

08004c8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e041      	b.n	8004d22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d106      	bne.n	8004cb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7fd fa56 	bl	8002164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	4619      	mov	r1, r3
 8004cca:	4610      	mov	r0, r2
 8004ccc:	f000 fae6 	bl	800529c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3708      	adds	r7, #8
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d001      	beq.n	8004d44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e046      	b.n	8004dd2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a23      	ldr	r2, [pc, #140]	@ (8004de0 <HAL_TIM_Base_Start+0xb4>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d022      	beq.n	8004d9c <HAL_TIM_Base_Start+0x70>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d5e:	d01d      	beq.n	8004d9c <HAL_TIM_Base_Start+0x70>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a1f      	ldr	r2, [pc, #124]	@ (8004de4 <HAL_TIM_Base_Start+0xb8>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d018      	beq.n	8004d9c <HAL_TIM_Base_Start+0x70>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8004de8 <HAL_TIM_Base_Start+0xbc>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d013      	beq.n	8004d9c <HAL_TIM_Base_Start+0x70>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a1c      	ldr	r2, [pc, #112]	@ (8004dec <HAL_TIM_Base_Start+0xc0>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d00e      	beq.n	8004d9c <HAL_TIM_Base_Start+0x70>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a1b      	ldr	r2, [pc, #108]	@ (8004df0 <HAL_TIM_Base_Start+0xc4>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d009      	beq.n	8004d9c <HAL_TIM_Base_Start+0x70>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a19      	ldr	r2, [pc, #100]	@ (8004df4 <HAL_TIM_Base_Start+0xc8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d004      	beq.n	8004d9c <HAL_TIM_Base_Start+0x70>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a18      	ldr	r2, [pc, #96]	@ (8004df8 <HAL_TIM_Base_Start+0xcc>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d111      	bne.n	8004dc0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 0307 	and.w	r3, r3, #7
 8004da6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2b06      	cmp	r3, #6
 8004dac:	d010      	beq.n	8004dd0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f042 0201 	orr.w	r2, r2, #1
 8004dbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dbe:	e007      	b.n	8004dd0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3714      	adds	r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	40010000 	.word	0x40010000
 8004de4:	40000400 	.word	0x40000400
 8004de8:	40000800 	.word	0x40000800
 8004dec:	40000c00 	.word	0x40000c00
 8004df0:	40010400 	.word	0x40010400
 8004df4:	40014000 	.word	0x40014000
 8004df8:	40001800 	.word	0x40001800

08004dfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d001      	beq.n	8004e14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e04e      	b.n	8004eb2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68da      	ldr	r2, [r3, #12]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f042 0201 	orr.w	r2, r2, #1
 8004e2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a23      	ldr	r2, [pc, #140]	@ (8004ec0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d022      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e3e:	d01d      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a1f      	ldr	r2, [pc, #124]	@ (8004ec4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d018      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ec8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d013      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a1c      	ldr	r2, [pc, #112]	@ (8004ecc <HAL_TIM_Base_Start_IT+0xd0>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d00e      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a1b      	ldr	r2, [pc, #108]	@ (8004ed0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d009      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a19      	ldr	r2, [pc, #100]	@ (8004ed4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d004      	beq.n	8004e7c <HAL_TIM_Base_Start_IT+0x80>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a18      	ldr	r2, [pc, #96]	@ (8004ed8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d111      	bne.n	8004ea0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 0307 	and.w	r3, r3, #7
 8004e86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2b06      	cmp	r3, #6
 8004e8c:	d010      	beq.n	8004eb0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f042 0201 	orr.w	r2, r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9e:	e007      	b.n	8004eb0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 0201 	orr.w	r2, r2, #1
 8004eae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	40010000 	.word	0x40010000
 8004ec4:	40000400 	.word	0x40000400
 8004ec8:	40000800 	.word	0x40000800
 8004ecc:	40000c00 	.word	0x40000c00
 8004ed0:	40010400 	.word	0x40010400
 8004ed4:	40014000 	.word	0x40014000
 8004ed8:	40001800 	.word	0x40001800

08004edc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d020      	beq.n	8004f40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f003 0302 	and.w	r3, r3, #2
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d01b      	beq.n	8004f40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f06f 0202 	mvn.w	r2, #2
 8004f10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	f003 0303 	and.w	r3, r3, #3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d003      	beq.n	8004f2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 f999 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8004f2c:	e005      	b.n	8004f3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f98b 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f99c 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	f003 0304 	and.w	r3, r3, #4
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d020      	beq.n	8004f8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d01b      	beq.n	8004f8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f06f 0204 	mvn.w	r2, #4
 8004f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2202      	movs	r2, #2
 8004f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f973 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8004f78:	e005      	b.n	8004f86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f965 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 f976 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	f003 0308 	and.w	r3, r3, #8
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d020      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f003 0308 	and.w	r3, r3, #8
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d01b      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0208 	mvn.w	r2, #8
 8004fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2204      	movs	r2, #4
 8004fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f94d 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8004fc4:	e005      	b.n	8004fd2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f93f 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f950 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f003 0310 	and.w	r3, r3, #16
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d020      	beq.n	8005024 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f003 0310 	and.w	r3, r3, #16
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01b      	beq.n	8005024 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f06f 0210 	mvn.w	r2, #16
 8004ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2208      	movs	r2, #8
 8004ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005006:	2b00      	cmp	r3, #0
 8005008:	d003      	beq.n	8005012 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f927 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8005010:	e005      	b.n	800501e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f919 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 f92a 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00c      	beq.n	8005048 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d007      	beq.n	8005048 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f06f 0201 	mvn.w	r2, #1
 8005040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fc fb34 	bl	80016b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00c      	beq.n	800506c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005058:	2b00      	cmp	r3, #0
 800505a:	d007      	beq.n	800506c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 fade 	bl	8005628 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00c      	beq.n	8005090 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800507c:	2b00      	cmp	r3, #0
 800507e:	d007      	beq.n	8005090 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 f8fb 	bl	8005286 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f003 0320 	and.w	r3, r3, #32
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00c      	beq.n	80050b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f003 0320 	and.w	r3, r3, #32
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d007      	beq.n	80050b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0220 	mvn.w	r2, #32
 80050ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fab0 	bl	8005614 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050b4:	bf00      	nop
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050c6:	2300      	movs	r3, #0
 80050c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d101      	bne.n	80050d8 <HAL_TIM_ConfigClockSource+0x1c>
 80050d4:	2302      	movs	r3, #2
 80050d6:	e0b4      	b.n	8005242 <HAL_TIM_ConfigClockSource+0x186>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005110:	d03e      	beq.n	8005190 <HAL_TIM_ConfigClockSource+0xd4>
 8005112:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005116:	f200 8087 	bhi.w	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 800511a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800511e:	f000 8086 	beq.w	800522e <HAL_TIM_ConfigClockSource+0x172>
 8005122:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005126:	d87f      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005128:	2b70      	cmp	r3, #112	@ 0x70
 800512a:	d01a      	beq.n	8005162 <HAL_TIM_ConfigClockSource+0xa6>
 800512c:	2b70      	cmp	r3, #112	@ 0x70
 800512e:	d87b      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005130:	2b60      	cmp	r3, #96	@ 0x60
 8005132:	d050      	beq.n	80051d6 <HAL_TIM_ConfigClockSource+0x11a>
 8005134:	2b60      	cmp	r3, #96	@ 0x60
 8005136:	d877      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005138:	2b50      	cmp	r3, #80	@ 0x50
 800513a:	d03c      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0xfa>
 800513c:	2b50      	cmp	r3, #80	@ 0x50
 800513e:	d873      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005140:	2b40      	cmp	r3, #64	@ 0x40
 8005142:	d058      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x13a>
 8005144:	2b40      	cmp	r3, #64	@ 0x40
 8005146:	d86f      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005148:	2b30      	cmp	r3, #48	@ 0x30
 800514a:	d064      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 800514c:	2b30      	cmp	r3, #48	@ 0x30
 800514e:	d86b      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005150:	2b20      	cmp	r3, #32
 8005152:	d060      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 8005154:	2b20      	cmp	r3, #32
 8005156:	d867      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005158:	2b00      	cmp	r3, #0
 800515a:	d05c      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 800515c:	2b10      	cmp	r3, #16
 800515e:	d05a      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 8005160:	e062      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005172:	f000 f9b3 	bl	80054dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005184:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	609a      	str	r2, [r3, #8]
      break;
 800518e:	e04f      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051a0:	f000 f99c 	bl	80054dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80051b2:	609a      	str	r2, [r3, #8]
      break;
 80051b4:	e03c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051c2:	461a      	mov	r2, r3
 80051c4:	f000 f910 	bl	80053e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2150      	movs	r1, #80	@ 0x50
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 f969 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 80051d4:	e02c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051e2:	461a      	mov	r2, r3
 80051e4:	f000 f92f 	bl	8005446 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2160      	movs	r1, #96	@ 0x60
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 f959 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 80051f4:	e01c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005202:	461a      	mov	r2, r3
 8005204:	f000 f8f0 	bl	80053e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2140      	movs	r1, #64	@ 0x40
 800520e:	4618      	mov	r0, r3
 8005210:	f000 f949 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 8005214:	e00c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4619      	mov	r1, r3
 8005220:	4610      	mov	r0, r2
 8005222:	f000 f940 	bl	80054a6 <TIM_ITRx_SetConfig>
      break;
 8005226:	e003      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	73fb      	strb	r3, [r7, #15]
      break;
 800522c:	e000      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800522e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005240:	7bfb      	ldrb	r3, [r7, #15]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800527a:	bf00      	nop
 800527c:	370c      	adds	r7, #12
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
	...

0800529c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a43      	ldr	r2, [pc, #268]	@ (80053bc <TIM_Base_SetConfig+0x120>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d013      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ba:	d00f      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a40      	ldr	r2, [pc, #256]	@ (80053c0 <TIM_Base_SetConfig+0x124>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d00b      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a3f      	ldr	r2, [pc, #252]	@ (80053c4 <TIM_Base_SetConfig+0x128>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d007      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3e      	ldr	r2, [pc, #248]	@ (80053c8 <TIM_Base_SetConfig+0x12c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d003      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a3d      	ldr	r2, [pc, #244]	@ (80053cc <TIM_Base_SetConfig+0x130>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d108      	bne.n	80052ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a32      	ldr	r2, [pc, #200]	@ (80053bc <TIM_Base_SetConfig+0x120>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d02b      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052fc:	d027      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2f      	ldr	r2, [pc, #188]	@ (80053c0 <TIM_Base_SetConfig+0x124>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d023      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a2e      	ldr	r2, [pc, #184]	@ (80053c4 <TIM_Base_SetConfig+0x128>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d01f      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a2d      	ldr	r2, [pc, #180]	@ (80053c8 <TIM_Base_SetConfig+0x12c>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d01b      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a2c      	ldr	r2, [pc, #176]	@ (80053cc <TIM_Base_SetConfig+0x130>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d017      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a2b      	ldr	r2, [pc, #172]	@ (80053d0 <TIM_Base_SetConfig+0x134>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d013      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a2a      	ldr	r2, [pc, #168]	@ (80053d4 <TIM_Base_SetConfig+0x138>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00f      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a29      	ldr	r2, [pc, #164]	@ (80053d8 <TIM_Base_SetConfig+0x13c>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d00b      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a28      	ldr	r2, [pc, #160]	@ (80053dc <TIM_Base_SetConfig+0x140>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d007      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a27      	ldr	r2, [pc, #156]	@ (80053e0 <TIM_Base_SetConfig+0x144>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a26      	ldr	r2, [pc, #152]	@ (80053e4 <TIM_Base_SetConfig+0x148>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d108      	bne.n	8005360 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	4313      	orrs	r3, r2
 800535e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	689a      	ldr	r2, [r3, #8]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a0e      	ldr	r2, [pc, #56]	@ (80053bc <TIM_Base_SetConfig+0x120>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d003      	beq.n	800538e <TIM_Base_SetConfig+0xf2>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a10      	ldr	r2, [pc, #64]	@ (80053cc <TIM_Base_SetConfig+0x130>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d103      	bne.n	8005396 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	691a      	ldr	r2, [r3, #16]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f043 0204 	orr.w	r2, r3, #4
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	601a      	str	r2, [r3, #0]
}
 80053ae:	bf00      	nop
 80053b0:	3714      	adds	r7, #20
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	40010000 	.word	0x40010000
 80053c0:	40000400 	.word	0x40000400
 80053c4:	40000800 	.word	0x40000800
 80053c8:	40000c00 	.word	0x40000c00
 80053cc:	40010400 	.word	0x40010400
 80053d0:	40014000 	.word	0x40014000
 80053d4:	40014400 	.word	0x40014400
 80053d8:	40014800 	.word	0x40014800
 80053dc:	40001800 	.word	0x40001800
 80053e0:	40001c00 	.word	0x40001c00
 80053e4:	40002000 	.word	0x40002000

080053e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	f023 0201 	bic.w	r2, r3, #1
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	011b      	lsls	r3, r3, #4
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	4313      	orrs	r3, r2
 800541c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f023 030a 	bic.w	r3, r3, #10
 8005424:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4313      	orrs	r3, r2
 800542c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	621a      	str	r2, [r3, #32]
}
 800543a:	bf00      	nop
 800543c:	371c      	adds	r7, #28
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005446:	b480      	push	{r7}
 8005448:	b087      	sub	sp, #28
 800544a:	af00      	add	r7, sp, #0
 800544c:	60f8      	str	r0, [r7, #12]
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	f023 0210 	bic.w	r2, r3, #16
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005470:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	031b      	lsls	r3, r3, #12
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	4313      	orrs	r3, r2
 800547a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005482:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	011b      	lsls	r3, r3, #4
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	4313      	orrs	r3, r2
 800548c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	621a      	str	r2, [r3, #32]
}
 800549a:	bf00      	nop
 800549c:	371c      	adds	r7, #28
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054a6:	b480      	push	{r7}
 80054a8:	b085      	sub	sp, #20
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
 80054ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f043 0307 	orr.w	r3, r3, #7
 80054c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	609a      	str	r2, [r3, #8]
}
 80054d0:	bf00      	nop
 80054d2:	3714      	adds	r7, #20
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054dc:	b480      	push	{r7}
 80054de:	b087      	sub	sp, #28
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
 80054e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	021a      	lsls	r2, r3, #8
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	431a      	orrs	r2, r3
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	4313      	orrs	r3, r2
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	4313      	orrs	r3, r2
 8005508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	609a      	str	r2, [r3, #8]
}
 8005510:	bf00      	nop
 8005512:	371c      	adds	r7, #28
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005530:	2302      	movs	r3, #2
 8005532:	e05a      	b.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800555a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a21      	ldr	r2, [pc, #132]	@ (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d022      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005580:	d01d      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a1d      	ldr	r2, [pc, #116]	@ (80055fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d018      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a1b      	ldr	r2, [pc, #108]	@ (8005600 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d013      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a1a      	ldr	r2, [pc, #104]	@ (8005604 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00e      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a18      	ldr	r2, [pc, #96]	@ (8005608 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d009      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a17      	ldr	r2, [pc, #92]	@ (800560c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d004      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a15      	ldr	r2, [pc, #84]	@ (8005610 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d10c      	bne.n	80055d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68ba      	ldr	r2, [r7, #8]
 80055d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	40010000 	.word	0x40010000
 80055fc:	40000400 	.word	0x40000400
 8005600:	40000800 	.word	0x40000800
 8005604:	40000c00 	.word	0x40000c00
 8005608:	40010400 	.word	0x40010400
 800560c:	40014000 	.word	0x40014000
 8005610:	40001800 	.word	0x40001800

08005614 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e042      	b.n	80056d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d106      	bne.n	8005668 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7fc fdba 	bl	80021dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2224      	movs	r2, #36	@ 0x24
 800566c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68da      	ldr	r2, [r3, #12]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800567e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 fdd3 	bl	800622c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005694:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	695a      	ldr	r2, [r3, #20]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68da      	ldr	r2, [r3, #12]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2220      	movs	r2, #32
 80056c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3708      	adds	r7, #8
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b08a      	sub	sp, #40	@ 0x28
 80056e0:	af02      	add	r7, sp, #8
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	603b      	str	r3, [r7, #0]
 80056e8:	4613      	mov	r3, r2
 80056ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056ec:	2300      	movs	r3, #0
 80056ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b20      	cmp	r3, #32
 80056fa:	d175      	bne.n	80057e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d002      	beq.n	8005708 <HAL_UART_Transmit+0x2c>
 8005702:	88fb      	ldrh	r3, [r7, #6]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e06e      	b.n	80057ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2221      	movs	r2, #33	@ 0x21
 8005716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800571a:	f7fc ff3f 	bl	800259c <HAL_GetTick>
 800571e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	88fa      	ldrh	r2, [r7, #6]
 8005724:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	88fa      	ldrh	r2, [r7, #6]
 800572a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005734:	d108      	bne.n	8005748 <HAL_UART_Transmit+0x6c>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d104      	bne.n	8005748 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800573e:	2300      	movs	r3, #0
 8005740:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	61bb      	str	r3, [r7, #24]
 8005746:	e003      	b.n	8005750 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800574c:	2300      	movs	r3, #0
 800574e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005750:	e02e      	b.n	80057b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	9300      	str	r3, [sp, #0]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	2200      	movs	r2, #0
 800575a:	2180      	movs	r1, #128	@ 0x80
 800575c:	68f8      	ldr	r0, [r7, #12]
 800575e:	f000 fb37 	bl	8005dd0 <UART_WaitOnFlagUntilTimeout>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d005      	beq.n	8005774 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2220      	movs	r2, #32
 800576c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e03a      	b.n	80057ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10b      	bne.n	8005792 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	881b      	ldrh	r3, [r3, #0]
 800577e:	461a      	mov	r2, r3
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005788:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	3302      	adds	r3, #2
 800578e:	61bb      	str	r3, [r7, #24]
 8005790:	e007      	b.n	80057a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	781a      	ldrb	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	3301      	adds	r3, #1
 80057a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	3b01      	subs	r3, #1
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1cb      	bne.n	8005752 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	2200      	movs	r2, #0
 80057c2:	2140      	movs	r1, #64	@ 0x40
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f000 fb03 	bl	8005dd0 <UART_WaitOnFlagUntilTimeout>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d005      	beq.n	80057dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e006      	b.n	80057ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80057e4:	2300      	movs	r3, #0
 80057e6:	e000      	b.n	80057ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80057e8:	2302      	movs	r3, #2
  }
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3720      	adds	r7, #32
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	60f8      	str	r0, [r7, #12]
 80057fa:	60b9      	str	r1, [r7, #8]
 80057fc:	4613      	mov	r3, r2
 80057fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b20      	cmp	r3, #32
 800580a:	d112      	bne.n	8005832 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <HAL_UART_Receive_IT+0x26>
 8005812:	88fb      	ldrh	r3, [r7, #6]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d101      	bne.n	800581c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e00b      	b.n	8005834 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005822:	88fb      	ldrh	r3, [r7, #6]
 8005824:	461a      	mov	r2, r3
 8005826:	68b9      	ldr	r1, [r7, #8]
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 fb2a 	bl	8005e82 <UART_Start_Receive_IT>
 800582e:	4603      	mov	r3, r0
 8005830:	e000      	b.n	8005834 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005832:	2302      	movs	r3, #2
  }
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b0ba      	sub	sp, #232	@ 0xe8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005862:	2300      	movs	r3, #0
 8005864:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005868:	2300      	movs	r3, #0
 800586a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800586e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800587a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10f      	bne.n	80058a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005886:	f003 0320 	and.w	r3, r3, #32
 800588a:	2b00      	cmp	r3, #0
 800588c:	d009      	beq.n	80058a2 <HAL_UART_IRQHandler+0x66>
 800588e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005892:	f003 0320 	and.w	r3, r3, #32
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 fc07 	bl	80060ae <UART_Receive_IT>
      return;
 80058a0:	e273      	b.n	8005d8a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80058a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	f000 80de 	beq.w	8005a68 <HAL_UART_IRQHandler+0x22c>
 80058ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d106      	bne.n	80058c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80058b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 80d1 	beq.w	8005a68 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00b      	beq.n	80058ea <HAL_UART_IRQHandler+0xae>
 80058d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d005      	beq.n	80058ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e2:	f043 0201 	orr.w	r2, r3, #1
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ee:	f003 0304 	and.w	r3, r3, #4
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_UART_IRQHandler+0xd2>
 80058f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d005      	beq.n	800590e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005906:	f043 0202 	orr.w	r2, r3, #2
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800590e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00b      	beq.n	8005932 <HAL_UART_IRQHandler+0xf6>
 800591a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d005      	beq.n	8005932 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800592a:	f043 0204 	orr.w	r2, r3, #4
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005936:	f003 0308 	and.w	r3, r3, #8
 800593a:	2b00      	cmp	r3, #0
 800593c:	d011      	beq.n	8005962 <HAL_UART_IRQHandler+0x126>
 800593e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005942:	f003 0320 	and.w	r3, r3, #32
 8005946:	2b00      	cmp	r3, #0
 8005948:	d105      	bne.n	8005956 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800594a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d005      	beq.n	8005962 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595a:	f043 0208 	orr.w	r2, r3, #8
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 820a 	beq.w	8005d80 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800596c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005970:	f003 0320 	and.w	r3, r3, #32
 8005974:	2b00      	cmp	r3, #0
 8005976:	d008      	beq.n	800598a <HAL_UART_IRQHandler+0x14e>
 8005978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800597c:	f003 0320 	and.w	r3, r3, #32
 8005980:	2b00      	cmp	r3, #0
 8005982:	d002      	beq.n	800598a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 fb92 	bl	80060ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	695b      	ldr	r3, [r3, #20]
 8005990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005994:	2b40      	cmp	r3, #64	@ 0x40
 8005996:	bf0c      	ite	eq
 8005998:	2301      	moveq	r3, #1
 800599a:	2300      	movne	r3, #0
 800599c:	b2db      	uxtb	r3, r3
 800599e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a6:	f003 0308 	and.w	r3, r3, #8
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d103      	bne.n	80059b6 <HAL_UART_IRQHandler+0x17a>
 80059ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d04f      	beq.n	8005a56 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fa9d 	bl	8005ef6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c6:	2b40      	cmp	r3, #64	@ 0x40
 80059c8:	d141      	bne.n	8005a4e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	3314      	adds	r3, #20
 80059d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059d8:	e853 3f00 	ldrex	r3, [r3]
 80059dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	3314      	adds	r3, #20
 80059f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80059f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80059fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a06:	e841 2300 	strex	r3, r2, [r1]
 8005a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1d9      	bne.n	80059ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d013      	beq.n	8005a46 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a22:	4a8a      	ldr	r2, [pc, #552]	@ (8005c4c <HAL_UART_IRQHandler+0x410>)
 8005a24:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7fd fb77 	bl	800311e <HAL_DMA_Abort_IT>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d016      	beq.n	8005a64 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a40:	4610      	mov	r0, r2
 8005a42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a44:	e00e      	b.n	8005a64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f9ac 	bl	8005da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a4c:	e00a      	b.n	8005a64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f9a8 	bl	8005da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a54:	e006      	b.n	8005a64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f9a4 	bl	8005da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005a62:	e18d      	b.n	8005d80 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a64:	bf00      	nop
    return;
 8005a66:	e18b      	b.n	8005d80 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	f040 8167 	bne.w	8005d40 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a76:	f003 0310 	and.w	r3, r3, #16
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f000 8160 	beq.w	8005d40 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a84:	f003 0310 	and.w	r3, r3, #16
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f000 8159 	beq.w	8005d40 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a8e:	2300      	movs	r3, #0
 8005a90:	60bb      	str	r3, [r7, #8]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	60bb      	str	r3, [r7, #8]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	60bb      	str	r3, [r7, #8]
 8005aa2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aae:	2b40      	cmp	r3, #64	@ 0x40
 8005ab0:	f040 80ce 	bne.w	8005c50 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ac0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 80a9 	beq.w	8005c1c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	f080 80a2 	bcs.w	8005c1c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ade:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aea:	f000 8088 	beq.w	8005bfe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	330c      	adds	r3, #12
 8005af4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005afc:	e853 3f00 	ldrex	r3, [r3]
 8005b00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	330c      	adds	r3, #12
 8005b16:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005b1a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b22:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b2a:	e841 2300 	strex	r3, r2, [r1]
 8005b2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1d9      	bne.n	8005aee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3314      	adds	r3, #20
 8005b40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b44:	e853 3f00 	ldrex	r3, [r3]
 8005b48:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b4c:	f023 0301 	bic.w	r3, r3, #1
 8005b50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3314      	adds	r3, #20
 8005b5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b5e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b62:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b66:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b6a:	e841 2300 	strex	r3, r2, [r1]
 8005b6e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1e1      	bne.n	8005b3a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	3314      	adds	r3, #20
 8005b7c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b80:	e853 3f00 	ldrex	r3, [r3]
 8005b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	3314      	adds	r3, #20
 8005b96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005b9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ba0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005ba2:	e841 2300 	strex	r3, r2, [r1]
 8005ba6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ba8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1e3      	bne.n	8005b76 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	330c      	adds	r3, #12
 8005bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bc6:	e853 3f00 	ldrex	r3, [r3]
 8005bca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005bcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bce:	f023 0310 	bic.w	r3, r3, #16
 8005bd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	330c      	adds	r3, #12
 8005bdc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005be0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005be2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005be6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005be8:	e841 2300 	strex	r3, r2, [r1]
 8005bec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005bee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d1e3      	bne.n	8005bbc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fd fa20 	bl	800303e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2202      	movs	r2, #2
 8005c02:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	4619      	mov	r1, r3
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f8cf 	bl	8005db8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c1a:	e0b3      	b.n	8005d84 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c20:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c24:	429a      	cmp	r2, r3
 8005c26:	f040 80ad 	bne.w	8005d84 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c34:	f040 80a6 	bne.w	8005d84 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c42:	4619      	mov	r1, r3
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f000 f8b7 	bl	8005db8 <HAL_UARTEx_RxEventCallback>
      return;
 8005c4a:	e09b      	b.n	8005d84 <HAL_UART_IRQHandler+0x548>
 8005c4c:	08005fbd 	.word	0x08005fbd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	1ad3      	subs	r3, r2, r3
 8005c5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f000 808e 	beq.w	8005d88 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005c6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f000 8089 	beq.w	8005d88 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c80:	e853 3f00 	ldrex	r3, [r3]
 8005c84:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c8c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	330c      	adds	r3, #12
 8005c96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005c9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005c9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ca0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ca2:	e841 2300 	strex	r3, r2, [r1]
 8005ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1e3      	bne.n	8005c76 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3314      	adds	r3, #20
 8005cb4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb8:	e853 3f00 	ldrex	r3, [r3]
 8005cbc:	623b      	str	r3, [r7, #32]
   return(result);
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	f023 0301 	bic.w	r3, r3, #1
 8005cc4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	3314      	adds	r3, #20
 8005cce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005cd2:	633a      	str	r2, [r7, #48]	@ 0x30
 8005cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1e3      	bne.n	8005cae <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2220      	movs	r2, #32
 8005cea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	330c      	adds	r3, #12
 8005cfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	e853 3f00 	ldrex	r3, [r3]
 8005d02:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f023 0310 	bic.w	r3, r3, #16
 8005d0a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	330c      	adds	r3, #12
 8005d14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005d18:	61fa      	str	r2, [r7, #28]
 8005d1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1c:	69b9      	ldr	r1, [r7, #24]
 8005d1e:	69fa      	ldr	r2, [r7, #28]
 8005d20:	e841 2300 	strex	r3, r2, [r1]
 8005d24:	617b      	str	r3, [r7, #20]
   return(result);
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1e3      	bne.n	8005cf4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d32:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d36:	4619      	mov	r1, r3
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 f83d 	bl	8005db8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d3e:	e023      	b.n	8005d88 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d009      	beq.n	8005d60 <HAL_UART_IRQHandler+0x524>
 8005d4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d003      	beq.n	8005d60 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 f940 	bl	8005fde <UART_Transmit_IT>
    return;
 8005d5e:	e014      	b.n	8005d8a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00e      	beq.n	8005d8a <HAL_UART_IRQHandler+0x54e>
 8005d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d008      	beq.n	8005d8a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f980 	bl	800607e <UART_EndTransmit_IT>
    return;
 8005d7e:	e004      	b.n	8005d8a <HAL_UART_IRQHandler+0x54e>
    return;
 8005d80:	bf00      	nop
 8005d82:	e002      	b.n	8005d8a <HAL_UART_IRQHandler+0x54e>
      return;
 8005d84:	bf00      	nop
 8005d86:	e000      	b.n	8005d8a <HAL_UART_IRQHandler+0x54e>
      return;
 8005d88:	bf00      	nop
  }
}
 8005d8a:	37e8      	adds	r7, #232	@ 0xe8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	60f8      	str	r0, [r7, #12]
 8005dd8:	60b9      	str	r1, [r7, #8]
 8005dda:	603b      	str	r3, [r7, #0]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de0:	e03b      	b.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de2:	6a3b      	ldr	r3, [r7, #32]
 8005de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de8:	d037      	beq.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dea:	f7fc fbd7 	bl	800259c <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	6a3a      	ldr	r2, [r7, #32]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d302      	bcc.n	8005e00 <UART_WaitOnFlagUntilTimeout+0x30>
 8005dfa:	6a3b      	ldr	r3, [r7, #32]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d101      	bne.n	8005e04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e03a      	b.n	8005e7a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	f003 0304 	and.w	r3, r3, #4
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d023      	beq.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b80      	cmp	r3, #128	@ 0x80
 8005e16:	d020      	beq.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	2b40      	cmp	r3, #64	@ 0x40
 8005e1c:	d01d      	beq.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0308 	and.w	r3, r3, #8
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d116      	bne.n	8005e5a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	617b      	str	r3, [r7, #20]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	617b      	str	r3, [r7, #20]
 8005e40:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f000 f857 	bl	8005ef6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2208      	movs	r2, #8
 8005e4c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e00f      	b.n	8005e7a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	4013      	ands	r3, r2
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	429a      	cmp	r2, r3
 8005e68:	bf0c      	ite	eq
 8005e6a:	2301      	moveq	r3, #1
 8005e6c:	2300      	movne	r3, #0
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	461a      	mov	r2, r3
 8005e72:	79fb      	ldrb	r3, [r7, #7]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d0b4      	beq.n	8005de2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b085      	sub	sp, #20
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	60f8      	str	r0, [r7, #12]
 8005e8a:	60b9      	str	r1, [r7, #8]
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	88fa      	ldrh	r2, [r7, #6]
 8005e9a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	88fa      	ldrh	r2, [r7, #6]
 8005ea0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2222      	movs	r2, #34	@ 0x22
 8005eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d007      	beq.n	8005ec8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ec6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695a      	ldr	r2, [r3, #20]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f042 0201 	orr.w	r2, r2, #1
 8005ed6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68da      	ldr	r2, [r3, #12]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0220 	orr.w	r2, r2, #32
 8005ee6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3714      	adds	r7, #20
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	b095      	sub	sp, #84	@ 0x54
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	330c      	adds	r3, #12
 8005f04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f08:	e853 3f00 	ldrex	r3, [r3]
 8005f0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	330c      	adds	r3, #12
 8005f1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f1e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f26:	e841 2300 	strex	r3, r2, [r1]
 8005f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d1e5      	bne.n	8005efe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	3314      	adds	r3, #20
 8005f38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3a:	6a3b      	ldr	r3, [r7, #32]
 8005f3c:	e853 3f00 	ldrex	r3, [r3]
 8005f40:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	f023 0301 	bic.w	r3, r3, #1
 8005f48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	3314      	adds	r3, #20
 8005f50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f5a:	e841 2300 	strex	r3, r2, [r1]
 8005f5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1e5      	bne.n	8005f32 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d119      	bne.n	8005fa2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	330c      	adds	r3, #12
 8005f74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	e853 3f00 	ldrex	r3, [r3]
 8005f7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	f023 0310 	bic.w	r3, r3, #16
 8005f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	330c      	adds	r3, #12
 8005f8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f8e:	61ba      	str	r2, [r7, #24]
 8005f90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f92:	6979      	ldr	r1, [r7, #20]
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	e841 2300 	strex	r3, r2, [r1]
 8005f9a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1e5      	bne.n	8005f6e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2220      	movs	r2, #32
 8005fa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005fb0:	bf00      	nop
 8005fb2:	3754      	adds	r7, #84	@ 0x54
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f7ff fee7 	bl	8005da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fd6:	bf00      	nop
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b085      	sub	sp, #20
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b21      	cmp	r3, #33	@ 0x21
 8005ff0:	d13e      	bne.n	8006070 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ffa:	d114      	bne.n	8006026 <UART_Transmit_IT+0x48>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d110      	bne.n	8006026 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	881b      	ldrh	r3, [r3, #0]
 800600e:	461a      	mov	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006018:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	1c9a      	adds	r2, r3, #2
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	621a      	str	r2, [r3, #32]
 8006024:	e008      	b.n	8006038 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	1c59      	adds	r1, r3, #1
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6211      	str	r1, [r2, #32]
 8006030:	781a      	ldrb	r2, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800603c:	b29b      	uxth	r3, r3
 800603e:	3b01      	subs	r3, #1
 8006040:	b29b      	uxth	r3, r3
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	4619      	mov	r1, r3
 8006046:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10f      	bne.n	800606c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68da      	ldr	r2, [r3, #12]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800605a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68da      	ldr	r2, [r3, #12]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800606a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800606c:	2300      	movs	r3, #0
 800606e:	e000      	b.n	8006072 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006070:	2302      	movs	r3, #2
  }
}
 8006072:	4618      	mov	r0, r3
 8006074:	3714      	adds	r7, #20
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr

0800607e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b082      	sub	sp, #8
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68da      	ldr	r2, [r3, #12]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006094:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7ff fe76 	bl	8005d90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}

080060ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060ae:	b580      	push	{r7, lr}
 80060b0:	b08c      	sub	sp, #48	@ 0x30
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80060b6:	2300      	movs	r3, #0
 80060b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	2b22      	cmp	r3, #34	@ 0x22
 80060c8:	f040 80aa 	bne.w	8006220 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060d4:	d115      	bne.n	8006102 <UART_Receive_IT+0x54>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d111      	bne.n	8006102 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fa:	1c9a      	adds	r2, r3, #2
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8006100:	e024      	b.n	800614c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006106:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006110:	d007      	beq.n	8006122 <UART_Receive_IT+0x74>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10a      	bne.n	8006130 <UART_Receive_IT+0x82>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d106      	bne.n	8006130 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	b2da      	uxtb	r2, r3
 800612a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612c:	701a      	strb	r2, [r3, #0]
 800612e:	e008      	b.n	8006142 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800613c:	b2da      	uxtb	r2, r3
 800613e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006140:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006150:	b29b      	uxth	r3, r3
 8006152:	3b01      	subs	r3, #1
 8006154:	b29b      	uxth	r3, r3
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	4619      	mov	r1, r3
 800615a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800615c:	2b00      	cmp	r3, #0
 800615e:	d15d      	bne.n	800621c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68da      	ldr	r2, [r3, #12]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f022 0220 	bic.w	r2, r2, #32
 800616e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68da      	ldr	r2, [r3, #12]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800617e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	695a      	ldr	r2, [r3, #20]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0201 	bic.w	r2, r2, #1
 800618e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d135      	bne.n	8006212 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	330c      	adds	r3, #12
 80061b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	e853 3f00 	ldrex	r3, [r3]
 80061ba:	613b      	str	r3, [r7, #16]
   return(result);
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	f023 0310 	bic.w	r3, r3, #16
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	330c      	adds	r3, #12
 80061ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061cc:	623a      	str	r2, [r7, #32]
 80061ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d0:	69f9      	ldr	r1, [r7, #28]
 80061d2:	6a3a      	ldr	r2, [r7, #32]
 80061d4:	e841 2300 	strex	r3, r2, [r1]
 80061d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1e5      	bne.n	80061ac <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 0310 	and.w	r3, r3, #16
 80061ea:	2b10      	cmp	r3, #16
 80061ec:	d10a      	bne.n	8006204 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061ee:	2300      	movs	r3, #0
 80061f0:	60fb      	str	r3, [r7, #12]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	60fb      	str	r3, [r7, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	60fb      	str	r3, [r7, #12]
 8006202:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006208:	4619      	mov	r1, r3
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7ff fdd4 	bl	8005db8 <HAL_UARTEx_RxEventCallback>
 8006210:	e002      	b.n	8006218 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f7fb fb80 	bl	8001918 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006218:	2300      	movs	r3, #0
 800621a:	e002      	b.n	8006222 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800621c:	2300      	movs	r3, #0
 800621e:	e000      	b.n	8006222 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006220:	2302      	movs	r3, #2
  }
}
 8006222:	4618      	mov	r0, r3
 8006224:	3730      	adds	r7, #48	@ 0x30
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}
	...

0800622c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800622c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006230:	b0c0      	sub	sp, #256	@ 0x100
 8006232:	af00      	add	r7, sp, #0
 8006234:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	691b      	ldr	r3, [r3, #16]
 8006240:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006248:	68d9      	ldr	r1, [r3, #12]
 800624a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	ea40 0301 	orr.w	r3, r0, r1
 8006254:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	431a      	orrs	r2, r3
 8006264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	431a      	orrs	r2, r3
 800626c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	4313      	orrs	r3, r2
 8006274:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006284:	f021 010c 	bic.w	r1, r1, #12
 8006288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006292:	430b      	orrs	r3, r1
 8006294:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80062a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a6:	6999      	ldr	r1, [r3, #24]
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	ea40 0301 	orr.w	r3, r0, r1
 80062b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	4b8f      	ldr	r3, [pc, #572]	@ (80064f8 <UART_SetConfig+0x2cc>)
 80062bc:	429a      	cmp	r2, r3
 80062be:	d005      	beq.n	80062cc <UART_SetConfig+0xa0>
 80062c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	4b8d      	ldr	r3, [pc, #564]	@ (80064fc <UART_SetConfig+0x2d0>)
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d104      	bne.n	80062d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062cc:	f7fd fffc 	bl	80042c8 <HAL_RCC_GetPCLK2Freq>
 80062d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80062d4:	e003      	b.n	80062de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062d6:	f7fd ffe3 	bl	80042a0 <HAL_RCC_GetPCLK1Freq>
 80062da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062e2:	69db      	ldr	r3, [r3, #28]
 80062e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062e8:	f040 810c 	bne.w	8006504 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062f0:	2200      	movs	r2, #0
 80062f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062fe:	4622      	mov	r2, r4
 8006300:	462b      	mov	r3, r5
 8006302:	1891      	adds	r1, r2, r2
 8006304:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006306:	415b      	adcs	r3, r3
 8006308:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800630a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800630e:	4621      	mov	r1, r4
 8006310:	eb12 0801 	adds.w	r8, r2, r1
 8006314:	4629      	mov	r1, r5
 8006316:	eb43 0901 	adc.w	r9, r3, r1
 800631a:	f04f 0200 	mov.w	r2, #0
 800631e:	f04f 0300 	mov.w	r3, #0
 8006322:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006326:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800632a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800632e:	4690      	mov	r8, r2
 8006330:	4699      	mov	r9, r3
 8006332:	4623      	mov	r3, r4
 8006334:	eb18 0303 	adds.w	r3, r8, r3
 8006338:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800633c:	462b      	mov	r3, r5
 800633e:	eb49 0303 	adc.w	r3, r9, r3
 8006342:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006352:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006356:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800635a:	460b      	mov	r3, r1
 800635c:	18db      	adds	r3, r3, r3
 800635e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006360:	4613      	mov	r3, r2
 8006362:	eb42 0303 	adc.w	r3, r2, r3
 8006366:	657b      	str	r3, [r7, #84]	@ 0x54
 8006368:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800636c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006370:	f7fa fcaa 	bl	8000cc8 <__aeabi_uldivmod>
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	4b61      	ldr	r3, [pc, #388]	@ (8006500 <UART_SetConfig+0x2d4>)
 800637a:	fba3 2302 	umull	r2, r3, r3, r2
 800637e:	095b      	lsrs	r3, r3, #5
 8006380:	011c      	lsls	r4, r3, #4
 8006382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006386:	2200      	movs	r2, #0
 8006388:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800638c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006390:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006394:	4642      	mov	r2, r8
 8006396:	464b      	mov	r3, r9
 8006398:	1891      	adds	r1, r2, r2
 800639a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800639c:	415b      	adcs	r3, r3
 800639e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80063a4:	4641      	mov	r1, r8
 80063a6:	eb12 0a01 	adds.w	sl, r2, r1
 80063aa:	4649      	mov	r1, r9
 80063ac:	eb43 0b01 	adc.w	fp, r3, r1
 80063b0:	f04f 0200 	mov.w	r2, #0
 80063b4:	f04f 0300 	mov.w	r3, #0
 80063b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80063bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80063c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063c4:	4692      	mov	sl, r2
 80063c6:	469b      	mov	fp, r3
 80063c8:	4643      	mov	r3, r8
 80063ca:	eb1a 0303 	adds.w	r3, sl, r3
 80063ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063d2:	464b      	mov	r3, r9
 80063d4:	eb4b 0303 	adc.w	r3, fp, r3
 80063d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80063e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063f0:	460b      	mov	r3, r1
 80063f2:	18db      	adds	r3, r3, r3
 80063f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80063f6:	4613      	mov	r3, r2
 80063f8:	eb42 0303 	adc.w	r3, r2, r3
 80063fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80063fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006402:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006406:	f7fa fc5f 	bl	8000cc8 <__aeabi_uldivmod>
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	4611      	mov	r1, r2
 8006410:	4b3b      	ldr	r3, [pc, #236]	@ (8006500 <UART_SetConfig+0x2d4>)
 8006412:	fba3 2301 	umull	r2, r3, r3, r1
 8006416:	095b      	lsrs	r3, r3, #5
 8006418:	2264      	movs	r2, #100	@ 0x64
 800641a:	fb02 f303 	mul.w	r3, r2, r3
 800641e:	1acb      	subs	r3, r1, r3
 8006420:	00db      	lsls	r3, r3, #3
 8006422:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006426:	4b36      	ldr	r3, [pc, #216]	@ (8006500 <UART_SetConfig+0x2d4>)
 8006428:	fba3 2302 	umull	r2, r3, r3, r2
 800642c:	095b      	lsrs	r3, r3, #5
 800642e:	005b      	lsls	r3, r3, #1
 8006430:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006434:	441c      	add	r4, r3
 8006436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800643a:	2200      	movs	r2, #0
 800643c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006440:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006444:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006448:	4642      	mov	r2, r8
 800644a:	464b      	mov	r3, r9
 800644c:	1891      	adds	r1, r2, r2
 800644e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006450:	415b      	adcs	r3, r3
 8006452:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006454:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006458:	4641      	mov	r1, r8
 800645a:	1851      	adds	r1, r2, r1
 800645c:	6339      	str	r1, [r7, #48]	@ 0x30
 800645e:	4649      	mov	r1, r9
 8006460:	414b      	adcs	r3, r1
 8006462:	637b      	str	r3, [r7, #52]	@ 0x34
 8006464:	f04f 0200 	mov.w	r2, #0
 8006468:	f04f 0300 	mov.w	r3, #0
 800646c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006470:	4659      	mov	r1, fp
 8006472:	00cb      	lsls	r3, r1, #3
 8006474:	4651      	mov	r1, sl
 8006476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800647a:	4651      	mov	r1, sl
 800647c:	00ca      	lsls	r2, r1, #3
 800647e:	4610      	mov	r0, r2
 8006480:	4619      	mov	r1, r3
 8006482:	4603      	mov	r3, r0
 8006484:	4642      	mov	r2, r8
 8006486:	189b      	adds	r3, r3, r2
 8006488:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800648c:	464b      	mov	r3, r9
 800648e:	460a      	mov	r2, r1
 8006490:	eb42 0303 	adc.w	r3, r2, r3
 8006494:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80064a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80064a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80064ac:	460b      	mov	r3, r1
 80064ae:	18db      	adds	r3, r3, r3
 80064b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064b2:	4613      	mov	r3, r2
 80064b4:	eb42 0303 	adc.w	r3, r2, r3
 80064b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80064be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80064c2:	f7fa fc01 	bl	8000cc8 <__aeabi_uldivmod>
 80064c6:	4602      	mov	r2, r0
 80064c8:	460b      	mov	r3, r1
 80064ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006500 <UART_SetConfig+0x2d4>)
 80064cc:	fba3 1302 	umull	r1, r3, r3, r2
 80064d0:	095b      	lsrs	r3, r3, #5
 80064d2:	2164      	movs	r1, #100	@ 0x64
 80064d4:	fb01 f303 	mul.w	r3, r1, r3
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	00db      	lsls	r3, r3, #3
 80064dc:	3332      	adds	r3, #50	@ 0x32
 80064de:	4a08      	ldr	r2, [pc, #32]	@ (8006500 <UART_SetConfig+0x2d4>)
 80064e0:	fba2 2303 	umull	r2, r3, r2, r3
 80064e4:	095b      	lsrs	r3, r3, #5
 80064e6:	f003 0207 	and.w	r2, r3, #7
 80064ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4422      	add	r2, r4
 80064f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064f4:	e106      	b.n	8006704 <UART_SetConfig+0x4d8>
 80064f6:	bf00      	nop
 80064f8:	40011000 	.word	0x40011000
 80064fc:	40011400 	.word	0x40011400
 8006500:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006504:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006508:	2200      	movs	r2, #0
 800650a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800650e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006512:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006516:	4642      	mov	r2, r8
 8006518:	464b      	mov	r3, r9
 800651a:	1891      	adds	r1, r2, r2
 800651c:	6239      	str	r1, [r7, #32]
 800651e:	415b      	adcs	r3, r3
 8006520:	627b      	str	r3, [r7, #36]	@ 0x24
 8006522:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006526:	4641      	mov	r1, r8
 8006528:	1854      	adds	r4, r2, r1
 800652a:	4649      	mov	r1, r9
 800652c:	eb43 0501 	adc.w	r5, r3, r1
 8006530:	f04f 0200 	mov.w	r2, #0
 8006534:	f04f 0300 	mov.w	r3, #0
 8006538:	00eb      	lsls	r3, r5, #3
 800653a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800653e:	00e2      	lsls	r2, r4, #3
 8006540:	4614      	mov	r4, r2
 8006542:	461d      	mov	r5, r3
 8006544:	4643      	mov	r3, r8
 8006546:	18e3      	adds	r3, r4, r3
 8006548:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800654c:	464b      	mov	r3, r9
 800654e:	eb45 0303 	adc.w	r3, r5, r3
 8006552:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006562:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006566:	f04f 0200 	mov.w	r2, #0
 800656a:	f04f 0300 	mov.w	r3, #0
 800656e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006572:	4629      	mov	r1, r5
 8006574:	008b      	lsls	r3, r1, #2
 8006576:	4621      	mov	r1, r4
 8006578:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800657c:	4621      	mov	r1, r4
 800657e:	008a      	lsls	r2, r1, #2
 8006580:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006584:	f7fa fba0 	bl	8000cc8 <__aeabi_uldivmod>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4b60      	ldr	r3, [pc, #384]	@ (8006710 <UART_SetConfig+0x4e4>)
 800658e:	fba3 2302 	umull	r2, r3, r3, r2
 8006592:	095b      	lsrs	r3, r3, #5
 8006594:	011c      	lsls	r4, r3, #4
 8006596:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800659a:	2200      	movs	r2, #0
 800659c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80065a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80065a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80065a8:	4642      	mov	r2, r8
 80065aa:	464b      	mov	r3, r9
 80065ac:	1891      	adds	r1, r2, r2
 80065ae:	61b9      	str	r1, [r7, #24]
 80065b0:	415b      	adcs	r3, r3
 80065b2:	61fb      	str	r3, [r7, #28]
 80065b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065b8:	4641      	mov	r1, r8
 80065ba:	1851      	adds	r1, r2, r1
 80065bc:	6139      	str	r1, [r7, #16]
 80065be:	4649      	mov	r1, r9
 80065c0:	414b      	adcs	r3, r1
 80065c2:	617b      	str	r3, [r7, #20]
 80065c4:	f04f 0200 	mov.w	r2, #0
 80065c8:	f04f 0300 	mov.w	r3, #0
 80065cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065d0:	4659      	mov	r1, fp
 80065d2:	00cb      	lsls	r3, r1, #3
 80065d4:	4651      	mov	r1, sl
 80065d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065da:	4651      	mov	r1, sl
 80065dc:	00ca      	lsls	r2, r1, #3
 80065de:	4610      	mov	r0, r2
 80065e0:	4619      	mov	r1, r3
 80065e2:	4603      	mov	r3, r0
 80065e4:	4642      	mov	r2, r8
 80065e6:	189b      	adds	r3, r3, r2
 80065e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065ec:	464b      	mov	r3, r9
 80065ee:	460a      	mov	r2, r1
 80065f0:	eb42 0303 	adc.w	r3, r2, r3
 80065f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006602:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006604:	f04f 0200 	mov.w	r2, #0
 8006608:	f04f 0300 	mov.w	r3, #0
 800660c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006610:	4649      	mov	r1, r9
 8006612:	008b      	lsls	r3, r1, #2
 8006614:	4641      	mov	r1, r8
 8006616:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800661a:	4641      	mov	r1, r8
 800661c:	008a      	lsls	r2, r1, #2
 800661e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006622:	f7fa fb51 	bl	8000cc8 <__aeabi_uldivmod>
 8006626:	4602      	mov	r2, r0
 8006628:	460b      	mov	r3, r1
 800662a:	4611      	mov	r1, r2
 800662c:	4b38      	ldr	r3, [pc, #224]	@ (8006710 <UART_SetConfig+0x4e4>)
 800662e:	fba3 2301 	umull	r2, r3, r3, r1
 8006632:	095b      	lsrs	r3, r3, #5
 8006634:	2264      	movs	r2, #100	@ 0x64
 8006636:	fb02 f303 	mul.w	r3, r2, r3
 800663a:	1acb      	subs	r3, r1, r3
 800663c:	011b      	lsls	r3, r3, #4
 800663e:	3332      	adds	r3, #50	@ 0x32
 8006640:	4a33      	ldr	r2, [pc, #204]	@ (8006710 <UART_SetConfig+0x4e4>)
 8006642:	fba2 2303 	umull	r2, r3, r2, r3
 8006646:	095b      	lsrs	r3, r3, #5
 8006648:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800664c:	441c      	add	r4, r3
 800664e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006652:	2200      	movs	r2, #0
 8006654:	673b      	str	r3, [r7, #112]	@ 0x70
 8006656:	677a      	str	r2, [r7, #116]	@ 0x74
 8006658:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800665c:	4642      	mov	r2, r8
 800665e:	464b      	mov	r3, r9
 8006660:	1891      	adds	r1, r2, r2
 8006662:	60b9      	str	r1, [r7, #8]
 8006664:	415b      	adcs	r3, r3
 8006666:	60fb      	str	r3, [r7, #12]
 8006668:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800666c:	4641      	mov	r1, r8
 800666e:	1851      	adds	r1, r2, r1
 8006670:	6039      	str	r1, [r7, #0]
 8006672:	4649      	mov	r1, r9
 8006674:	414b      	adcs	r3, r1
 8006676:	607b      	str	r3, [r7, #4]
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	f04f 0300 	mov.w	r3, #0
 8006680:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006684:	4659      	mov	r1, fp
 8006686:	00cb      	lsls	r3, r1, #3
 8006688:	4651      	mov	r1, sl
 800668a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800668e:	4651      	mov	r1, sl
 8006690:	00ca      	lsls	r2, r1, #3
 8006692:	4610      	mov	r0, r2
 8006694:	4619      	mov	r1, r3
 8006696:	4603      	mov	r3, r0
 8006698:	4642      	mov	r2, r8
 800669a:	189b      	adds	r3, r3, r2
 800669c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800669e:	464b      	mov	r3, r9
 80066a0:	460a      	mov	r2, r1
 80066a2:	eb42 0303 	adc.w	r3, r2, r3
 80066a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80066a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80066b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80066b4:	f04f 0200 	mov.w	r2, #0
 80066b8:	f04f 0300 	mov.w	r3, #0
 80066bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80066c0:	4649      	mov	r1, r9
 80066c2:	008b      	lsls	r3, r1, #2
 80066c4:	4641      	mov	r1, r8
 80066c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066ca:	4641      	mov	r1, r8
 80066cc:	008a      	lsls	r2, r1, #2
 80066ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80066d2:	f7fa faf9 	bl	8000cc8 <__aeabi_uldivmod>
 80066d6:	4602      	mov	r2, r0
 80066d8:	460b      	mov	r3, r1
 80066da:	4b0d      	ldr	r3, [pc, #52]	@ (8006710 <UART_SetConfig+0x4e4>)
 80066dc:	fba3 1302 	umull	r1, r3, r3, r2
 80066e0:	095b      	lsrs	r3, r3, #5
 80066e2:	2164      	movs	r1, #100	@ 0x64
 80066e4:	fb01 f303 	mul.w	r3, r1, r3
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	011b      	lsls	r3, r3, #4
 80066ec:	3332      	adds	r3, #50	@ 0x32
 80066ee:	4a08      	ldr	r2, [pc, #32]	@ (8006710 <UART_SetConfig+0x4e4>)
 80066f0:	fba2 2303 	umull	r2, r3, r2, r3
 80066f4:	095b      	lsrs	r3, r3, #5
 80066f6:	f003 020f 	and.w	r2, r3, #15
 80066fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4422      	add	r2, r4
 8006702:	609a      	str	r2, [r3, #8]
}
 8006704:	bf00      	nop
 8006706:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800670a:	46bd      	mov	sp, r7
 800670c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006710:	51eb851f 	.word	0x51eb851f

08006714 <__cvt>:
 8006714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006718:	ec57 6b10 	vmov	r6, r7, d0
 800671c:	2f00      	cmp	r7, #0
 800671e:	460c      	mov	r4, r1
 8006720:	4619      	mov	r1, r3
 8006722:	463b      	mov	r3, r7
 8006724:	bfbb      	ittet	lt
 8006726:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800672a:	461f      	movlt	r7, r3
 800672c:	2300      	movge	r3, #0
 800672e:	232d      	movlt	r3, #45	@ 0x2d
 8006730:	700b      	strb	r3, [r1, #0]
 8006732:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006734:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006738:	4691      	mov	r9, r2
 800673a:	f023 0820 	bic.w	r8, r3, #32
 800673e:	bfbc      	itt	lt
 8006740:	4632      	movlt	r2, r6
 8006742:	4616      	movlt	r6, r2
 8006744:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006748:	d005      	beq.n	8006756 <__cvt+0x42>
 800674a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800674e:	d100      	bne.n	8006752 <__cvt+0x3e>
 8006750:	3401      	adds	r4, #1
 8006752:	2102      	movs	r1, #2
 8006754:	e000      	b.n	8006758 <__cvt+0x44>
 8006756:	2103      	movs	r1, #3
 8006758:	ab03      	add	r3, sp, #12
 800675a:	9301      	str	r3, [sp, #4]
 800675c:	ab02      	add	r3, sp, #8
 800675e:	9300      	str	r3, [sp, #0]
 8006760:	ec47 6b10 	vmov	d0, r6, r7
 8006764:	4653      	mov	r3, sl
 8006766:	4622      	mov	r2, r4
 8006768:	f001 f982 	bl	8007a70 <_dtoa_r>
 800676c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006770:	4605      	mov	r5, r0
 8006772:	d119      	bne.n	80067a8 <__cvt+0x94>
 8006774:	f019 0f01 	tst.w	r9, #1
 8006778:	d00e      	beq.n	8006798 <__cvt+0x84>
 800677a:	eb00 0904 	add.w	r9, r0, r4
 800677e:	2200      	movs	r2, #0
 8006780:	2300      	movs	r3, #0
 8006782:	4630      	mov	r0, r6
 8006784:	4639      	mov	r1, r7
 8006786:	f7fa f9bf 	bl	8000b08 <__aeabi_dcmpeq>
 800678a:	b108      	cbz	r0, 8006790 <__cvt+0x7c>
 800678c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006790:	2230      	movs	r2, #48	@ 0x30
 8006792:	9b03      	ldr	r3, [sp, #12]
 8006794:	454b      	cmp	r3, r9
 8006796:	d31e      	bcc.n	80067d6 <__cvt+0xc2>
 8006798:	9b03      	ldr	r3, [sp, #12]
 800679a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800679c:	1b5b      	subs	r3, r3, r5
 800679e:	4628      	mov	r0, r5
 80067a0:	6013      	str	r3, [r2, #0]
 80067a2:	b004      	add	sp, #16
 80067a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067ac:	eb00 0904 	add.w	r9, r0, r4
 80067b0:	d1e5      	bne.n	800677e <__cvt+0x6a>
 80067b2:	7803      	ldrb	r3, [r0, #0]
 80067b4:	2b30      	cmp	r3, #48	@ 0x30
 80067b6:	d10a      	bne.n	80067ce <__cvt+0xba>
 80067b8:	2200      	movs	r2, #0
 80067ba:	2300      	movs	r3, #0
 80067bc:	4630      	mov	r0, r6
 80067be:	4639      	mov	r1, r7
 80067c0:	f7fa f9a2 	bl	8000b08 <__aeabi_dcmpeq>
 80067c4:	b918      	cbnz	r0, 80067ce <__cvt+0xba>
 80067c6:	f1c4 0401 	rsb	r4, r4, #1
 80067ca:	f8ca 4000 	str.w	r4, [sl]
 80067ce:	f8da 3000 	ldr.w	r3, [sl]
 80067d2:	4499      	add	r9, r3
 80067d4:	e7d3      	b.n	800677e <__cvt+0x6a>
 80067d6:	1c59      	adds	r1, r3, #1
 80067d8:	9103      	str	r1, [sp, #12]
 80067da:	701a      	strb	r2, [r3, #0]
 80067dc:	e7d9      	b.n	8006792 <__cvt+0x7e>

080067de <__exponent>:
 80067de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067e0:	2900      	cmp	r1, #0
 80067e2:	bfba      	itte	lt
 80067e4:	4249      	neglt	r1, r1
 80067e6:	232d      	movlt	r3, #45	@ 0x2d
 80067e8:	232b      	movge	r3, #43	@ 0x2b
 80067ea:	2909      	cmp	r1, #9
 80067ec:	7002      	strb	r2, [r0, #0]
 80067ee:	7043      	strb	r3, [r0, #1]
 80067f0:	dd29      	ble.n	8006846 <__exponent+0x68>
 80067f2:	f10d 0307 	add.w	r3, sp, #7
 80067f6:	461d      	mov	r5, r3
 80067f8:	270a      	movs	r7, #10
 80067fa:	461a      	mov	r2, r3
 80067fc:	fbb1 f6f7 	udiv	r6, r1, r7
 8006800:	fb07 1416 	mls	r4, r7, r6, r1
 8006804:	3430      	adds	r4, #48	@ 0x30
 8006806:	f802 4c01 	strb.w	r4, [r2, #-1]
 800680a:	460c      	mov	r4, r1
 800680c:	2c63      	cmp	r4, #99	@ 0x63
 800680e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006812:	4631      	mov	r1, r6
 8006814:	dcf1      	bgt.n	80067fa <__exponent+0x1c>
 8006816:	3130      	adds	r1, #48	@ 0x30
 8006818:	1e94      	subs	r4, r2, #2
 800681a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800681e:	1c41      	adds	r1, r0, #1
 8006820:	4623      	mov	r3, r4
 8006822:	42ab      	cmp	r3, r5
 8006824:	d30a      	bcc.n	800683c <__exponent+0x5e>
 8006826:	f10d 0309 	add.w	r3, sp, #9
 800682a:	1a9b      	subs	r3, r3, r2
 800682c:	42ac      	cmp	r4, r5
 800682e:	bf88      	it	hi
 8006830:	2300      	movhi	r3, #0
 8006832:	3302      	adds	r3, #2
 8006834:	4403      	add	r3, r0
 8006836:	1a18      	subs	r0, r3, r0
 8006838:	b003      	add	sp, #12
 800683a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800683c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006840:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006844:	e7ed      	b.n	8006822 <__exponent+0x44>
 8006846:	2330      	movs	r3, #48	@ 0x30
 8006848:	3130      	adds	r1, #48	@ 0x30
 800684a:	7083      	strb	r3, [r0, #2]
 800684c:	70c1      	strb	r1, [r0, #3]
 800684e:	1d03      	adds	r3, r0, #4
 8006850:	e7f1      	b.n	8006836 <__exponent+0x58>
	...

08006854 <_printf_float>:
 8006854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006858:	b08d      	sub	sp, #52	@ 0x34
 800685a:	460c      	mov	r4, r1
 800685c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006860:	4616      	mov	r6, r2
 8006862:	461f      	mov	r7, r3
 8006864:	4605      	mov	r5, r0
 8006866:	f000 ffed 	bl	8007844 <_localeconv_r>
 800686a:	6803      	ldr	r3, [r0, #0]
 800686c:	9304      	str	r3, [sp, #16]
 800686e:	4618      	mov	r0, r3
 8006870:	f7f9 fd1e 	bl	80002b0 <strlen>
 8006874:	2300      	movs	r3, #0
 8006876:	930a      	str	r3, [sp, #40]	@ 0x28
 8006878:	f8d8 3000 	ldr.w	r3, [r8]
 800687c:	9005      	str	r0, [sp, #20]
 800687e:	3307      	adds	r3, #7
 8006880:	f023 0307 	bic.w	r3, r3, #7
 8006884:	f103 0208 	add.w	r2, r3, #8
 8006888:	f894 a018 	ldrb.w	sl, [r4, #24]
 800688c:	f8d4 b000 	ldr.w	fp, [r4]
 8006890:	f8c8 2000 	str.w	r2, [r8]
 8006894:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006898:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800689c:	9307      	str	r3, [sp, #28]
 800689e:	f8cd 8018 	str.w	r8, [sp, #24]
 80068a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80068a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068aa:	4b9c      	ldr	r3, [pc, #624]	@ (8006b1c <_printf_float+0x2c8>)
 80068ac:	f04f 32ff 	mov.w	r2, #4294967295
 80068b0:	f7fa f95c 	bl	8000b6c <__aeabi_dcmpun>
 80068b4:	bb70      	cbnz	r0, 8006914 <_printf_float+0xc0>
 80068b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068ba:	4b98      	ldr	r3, [pc, #608]	@ (8006b1c <_printf_float+0x2c8>)
 80068bc:	f04f 32ff 	mov.w	r2, #4294967295
 80068c0:	f7fa f936 	bl	8000b30 <__aeabi_dcmple>
 80068c4:	bb30      	cbnz	r0, 8006914 <_printf_float+0xc0>
 80068c6:	2200      	movs	r2, #0
 80068c8:	2300      	movs	r3, #0
 80068ca:	4640      	mov	r0, r8
 80068cc:	4649      	mov	r1, r9
 80068ce:	f7fa f925 	bl	8000b1c <__aeabi_dcmplt>
 80068d2:	b110      	cbz	r0, 80068da <_printf_float+0x86>
 80068d4:	232d      	movs	r3, #45	@ 0x2d
 80068d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068da:	4a91      	ldr	r2, [pc, #580]	@ (8006b20 <_printf_float+0x2cc>)
 80068dc:	4b91      	ldr	r3, [pc, #580]	@ (8006b24 <_printf_float+0x2d0>)
 80068de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80068e2:	bf8c      	ite	hi
 80068e4:	4690      	movhi	r8, r2
 80068e6:	4698      	movls	r8, r3
 80068e8:	2303      	movs	r3, #3
 80068ea:	6123      	str	r3, [r4, #16]
 80068ec:	f02b 0304 	bic.w	r3, fp, #4
 80068f0:	6023      	str	r3, [r4, #0]
 80068f2:	f04f 0900 	mov.w	r9, #0
 80068f6:	9700      	str	r7, [sp, #0]
 80068f8:	4633      	mov	r3, r6
 80068fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80068fc:	4621      	mov	r1, r4
 80068fe:	4628      	mov	r0, r5
 8006900:	f000 f9d2 	bl	8006ca8 <_printf_common>
 8006904:	3001      	adds	r0, #1
 8006906:	f040 808d 	bne.w	8006a24 <_printf_float+0x1d0>
 800690a:	f04f 30ff 	mov.w	r0, #4294967295
 800690e:	b00d      	add	sp, #52	@ 0x34
 8006910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006914:	4642      	mov	r2, r8
 8006916:	464b      	mov	r3, r9
 8006918:	4640      	mov	r0, r8
 800691a:	4649      	mov	r1, r9
 800691c:	f7fa f926 	bl	8000b6c <__aeabi_dcmpun>
 8006920:	b140      	cbz	r0, 8006934 <_printf_float+0xe0>
 8006922:	464b      	mov	r3, r9
 8006924:	2b00      	cmp	r3, #0
 8006926:	bfbc      	itt	lt
 8006928:	232d      	movlt	r3, #45	@ 0x2d
 800692a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800692e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b28 <_printf_float+0x2d4>)
 8006930:	4b7e      	ldr	r3, [pc, #504]	@ (8006b2c <_printf_float+0x2d8>)
 8006932:	e7d4      	b.n	80068de <_printf_float+0x8a>
 8006934:	6863      	ldr	r3, [r4, #4]
 8006936:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800693a:	9206      	str	r2, [sp, #24]
 800693c:	1c5a      	adds	r2, r3, #1
 800693e:	d13b      	bne.n	80069b8 <_printf_float+0x164>
 8006940:	2306      	movs	r3, #6
 8006942:	6063      	str	r3, [r4, #4]
 8006944:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006948:	2300      	movs	r3, #0
 800694a:	6022      	str	r2, [r4, #0]
 800694c:	9303      	str	r3, [sp, #12]
 800694e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006950:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006954:	ab09      	add	r3, sp, #36	@ 0x24
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	6861      	ldr	r1, [r4, #4]
 800695a:	ec49 8b10 	vmov	d0, r8, r9
 800695e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006962:	4628      	mov	r0, r5
 8006964:	f7ff fed6 	bl	8006714 <__cvt>
 8006968:	9b06      	ldr	r3, [sp, #24]
 800696a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800696c:	2b47      	cmp	r3, #71	@ 0x47
 800696e:	4680      	mov	r8, r0
 8006970:	d129      	bne.n	80069c6 <_printf_float+0x172>
 8006972:	1cc8      	adds	r0, r1, #3
 8006974:	db02      	blt.n	800697c <_printf_float+0x128>
 8006976:	6863      	ldr	r3, [r4, #4]
 8006978:	4299      	cmp	r1, r3
 800697a:	dd41      	ble.n	8006a00 <_printf_float+0x1ac>
 800697c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006980:	fa5f fa8a 	uxtb.w	sl, sl
 8006984:	3901      	subs	r1, #1
 8006986:	4652      	mov	r2, sl
 8006988:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800698c:	9109      	str	r1, [sp, #36]	@ 0x24
 800698e:	f7ff ff26 	bl	80067de <__exponent>
 8006992:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006994:	1813      	adds	r3, r2, r0
 8006996:	2a01      	cmp	r2, #1
 8006998:	4681      	mov	r9, r0
 800699a:	6123      	str	r3, [r4, #16]
 800699c:	dc02      	bgt.n	80069a4 <_printf_float+0x150>
 800699e:	6822      	ldr	r2, [r4, #0]
 80069a0:	07d2      	lsls	r2, r2, #31
 80069a2:	d501      	bpl.n	80069a8 <_printf_float+0x154>
 80069a4:	3301      	adds	r3, #1
 80069a6:	6123      	str	r3, [r4, #16]
 80069a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0a2      	beq.n	80068f6 <_printf_float+0xa2>
 80069b0:	232d      	movs	r3, #45	@ 0x2d
 80069b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069b6:	e79e      	b.n	80068f6 <_printf_float+0xa2>
 80069b8:	9a06      	ldr	r2, [sp, #24]
 80069ba:	2a47      	cmp	r2, #71	@ 0x47
 80069bc:	d1c2      	bne.n	8006944 <_printf_float+0xf0>
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1c0      	bne.n	8006944 <_printf_float+0xf0>
 80069c2:	2301      	movs	r3, #1
 80069c4:	e7bd      	b.n	8006942 <_printf_float+0xee>
 80069c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069ca:	d9db      	bls.n	8006984 <_printf_float+0x130>
 80069cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069d0:	d118      	bne.n	8006a04 <_printf_float+0x1b0>
 80069d2:	2900      	cmp	r1, #0
 80069d4:	6863      	ldr	r3, [r4, #4]
 80069d6:	dd0b      	ble.n	80069f0 <_printf_float+0x19c>
 80069d8:	6121      	str	r1, [r4, #16]
 80069da:	b913      	cbnz	r3, 80069e2 <_printf_float+0x18e>
 80069dc:	6822      	ldr	r2, [r4, #0]
 80069de:	07d0      	lsls	r0, r2, #31
 80069e0:	d502      	bpl.n	80069e8 <_printf_float+0x194>
 80069e2:	3301      	adds	r3, #1
 80069e4:	440b      	add	r3, r1
 80069e6:	6123      	str	r3, [r4, #16]
 80069e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80069ea:	f04f 0900 	mov.w	r9, #0
 80069ee:	e7db      	b.n	80069a8 <_printf_float+0x154>
 80069f0:	b913      	cbnz	r3, 80069f8 <_printf_float+0x1a4>
 80069f2:	6822      	ldr	r2, [r4, #0]
 80069f4:	07d2      	lsls	r2, r2, #31
 80069f6:	d501      	bpl.n	80069fc <_printf_float+0x1a8>
 80069f8:	3302      	adds	r3, #2
 80069fa:	e7f4      	b.n	80069e6 <_printf_float+0x192>
 80069fc:	2301      	movs	r3, #1
 80069fe:	e7f2      	b.n	80069e6 <_printf_float+0x192>
 8006a00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a06:	4299      	cmp	r1, r3
 8006a08:	db05      	blt.n	8006a16 <_printf_float+0x1c2>
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	6121      	str	r1, [r4, #16]
 8006a0e:	07d8      	lsls	r0, r3, #31
 8006a10:	d5ea      	bpl.n	80069e8 <_printf_float+0x194>
 8006a12:	1c4b      	adds	r3, r1, #1
 8006a14:	e7e7      	b.n	80069e6 <_printf_float+0x192>
 8006a16:	2900      	cmp	r1, #0
 8006a18:	bfd4      	ite	le
 8006a1a:	f1c1 0202 	rsble	r2, r1, #2
 8006a1e:	2201      	movgt	r2, #1
 8006a20:	4413      	add	r3, r2
 8006a22:	e7e0      	b.n	80069e6 <_printf_float+0x192>
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	055a      	lsls	r2, r3, #21
 8006a28:	d407      	bmi.n	8006a3a <_printf_float+0x1e6>
 8006a2a:	6923      	ldr	r3, [r4, #16]
 8006a2c:	4642      	mov	r2, r8
 8006a2e:	4631      	mov	r1, r6
 8006a30:	4628      	mov	r0, r5
 8006a32:	47b8      	blx	r7
 8006a34:	3001      	adds	r0, #1
 8006a36:	d12b      	bne.n	8006a90 <_printf_float+0x23c>
 8006a38:	e767      	b.n	800690a <_printf_float+0xb6>
 8006a3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a3e:	f240 80dd 	bls.w	8006bfc <_printf_float+0x3a8>
 8006a42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a46:	2200      	movs	r2, #0
 8006a48:	2300      	movs	r3, #0
 8006a4a:	f7fa f85d 	bl	8000b08 <__aeabi_dcmpeq>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d033      	beq.n	8006aba <_printf_float+0x266>
 8006a52:	4a37      	ldr	r2, [pc, #220]	@ (8006b30 <_printf_float+0x2dc>)
 8006a54:	2301      	movs	r3, #1
 8006a56:	4631      	mov	r1, r6
 8006a58:	4628      	mov	r0, r5
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	f43f af54 	beq.w	800690a <_printf_float+0xb6>
 8006a62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a66:	4543      	cmp	r3, r8
 8006a68:	db02      	blt.n	8006a70 <_printf_float+0x21c>
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	07d8      	lsls	r0, r3, #31
 8006a6e:	d50f      	bpl.n	8006a90 <_printf_float+0x23c>
 8006a70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a74:	4631      	mov	r1, r6
 8006a76:	4628      	mov	r0, r5
 8006a78:	47b8      	blx	r7
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	f43f af45 	beq.w	800690a <_printf_float+0xb6>
 8006a80:	f04f 0900 	mov.w	r9, #0
 8006a84:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a88:	f104 0a1a 	add.w	sl, r4, #26
 8006a8c:	45c8      	cmp	r8, r9
 8006a8e:	dc09      	bgt.n	8006aa4 <_printf_float+0x250>
 8006a90:	6823      	ldr	r3, [r4, #0]
 8006a92:	079b      	lsls	r3, r3, #30
 8006a94:	f100 8103 	bmi.w	8006c9e <_printf_float+0x44a>
 8006a98:	68e0      	ldr	r0, [r4, #12]
 8006a9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a9c:	4298      	cmp	r0, r3
 8006a9e:	bfb8      	it	lt
 8006aa0:	4618      	movlt	r0, r3
 8006aa2:	e734      	b.n	800690e <_printf_float+0xba>
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	4652      	mov	r2, sl
 8006aa8:	4631      	mov	r1, r6
 8006aaa:	4628      	mov	r0, r5
 8006aac:	47b8      	blx	r7
 8006aae:	3001      	adds	r0, #1
 8006ab0:	f43f af2b 	beq.w	800690a <_printf_float+0xb6>
 8006ab4:	f109 0901 	add.w	r9, r9, #1
 8006ab8:	e7e8      	b.n	8006a8c <_printf_float+0x238>
 8006aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	dc39      	bgt.n	8006b34 <_printf_float+0x2e0>
 8006ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8006b30 <_printf_float+0x2dc>)
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	47b8      	blx	r7
 8006aca:	3001      	adds	r0, #1
 8006acc:	f43f af1d 	beq.w	800690a <_printf_float+0xb6>
 8006ad0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ad4:	ea59 0303 	orrs.w	r3, r9, r3
 8006ad8:	d102      	bne.n	8006ae0 <_printf_float+0x28c>
 8006ada:	6823      	ldr	r3, [r4, #0]
 8006adc:	07d9      	lsls	r1, r3, #31
 8006ade:	d5d7      	bpl.n	8006a90 <_printf_float+0x23c>
 8006ae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	47b8      	blx	r7
 8006aea:	3001      	adds	r0, #1
 8006aec:	f43f af0d 	beq.w	800690a <_printf_float+0xb6>
 8006af0:	f04f 0a00 	mov.w	sl, #0
 8006af4:	f104 0b1a 	add.w	fp, r4, #26
 8006af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006afa:	425b      	negs	r3, r3
 8006afc:	4553      	cmp	r3, sl
 8006afe:	dc01      	bgt.n	8006b04 <_printf_float+0x2b0>
 8006b00:	464b      	mov	r3, r9
 8006b02:	e793      	b.n	8006a2c <_printf_float+0x1d8>
 8006b04:	2301      	movs	r3, #1
 8006b06:	465a      	mov	r2, fp
 8006b08:	4631      	mov	r1, r6
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	47b8      	blx	r7
 8006b0e:	3001      	adds	r0, #1
 8006b10:	f43f aefb 	beq.w	800690a <_printf_float+0xb6>
 8006b14:	f10a 0a01 	add.w	sl, sl, #1
 8006b18:	e7ee      	b.n	8006af8 <_printf_float+0x2a4>
 8006b1a:	bf00      	nop
 8006b1c:	7fefffff 	.word	0x7fefffff
 8006b20:	0800b170 	.word	0x0800b170
 8006b24:	0800b16c 	.word	0x0800b16c
 8006b28:	0800b178 	.word	0x0800b178
 8006b2c:	0800b174 	.word	0x0800b174
 8006b30:	0800b17c 	.word	0x0800b17c
 8006b34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b3a:	4553      	cmp	r3, sl
 8006b3c:	bfa8      	it	ge
 8006b3e:	4653      	movge	r3, sl
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	4699      	mov	r9, r3
 8006b44:	dc36      	bgt.n	8006bb4 <_printf_float+0x360>
 8006b46:	f04f 0b00 	mov.w	fp, #0
 8006b4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b4e:	f104 021a 	add.w	r2, r4, #26
 8006b52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b54:	9306      	str	r3, [sp, #24]
 8006b56:	eba3 0309 	sub.w	r3, r3, r9
 8006b5a:	455b      	cmp	r3, fp
 8006b5c:	dc31      	bgt.n	8006bc2 <_printf_float+0x36e>
 8006b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b60:	459a      	cmp	sl, r3
 8006b62:	dc3a      	bgt.n	8006bda <_printf_float+0x386>
 8006b64:	6823      	ldr	r3, [r4, #0]
 8006b66:	07da      	lsls	r2, r3, #31
 8006b68:	d437      	bmi.n	8006bda <_printf_float+0x386>
 8006b6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6c:	ebaa 0903 	sub.w	r9, sl, r3
 8006b70:	9b06      	ldr	r3, [sp, #24]
 8006b72:	ebaa 0303 	sub.w	r3, sl, r3
 8006b76:	4599      	cmp	r9, r3
 8006b78:	bfa8      	it	ge
 8006b7a:	4699      	movge	r9, r3
 8006b7c:	f1b9 0f00 	cmp.w	r9, #0
 8006b80:	dc33      	bgt.n	8006bea <_printf_float+0x396>
 8006b82:	f04f 0800 	mov.w	r8, #0
 8006b86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b8a:	f104 0b1a 	add.w	fp, r4, #26
 8006b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b90:	ebaa 0303 	sub.w	r3, sl, r3
 8006b94:	eba3 0309 	sub.w	r3, r3, r9
 8006b98:	4543      	cmp	r3, r8
 8006b9a:	f77f af79 	ble.w	8006a90 <_printf_float+0x23c>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	465a      	mov	r2, fp
 8006ba2:	4631      	mov	r1, r6
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	47b8      	blx	r7
 8006ba8:	3001      	adds	r0, #1
 8006baa:	f43f aeae 	beq.w	800690a <_printf_float+0xb6>
 8006bae:	f108 0801 	add.w	r8, r8, #1
 8006bb2:	e7ec      	b.n	8006b8e <_printf_float+0x33a>
 8006bb4:	4642      	mov	r2, r8
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4628      	mov	r0, r5
 8006bba:	47b8      	blx	r7
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	d1c2      	bne.n	8006b46 <_printf_float+0x2f2>
 8006bc0:	e6a3      	b.n	800690a <_printf_float+0xb6>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	4631      	mov	r1, r6
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	9206      	str	r2, [sp, #24]
 8006bca:	47b8      	blx	r7
 8006bcc:	3001      	adds	r0, #1
 8006bce:	f43f ae9c 	beq.w	800690a <_printf_float+0xb6>
 8006bd2:	9a06      	ldr	r2, [sp, #24]
 8006bd4:	f10b 0b01 	add.w	fp, fp, #1
 8006bd8:	e7bb      	b.n	8006b52 <_printf_float+0x2fe>
 8006bda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bde:	4631      	mov	r1, r6
 8006be0:	4628      	mov	r0, r5
 8006be2:	47b8      	blx	r7
 8006be4:	3001      	adds	r0, #1
 8006be6:	d1c0      	bne.n	8006b6a <_printf_float+0x316>
 8006be8:	e68f      	b.n	800690a <_printf_float+0xb6>
 8006bea:	9a06      	ldr	r2, [sp, #24]
 8006bec:	464b      	mov	r3, r9
 8006bee:	4442      	add	r2, r8
 8006bf0:	4631      	mov	r1, r6
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	47b8      	blx	r7
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	d1c3      	bne.n	8006b82 <_printf_float+0x32e>
 8006bfa:	e686      	b.n	800690a <_printf_float+0xb6>
 8006bfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c00:	f1ba 0f01 	cmp.w	sl, #1
 8006c04:	dc01      	bgt.n	8006c0a <_printf_float+0x3b6>
 8006c06:	07db      	lsls	r3, r3, #31
 8006c08:	d536      	bpl.n	8006c78 <_printf_float+0x424>
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	4642      	mov	r2, r8
 8006c0e:	4631      	mov	r1, r6
 8006c10:	4628      	mov	r0, r5
 8006c12:	47b8      	blx	r7
 8006c14:	3001      	adds	r0, #1
 8006c16:	f43f ae78 	beq.w	800690a <_printf_float+0xb6>
 8006c1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	47b8      	blx	r7
 8006c24:	3001      	adds	r0, #1
 8006c26:	f43f ae70 	beq.w	800690a <_printf_float+0xb6>
 8006c2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2300      	movs	r3, #0
 8006c32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c36:	f7f9 ff67 	bl	8000b08 <__aeabi_dcmpeq>
 8006c3a:	b9c0      	cbnz	r0, 8006c6e <_printf_float+0x41a>
 8006c3c:	4653      	mov	r3, sl
 8006c3e:	f108 0201 	add.w	r2, r8, #1
 8006c42:	4631      	mov	r1, r6
 8006c44:	4628      	mov	r0, r5
 8006c46:	47b8      	blx	r7
 8006c48:	3001      	adds	r0, #1
 8006c4a:	d10c      	bne.n	8006c66 <_printf_float+0x412>
 8006c4c:	e65d      	b.n	800690a <_printf_float+0xb6>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	465a      	mov	r2, fp
 8006c52:	4631      	mov	r1, r6
 8006c54:	4628      	mov	r0, r5
 8006c56:	47b8      	blx	r7
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f43f ae56 	beq.w	800690a <_printf_float+0xb6>
 8006c5e:	f108 0801 	add.w	r8, r8, #1
 8006c62:	45d0      	cmp	r8, sl
 8006c64:	dbf3      	blt.n	8006c4e <_printf_float+0x3fa>
 8006c66:	464b      	mov	r3, r9
 8006c68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c6c:	e6df      	b.n	8006a2e <_printf_float+0x1da>
 8006c6e:	f04f 0800 	mov.w	r8, #0
 8006c72:	f104 0b1a 	add.w	fp, r4, #26
 8006c76:	e7f4      	b.n	8006c62 <_printf_float+0x40e>
 8006c78:	2301      	movs	r3, #1
 8006c7a:	4642      	mov	r2, r8
 8006c7c:	e7e1      	b.n	8006c42 <_printf_float+0x3ee>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	464a      	mov	r2, r9
 8006c82:	4631      	mov	r1, r6
 8006c84:	4628      	mov	r0, r5
 8006c86:	47b8      	blx	r7
 8006c88:	3001      	adds	r0, #1
 8006c8a:	f43f ae3e 	beq.w	800690a <_printf_float+0xb6>
 8006c8e:	f108 0801 	add.w	r8, r8, #1
 8006c92:	68e3      	ldr	r3, [r4, #12]
 8006c94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c96:	1a5b      	subs	r3, r3, r1
 8006c98:	4543      	cmp	r3, r8
 8006c9a:	dcf0      	bgt.n	8006c7e <_printf_float+0x42a>
 8006c9c:	e6fc      	b.n	8006a98 <_printf_float+0x244>
 8006c9e:	f04f 0800 	mov.w	r8, #0
 8006ca2:	f104 0919 	add.w	r9, r4, #25
 8006ca6:	e7f4      	b.n	8006c92 <_printf_float+0x43e>

08006ca8 <_printf_common>:
 8006ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cac:	4616      	mov	r6, r2
 8006cae:	4698      	mov	r8, r3
 8006cb0:	688a      	ldr	r2, [r1, #8]
 8006cb2:	690b      	ldr	r3, [r1, #16]
 8006cb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	bfb8      	it	lt
 8006cbc:	4613      	movlt	r3, r2
 8006cbe:	6033      	str	r3, [r6, #0]
 8006cc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cc4:	4607      	mov	r7, r0
 8006cc6:	460c      	mov	r4, r1
 8006cc8:	b10a      	cbz	r2, 8006cce <_printf_common+0x26>
 8006cca:	3301      	adds	r3, #1
 8006ccc:	6033      	str	r3, [r6, #0]
 8006cce:	6823      	ldr	r3, [r4, #0]
 8006cd0:	0699      	lsls	r1, r3, #26
 8006cd2:	bf42      	ittt	mi
 8006cd4:	6833      	ldrmi	r3, [r6, #0]
 8006cd6:	3302      	addmi	r3, #2
 8006cd8:	6033      	strmi	r3, [r6, #0]
 8006cda:	6825      	ldr	r5, [r4, #0]
 8006cdc:	f015 0506 	ands.w	r5, r5, #6
 8006ce0:	d106      	bne.n	8006cf0 <_printf_common+0x48>
 8006ce2:	f104 0a19 	add.w	sl, r4, #25
 8006ce6:	68e3      	ldr	r3, [r4, #12]
 8006ce8:	6832      	ldr	r2, [r6, #0]
 8006cea:	1a9b      	subs	r3, r3, r2
 8006cec:	42ab      	cmp	r3, r5
 8006cee:	dc26      	bgt.n	8006d3e <_printf_common+0x96>
 8006cf0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006cf4:	6822      	ldr	r2, [r4, #0]
 8006cf6:	3b00      	subs	r3, #0
 8006cf8:	bf18      	it	ne
 8006cfa:	2301      	movne	r3, #1
 8006cfc:	0692      	lsls	r2, r2, #26
 8006cfe:	d42b      	bmi.n	8006d58 <_printf_common+0xb0>
 8006d00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d04:	4641      	mov	r1, r8
 8006d06:	4638      	mov	r0, r7
 8006d08:	47c8      	blx	r9
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	d01e      	beq.n	8006d4c <_printf_common+0xa4>
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	6922      	ldr	r2, [r4, #16]
 8006d12:	f003 0306 	and.w	r3, r3, #6
 8006d16:	2b04      	cmp	r3, #4
 8006d18:	bf02      	ittt	eq
 8006d1a:	68e5      	ldreq	r5, [r4, #12]
 8006d1c:	6833      	ldreq	r3, [r6, #0]
 8006d1e:	1aed      	subeq	r5, r5, r3
 8006d20:	68a3      	ldr	r3, [r4, #8]
 8006d22:	bf0c      	ite	eq
 8006d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d28:	2500      	movne	r5, #0
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	bfc4      	itt	gt
 8006d2e:	1a9b      	subgt	r3, r3, r2
 8006d30:	18ed      	addgt	r5, r5, r3
 8006d32:	2600      	movs	r6, #0
 8006d34:	341a      	adds	r4, #26
 8006d36:	42b5      	cmp	r5, r6
 8006d38:	d11a      	bne.n	8006d70 <_printf_common+0xc8>
 8006d3a:	2000      	movs	r0, #0
 8006d3c:	e008      	b.n	8006d50 <_printf_common+0xa8>
 8006d3e:	2301      	movs	r3, #1
 8006d40:	4652      	mov	r2, sl
 8006d42:	4641      	mov	r1, r8
 8006d44:	4638      	mov	r0, r7
 8006d46:	47c8      	blx	r9
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d103      	bne.n	8006d54 <_printf_common+0xac>
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d54:	3501      	adds	r5, #1
 8006d56:	e7c6      	b.n	8006ce6 <_printf_common+0x3e>
 8006d58:	18e1      	adds	r1, r4, r3
 8006d5a:	1c5a      	adds	r2, r3, #1
 8006d5c:	2030      	movs	r0, #48	@ 0x30
 8006d5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d62:	4422      	add	r2, r4
 8006d64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d6c:	3302      	adds	r3, #2
 8006d6e:	e7c7      	b.n	8006d00 <_printf_common+0x58>
 8006d70:	2301      	movs	r3, #1
 8006d72:	4622      	mov	r2, r4
 8006d74:	4641      	mov	r1, r8
 8006d76:	4638      	mov	r0, r7
 8006d78:	47c8      	blx	r9
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d0e6      	beq.n	8006d4c <_printf_common+0xa4>
 8006d7e:	3601      	adds	r6, #1
 8006d80:	e7d9      	b.n	8006d36 <_printf_common+0x8e>
	...

08006d84 <_printf_i>:
 8006d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d88:	7e0f      	ldrb	r7, [r1, #24]
 8006d8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d8c:	2f78      	cmp	r7, #120	@ 0x78
 8006d8e:	4691      	mov	r9, r2
 8006d90:	4680      	mov	r8, r0
 8006d92:	460c      	mov	r4, r1
 8006d94:	469a      	mov	sl, r3
 8006d96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d9a:	d807      	bhi.n	8006dac <_printf_i+0x28>
 8006d9c:	2f62      	cmp	r7, #98	@ 0x62
 8006d9e:	d80a      	bhi.n	8006db6 <_printf_i+0x32>
 8006da0:	2f00      	cmp	r7, #0
 8006da2:	f000 80d1 	beq.w	8006f48 <_printf_i+0x1c4>
 8006da6:	2f58      	cmp	r7, #88	@ 0x58
 8006da8:	f000 80b8 	beq.w	8006f1c <_printf_i+0x198>
 8006dac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006db0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006db4:	e03a      	b.n	8006e2c <_printf_i+0xa8>
 8006db6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006dba:	2b15      	cmp	r3, #21
 8006dbc:	d8f6      	bhi.n	8006dac <_printf_i+0x28>
 8006dbe:	a101      	add	r1, pc, #4	@ (adr r1, 8006dc4 <_printf_i+0x40>)
 8006dc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006dc4:	08006e1d 	.word	0x08006e1d
 8006dc8:	08006e31 	.word	0x08006e31
 8006dcc:	08006dad 	.word	0x08006dad
 8006dd0:	08006dad 	.word	0x08006dad
 8006dd4:	08006dad 	.word	0x08006dad
 8006dd8:	08006dad 	.word	0x08006dad
 8006ddc:	08006e31 	.word	0x08006e31
 8006de0:	08006dad 	.word	0x08006dad
 8006de4:	08006dad 	.word	0x08006dad
 8006de8:	08006dad 	.word	0x08006dad
 8006dec:	08006dad 	.word	0x08006dad
 8006df0:	08006f2f 	.word	0x08006f2f
 8006df4:	08006e5b 	.word	0x08006e5b
 8006df8:	08006ee9 	.word	0x08006ee9
 8006dfc:	08006dad 	.word	0x08006dad
 8006e00:	08006dad 	.word	0x08006dad
 8006e04:	08006f51 	.word	0x08006f51
 8006e08:	08006dad 	.word	0x08006dad
 8006e0c:	08006e5b 	.word	0x08006e5b
 8006e10:	08006dad 	.word	0x08006dad
 8006e14:	08006dad 	.word	0x08006dad
 8006e18:	08006ef1 	.word	0x08006ef1
 8006e1c:	6833      	ldr	r3, [r6, #0]
 8006e1e:	1d1a      	adds	r2, r3, #4
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	6032      	str	r2, [r6, #0]
 8006e24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e09c      	b.n	8006f6a <_printf_i+0x1e6>
 8006e30:	6833      	ldr	r3, [r6, #0]
 8006e32:	6820      	ldr	r0, [r4, #0]
 8006e34:	1d19      	adds	r1, r3, #4
 8006e36:	6031      	str	r1, [r6, #0]
 8006e38:	0606      	lsls	r6, r0, #24
 8006e3a:	d501      	bpl.n	8006e40 <_printf_i+0xbc>
 8006e3c:	681d      	ldr	r5, [r3, #0]
 8006e3e:	e003      	b.n	8006e48 <_printf_i+0xc4>
 8006e40:	0645      	lsls	r5, r0, #25
 8006e42:	d5fb      	bpl.n	8006e3c <_printf_i+0xb8>
 8006e44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e48:	2d00      	cmp	r5, #0
 8006e4a:	da03      	bge.n	8006e54 <_printf_i+0xd0>
 8006e4c:	232d      	movs	r3, #45	@ 0x2d
 8006e4e:	426d      	negs	r5, r5
 8006e50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e54:	4858      	ldr	r0, [pc, #352]	@ (8006fb8 <_printf_i+0x234>)
 8006e56:	230a      	movs	r3, #10
 8006e58:	e011      	b.n	8006e7e <_printf_i+0xfa>
 8006e5a:	6821      	ldr	r1, [r4, #0]
 8006e5c:	6833      	ldr	r3, [r6, #0]
 8006e5e:	0608      	lsls	r0, r1, #24
 8006e60:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e64:	d402      	bmi.n	8006e6c <_printf_i+0xe8>
 8006e66:	0649      	lsls	r1, r1, #25
 8006e68:	bf48      	it	mi
 8006e6a:	b2ad      	uxthmi	r5, r5
 8006e6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e6e:	4852      	ldr	r0, [pc, #328]	@ (8006fb8 <_printf_i+0x234>)
 8006e70:	6033      	str	r3, [r6, #0]
 8006e72:	bf14      	ite	ne
 8006e74:	230a      	movne	r3, #10
 8006e76:	2308      	moveq	r3, #8
 8006e78:	2100      	movs	r1, #0
 8006e7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e7e:	6866      	ldr	r6, [r4, #4]
 8006e80:	60a6      	str	r6, [r4, #8]
 8006e82:	2e00      	cmp	r6, #0
 8006e84:	db05      	blt.n	8006e92 <_printf_i+0x10e>
 8006e86:	6821      	ldr	r1, [r4, #0]
 8006e88:	432e      	orrs	r6, r5
 8006e8a:	f021 0104 	bic.w	r1, r1, #4
 8006e8e:	6021      	str	r1, [r4, #0]
 8006e90:	d04b      	beq.n	8006f2a <_printf_i+0x1a6>
 8006e92:	4616      	mov	r6, r2
 8006e94:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e98:	fb03 5711 	mls	r7, r3, r1, r5
 8006e9c:	5dc7      	ldrb	r7, [r0, r7]
 8006e9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ea2:	462f      	mov	r7, r5
 8006ea4:	42bb      	cmp	r3, r7
 8006ea6:	460d      	mov	r5, r1
 8006ea8:	d9f4      	bls.n	8006e94 <_printf_i+0x110>
 8006eaa:	2b08      	cmp	r3, #8
 8006eac:	d10b      	bne.n	8006ec6 <_printf_i+0x142>
 8006eae:	6823      	ldr	r3, [r4, #0]
 8006eb0:	07df      	lsls	r7, r3, #31
 8006eb2:	d508      	bpl.n	8006ec6 <_printf_i+0x142>
 8006eb4:	6923      	ldr	r3, [r4, #16]
 8006eb6:	6861      	ldr	r1, [r4, #4]
 8006eb8:	4299      	cmp	r1, r3
 8006eba:	bfde      	ittt	le
 8006ebc:	2330      	movle	r3, #48	@ 0x30
 8006ebe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ec2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ec6:	1b92      	subs	r2, r2, r6
 8006ec8:	6122      	str	r2, [r4, #16]
 8006eca:	f8cd a000 	str.w	sl, [sp]
 8006ece:	464b      	mov	r3, r9
 8006ed0:	aa03      	add	r2, sp, #12
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	4640      	mov	r0, r8
 8006ed6:	f7ff fee7 	bl	8006ca8 <_printf_common>
 8006eda:	3001      	adds	r0, #1
 8006edc:	d14a      	bne.n	8006f74 <_printf_i+0x1f0>
 8006ede:	f04f 30ff 	mov.w	r0, #4294967295
 8006ee2:	b004      	add	sp, #16
 8006ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	f043 0320 	orr.w	r3, r3, #32
 8006eee:	6023      	str	r3, [r4, #0]
 8006ef0:	4832      	ldr	r0, [pc, #200]	@ (8006fbc <_printf_i+0x238>)
 8006ef2:	2778      	movs	r7, #120	@ 0x78
 8006ef4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	6831      	ldr	r1, [r6, #0]
 8006efc:	061f      	lsls	r7, r3, #24
 8006efe:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f02:	d402      	bmi.n	8006f0a <_printf_i+0x186>
 8006f04:	065f      	lsls	r7, r3, #25
 8006f06:	bf48      	it	mi
 8006f08:	b2ad      	uxthmi	r5, r5
 8006f0a:	6031      	str	r1, [r6, #0]
 8006f0c:	07d9      	lsls	r1, r3, #31
 8006f0e:	bf44      	itt	mi
 8006f10:	f043 0320 	orrmi.w	r3, r3, #32
 8006f14:	6023      	strmi	r3, [r4, #0]
 8006f16:	b11d      	cbz	r5, 8006f20 <_printf_i+0x19c>
 8006f18:	2310      	movs	r3, #16
 8006f1a:	e7ad      	b.n	8006e78 <_printf_i+0xf4>
 8006f1c:	4826      	ldr	r0, [pc, #152]	@ (8006fb8 <_printf_i+0x234>)
 8006f1e:	e7e9      	b.n	8006ef4 <_printf_i+0x170>
 8006f20:	6823      	ldr	r3, [r4, #0]
 8006f22:	f023 0320 	bic.w	r3, r3, #32
 8006f26:	6023      	str	r3, [r4, #0]
 8006f28:	e7f6      	b.n	8006f18 <_printf_i+0x194>
 8006f2a:	4616      	mov	r6, r2
 8006f2c:	e7bd      	b.n	8006eaa <_printf_i+0x126>
 8006f2e:	6833      	ldr	r3, [r6, #0]
 8006f30:	6825      	ldr	r5, [r4, #0]
 8006f32:	6961      	ldr	r1, [r4, #20]
 8006f34:	1d18      	adds	r0, r3, #4
 8006f36:	6030      	str	r0, [r6, #0]
 8006f38:	062e      	lsls	r6, r5, #24
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	d501      	bpl.n	8006f42 <_printf_i+0x1be>
 8006f3e:	6019      	str	r1, [r3, #0]
 8006f40:	e002      	b.n	8006f48 <_printf_i+0x1c4>
 8006f42:	0668      	lsls	r0, r5, #25
 8006f44:	d5fb      	bpl.n	8006f3e <_printf_i+0x1ba>
 8006f46:	8019      	strh	r1, [r3, #0]
 8006f48:	2300      	movs	r3, #0
 8006f4a:	6123      	str	r3, [r4, #16]
 8006f4c:	4616      	mov	r6, r2
 8006f4e:	e7bc      	b.n	8006eca <_printf_i+0x146>
 8006f50:	6833      	ldr	r3, [r6, #0]
 8006f52:	1d1a      	adds	r2, r3, #4
 8006f54:	6032      	str	r2, [r6, #0]
 8006f56:	681e      	ldr	r6, [r3, #0]
 8006f58:	6862      	ldr	r2, [r4, #4]
 8006f5a:	2100      	movs	r1, #0
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	f7f9 f957 	bl	8000210 <memchr>
 8006f62:	b108      	cbz	r0, 8006f68 <_printf_i+0x1e4>
 8006f64:	1b80      	subs	r0, r0, r6
 8006f66:	6060      	str	r0, [r4, #4]
 8006f68:	6863      	ldr	r3, [r4, #4]
 8006f6a:	6123      	str	r3, [r4, #16]
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f72:	e7aa      	b.n	8006eca <_printf_i+0x146>
 8006f74:	6923      	ldr	r3, [r4, #16]
 8006f76:	4632      	mov	r2, r6
 8006f78:	4649      	mov	r1, r9
 8006f7a:	4640      	mov	r0, r8
 8006f7c:	47d0      	blx	sl
 8006f7e:	3001      	adds	r0, #1
 8006f80:	d0ad      	beq.n	8006ede <_printf_i+0x15a>
 8006f82:	6823      	ldr	r3, [r4, #0]
 8006f84:	079b      	lsls	r3, r3, #30
 8006f86:	d413      	bmi.n	8006fb0 <_printf_i+0x22c>
 8006f88:	68e0      	ldr	r0, [r4, #12]
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	4298      	cmp	r0, r3
 8006f8e:	bfb8      	it	lt
 8006f90:	4618      	movlt	r0, r3
 8006f92:	e7a6      	b.n	8006ee2 <_printf_i+0x15e>
 8006f94:	2301      	movs	r3, #1
 8006f96:	4632      	mov	r2, r6
 8006f98:	4649      	mov	r1, r9
 8006f9a:	4640      	mov	r0, r8
 8006f9c:	47d0      	blx	sl
 8006f9e:	3001      	adds	r0, #1
 8006fa0:	d09d      	beq.n	8006ede <_printf_i+0x15a>
 8006fa2:	3501      	adds	r5, #1
 8006fa4:	68e3      	ldr	r3, [r4, #12]
 8006fa6:	9903      	ldr	r1, [sp, #12]
 8006fa8:	1a5b      	subs	r3, r3, r1
 8006faa:	42ab      	cmp	r3, r5
 8006fac:	dcf2      	bgt.n	8006f94 <_printf_i+0x210>
 8006fae:	e7eb      	b.n	8006f88 <_printf_i+0x204>
 8006fb0:	2500      	movs	r5, #0
 8006fb2:	f104 0619 	add.w	r6, r4, #25
 8006fb6:	e7f5      	b.n	8006fa4 <_printf_i+0x220>
 8006fb8:	0800b17e 	.word	0x0800b17e
 8006fbc:	0800b18f 	.word	0x0800b18f

08006fc0 <_scanf_float>:
 8006fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc4:	b087      	sub	sp, #28
 8006fc6:	4691      	mov	r9, r2
 8006fc8:	9303      	str	r3, [sp, #12]
 8006fca:	688b      	ldr	r3, [r1, #8]
 8006fcc:	1e5a      	subs	r2, r3, #1
 8006fce:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006fd2:	bf81      	itttt	hi
 8006fd4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006fd8:	eb03 0b05 	addhi.w	fp, r3, r5
 8006fdc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006fe0:	608b      	strhi	r3, [r1, #8]
 8006fe2:	680b      	ldr	r3, [r1, #0]
 8006fe4:	460a      	mov	r2, r1
 8006fe6:	f04f 0500 	mov.w	r5, #0
 8006fea:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006fee:	f842 3b1c 	str.w	r3, [r2], #28
 8006ff2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006ff6:	4680      	mov	r8, r0
 8006ff8:	460c      	mov	r4, r1
 8006ffa:	bf98      	it	ls
 8006ffc:	f04f 0b00 	movls.w	fp, #0
 8007000:	9201      	str	r2, [sp, #4]
 8007002:	4616      	mov	r6, r2
 8007004:	46aa      	mov	sl, r5
 8007006:	462f      	mov	r7, r5
 8007008:	9502      	str	r5, [sp, #8]
 800700a:	68a2      	ldr	r2, [r4, #8]
 800700c:	b15a      	cbz	r2, 8007026 <_scanf_float+0x66>
 800700e:	f8d9 3000 	ldr.w	r3, [r9]
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	2b4e      	cmp	r3, #78	@ 0x4e
 8007016:	d863      	bhi.n	80070e0 <_scanf_float+0x120>
 8007018:	2b40      	cmp	r3, #64	@ 0x40
 800701a:	d83b      	bhi.n	8007094 <_scanf_float+0xd4>
 800701c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007020:	b2c8      	uxtb	r0, r1
 8007022:	280e      	cmp	r0, #14
 8007024:	d939      	bls.n	800709a <_scanf_float+0xda>
 8007026:	b11f      	cbz	r7, 8007030 <_scanf_float+0x70>
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800702e:	6023      	str	r3, [r4, #0]
 8007030:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007034:	f1ba 0f01 	cmp.w	sl, #1
 8007038:	f200 8114 	bhi.w	8007264 <_scanf_float+0x2a4>
 800703c:	9b01      	ldr	r3, [sp, #4]
 800703e:	429e      	cmp	r6, r3
 8007040:	f200 8105 	bhi.w	800724e <_scanf_float+0x28e>
 8007044:	2001      	movs	r0, #1
 8007046:	b007      	add	sp, #28
 8007048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800704c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007050:	2a0d      	cmp	r2, #13
 8007052:	d8e8      	bhi.n	8007026 <_scanf_float+0x66>
 8007054:	a101      	add	r1, pc, #4	@ (adr r1, 800705c <_scanf_float+0x9c>)
 8007056:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800705a:	bf00      	nop
 800705c:	080071a5 	.word	0x080071a5
 8007060:	08007027 	.word	0x08007027
 8007064:	08007027 	.word	0x08007027
 8007068:	08007027 	.word	0x08007027
 800706c:	08007201 	.word	0x08007201
 8007070:	080071db 	.word	0x080071db
 8007074:	08007027 	.word	0x08007027
 8007078:	08007027 	.word	0x08007027
 800707c:	080071b3 	.word	0x080071b3
 8007080:	08007027 	.word	0x08007027
 8007084:	08007027 	.word	0x08007027
 8007088:	08007027 	.word	0x08007027
 800708c:	08007027 	.word	0x08007027
 8007090:	0800716f 	.word	0x0800716f
 8007094:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007098:	e7da      	b.n	8007050 <_scanf_float+0x90>
 800709a:	290e      	cmp	r1, #14
 800709c:	d8c3      	bhi.n	8007026 <_scanf_float+0x66>
 800709e:	a001      	add	r0, pc, #4	@ (adr r0, 80070a4 <_scanf_float+0xe4>)
 80070a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80070a4:	0800715f 	.word	0x0800715f
 80070a8:	08007027 	.word	0x08007027
 80070ac:	0800715f 	.word	0x0800715f
 80070b0:	080071ef 	.word	0x080071ef
 80070b4:	08007027 	.word	0x08007027
 80070b8:	08007101 	.word	0x08007101
 80070bc:	08007145 	.word	0x08007145
 80070c0:	08007145 	.word	0x08007145
 80070c4:	08007145 	.word	0x08007145
 80070c8:	08007145 	.word	0x08007145
 80070cc:	08007145 	.word	0x08007145
 80070d0:	08007145 	.word	0x08007145
 80070d4:	08007145 	.word	0x08007145
 80070d8:	08007145 	.word	0x08007145
 80070dc:	08007145 	.word	0x08007145
 80070e0:	2b6e      	cmp	r3, #110	@ 0x6e
 80070e2:	d809      	bhi.n	80070f8 <_scanf_float+0x138>
 80070e4:	2b60      	cmp	r3, #96	@ 0x60
 80070e6:	d8b1      	bhi.n	800704c <_scanf_float+0x8c>
 80070e8:	2b54      	cmp	r3, #84	@ 0x54
 80070ea:	d07b      	beq.n	80071e4 <_scanf_float+0x224>
 80070ec:	2b59      	cmp	r3, #89	@ 0x59
 80070ee:	d19a      	bne.n	8007026 <_scanf_float+0x66>
 80070f0:	2d07      	cmp	r5, #7
 80070f2:	d198      	bne.n	8007026 <_scanf_float+0x66>
 80070f4:	2508      	movs	r5, #8
 80070f6:	e02f      	b.n	8007158 <_scanf_float+0x198>
 80070f8:	2b74      	cmp	r3, #116	@ 0x74
 80070fa:	d073      	beq.n	80071e4 <_scanf_float+0x224>
 80070fc:	2b79      	cmp	r3, #121	@ 0x79
 80070fe:	e7f6      	b.n	80070ee <_scanf_float+0x12e>
 8007100:	6821      	ldr	r1, [r4, #0]
 8007102:	05c8      	lsls	r0, r1, #23
 8007104:	d51e      	bpl.n	8007144 <_scanf_float+0x184>
 8007106:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800710a:	6021      	str	r1, [r4, #0]
 800710c:	3701      	adds	r7, #1
 800710e:	f1bb 0f00 	cmp.w	fp, #0
 8007112:	d003      	beq.n	800711c <_scanf_float+0x15c>
 8007114:	3201      	adds	r2, #1
 8007116:	f10b 3bff 	add.w	fp, fp, #4294967295
 800711a:	60a2      	str	r2, [r4, #8]
 800711c:	68a3      	ldr	r3, [r4, #8]
 800711e:	3b01      	subs	r3, #1
 8007120:	60a3      	str	r3, [r4, #8]
 8007122:	6923      	ldr	r3, [r4, #16]
 8007124:	3301      	adds	r3, #1
 8007126:	6123      	str	r3, [r4, #16]
 8007128:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800712c:	3b01      	subs	r3, #1
 800712e:	2b00      	cmp	r3, #0
 8007130:	f8c9 3004 	str.w	r3, [r9, #4]
 8007134:	f340 8082 	ble.w	800723c <_scanf_float+0x27c>
 8007138:	f8d9 3000 	ldr.w	r3, [r9]
 800713c:	3301      	adds	r3, #1
 800713e:	f8c9 3000 	str.w	r3, [r9]
 8007142:	e762      	b.n	800700a <_scanf_float+0x4a>
 8007144:	eb1a 0105 	adds.w	r1, sl, r5
 8007148:	f47f af6d 	bne.w	8007026 <_scanf_float+0x66>
 800714c:	6822      	ldr	r2, [r4, #0]
 800714e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007152:	6022      	str	r2, [r4, #0]
 8007154:	460d      	mov	r5, r1
 8007156:	468a      	mov	sl, r1
 8007158:	f806 3b01 	strb.w	r3, [r6], #1
 800715c:	e7de      	b.n	800711c <_scanf_float+0x15c>
 800715e:	6822      	ldr	r2, [r4, #0]
 8007160:	0610      	lsls	r0, r2, #24
 8007162:	f57f af60 	bpl.w	8007026 <_scanf_float+0x66>
 8007166:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800716a:	6022      	str	r2, [r4, #0]
 800716c:	e7f4      	b.n	8007158 <_scanf_float+0x198>
 800716e:	f1ba 0f00 	cmp.w	sl, #0
 8007172:	d10c      	bne.n	800718e <_scanf_float+0x1ce>
 8007174:	b977      	cbnz	r7, 8007194 <_scanf_float+0x1d4>
 8007176:	6822      	ldr	r2, [r4, #0]
 8007178:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800717c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007180:	d108      	bne.n	8007194 <_scanf_float+0x1d4>
 8007182:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007186:	6022      	str	r2, [r4, #0]
 8007188:	f04f 0a01 	mov.w	sl, #1
 800718c:	e7e4      	b.n	8007158 <_scanf_float+0x198>
 800718e:	f1ba 0f02 	cmp.w	sl, #2
 8007192:	d050      	beq.n	8007236 <_scanf_float+0x276>
 8007194:	2d01      	cmp	r5, #1
 8007196:	d002      	beq.n	800719e <_scanf_float+0x1de>
 8007198:	2d04      	cmp	r5, #4
 800719a:	f47f af44 	bne.w	8007026 <_scanf_float+0x66>
 800719e:	3501      	adds	r5, #1
 80071a0:	b2ed      	uxtb	r5, r5
 80071a2:	e7d9      	b.n	8007158 <_scanf_float+0x198>
 80071a4:	f1ba 0f01 	cmp.w	sl, #1
 80071a8:	f47f af3d 	bne.w	8007026 <_scanf_float+0x66>
 80071ac:	f04f 0a02 	mov.w	sl, #2
 80071b0:	e7d2      	b.n	8007158 <_scanf_float+0x198>
 80071b2:	b975      	cbnz	r5, 80071d2 <_scanf_float+0x212>
 80071b4:	2f00      	cmp	r7, #0
 80071b6:	f47f af37 	bne.w	8007028 <_scanf_float+0x68>
 80071ba:	6822      	ldr	r2, [r4, #0]
 80071bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80071c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80071c4:	f040 8103 	bne.w	80073ce <_scanf_float+0x40e>
 80071c8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80071cc:	6022      	str	r2, [r4, #0]
 80071ce:	2501      	movs	r5, #1
 80071d0:	e7c2      	b.n	8007158 <_scanf_float+0x198>
 80071d2:	2d03      	cmp	r5, #3
 80071d4:	d0e3      	beq.n	800719e <_scanf_float+0x1de>
 80071d6:	2d05      	cmp	r5, #5
 80071d8:	e7df      	b.n	800719a <_scanf_float+0x1da>
 80071da:	2d02      	cmp	r5, #2
 80071dc:	f47f af23 	bne.w	8007026 <_scanf_float+0x66>
 80071e0:	2503      	movs	r5, #3
 80071e2:	e7b9      	b.n	8007158 <_scanf_float+0x198>
 80071e4:	2d06      	cmp	r5, #6
 80071e6:	f47f af1e 	bne.w	8007026 <_scanf_float+0x66>
 80071ea:	2507      	movs	r5, #7
 80071ec:	e7b4      	b.n	8007158 <_scanf_float+0x198>
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	0591      	lsls	r1, r2, #22
 80071f2:	f57f af18 	bpl.w	8007026 <_scanf_float+0x66>
 80071f6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80071fa:	6022      	str	r2, [r4, #0]
 80071fc:	9702      	str	r7, [sp, #8]
 80071fe:	e7ab      	b.n	8007158 <_scanf_float+0x198>
 8007200:	6822      	ldr	r2, [r4, #0]
 8007202:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007206:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800720a:	d005      	beq.n	8007218 <_scanf_float+0x258>
 800720c:	0550      	lsls	r0, r2, #21
 800720e:	f57f af0a 	bpl.w	8007026 <_scanf_float+0x66>
 8007212:	2f00      	cmp	r7, #0
 8007214:	f000 80db 	beq.w	80073ce <_scanf_float+0x40e>
 8007218:	0591      	lsls	r1, r2, #22
 800721a:	bf58      	it	pl
 800721c:	9902      	ldrpl	r1, [sp, #8]
 800721e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007222:	bf58      	it	pl
 8007224:	1a79      	subpl	r1, r7, r1
 8007226:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800722a:	bf58      	it	pl
 800722c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007230:	6022      	str	r2, [r4, #0]
 8007232:	2700      	movs	r7, #0
 8007234:	e790      	b.n	8007158 <_scanf_float+0x198>
 8007236:	f04f 0a03 	mov.w	sl, #3
 800723a:	e78d      	b.n	8007158 <_scanf_float+0x198>
 800723c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007240:	4649      	mov	r1, r9
 8007242:	4640      	mov	r0, r8
 8007244:	4798      	blx	r3
 8007246:	2800      	cmp	r0, #0
 8007248:	f43f aedf 	beq.w	800700a <_scanf_float+0x4a>
 800724c:	e6eb      	b.n	8007026 <_scanf_float+0x66>
 800724e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007256:	464a      	mov	r2, r9
 8007258:	4640      	mov	r0, r8
 800725a:	4798      	blx	r3
 800725c:	6923      	ldr	r3, [r4, #16]
 800725e:	3b01      	subs	r3, #1
 8007260:	6123      	str	r3, [r4, #16]
 8007262:	e6eb      	b.n	800703c <_scanf_float+0x7c>
 8007264:	1e6b      	subs	r3, r5, #1
 8007266:	2b06      	cmp	r3, #6
 8007268:	d824      	bhi.n	80072b4 <_scanf_float+0x2f4>
 800726a:	2d02      	cmp	r5, #2
 800726c:	d836      	bhi.n	80072dc <_scanf_float+0x31c>
 800726e:	9b01      	ldr	r3, [sp, #4]
 8007270:	429e      	cmp	r6, r3
 8007272:	f67f aee7 	bls.w	8007044 <_scanf_float+0x84>
 8007276:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800727a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800727e:	464a      	mov	r2, r9
 8007280:	4640      	mov	r0, r8
 8007282:	4798      	blx	r3
 8007284:	6923      	ldr	r3, [r4, #16]
 8007286:	3b01      	subs	r3, #1
 8007288:	6123      	str	r3, [r4, #16]
 800728a:	e7f0      	b.n	800726e <_scanf_float+0x2ae>
 800728c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007290:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007294:	464a      	mov	r2, r9
 8007296:	4640      	mov	r0, r8
 8007298:	4798      	blx	r3
 800729a:	6923      	ldr	r3, [r4, #16]
 800729c:	3b01      	subs	r3, #1
 800729e:	6123      	str	r3, [r4, #16]
 80072a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072a4:	fa5f fa8a 	uxtb.w	sl, sl
 80072a8:	f1ba 0f02 	cmp.w	sl, #2
 80072ac:	d1ee      	bne.n	800728c <_scanf_float+0x2cc>
 80072ae:	3d03      	subs	r5, #3
 80072b0:	b2ed      	uxtb	r5, r5
 80072b2:	1b76      	subs	r6, r6, r5
 80072b4:	6823      	ldr	r3, [r4, #0]
 80072b6:	05da      	lsls	r2, r3, #23
 80072b8:	d530      	bpl.n	800731c <_scanf_float+0x35c>
 80072ba:	055b      	lsls	r3, r3, #21
 80072bc:	d511      	bpl.n	80072e2 <_scanf_float+0x322>
 80072be:	9b01      	ldr	r3, [sp, #4]
 80072c0:	429e      	cmp	r6, r3
 80072c2:	f67f aebf 	bls.w	8007044 <_scanf_float+0x84>
 80072c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80072ce:	464a      	mov	r2, r9
 80072d0:	4640      	mov	r0, r8
 80072d2:	4798      	blx	r3
 80072d4:	6923      	ldr	r3, [r4, #16]
 80072d6:	3b01      	subs	r3, #1
 80072d8:	6123      	str	r3, [r4, #16]
 80072da:	e7f0      	b.n	80072be <_scanf_float+0x2fe>
 80072dc:	46aa      	mov	sl, r5
 80072de:	46b3      	mov	fp, r6
 80072e0:	e7de      	b.n	80072a0 <_scanf_float+0x2e0>
 80072e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80072e6:	6923      	ldr	r3, [r4, #16]
 80072e8:	2965      	cmp	r1, #101	@ 0x65
 80072ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80072ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80072f2:	6123      	str	r3, [r4, #16]
 80072f4:	d00c      	beq.n	8007310 <_scanf_float+0x350>
 80072f6:	2945      	cmp	r1, #69	@ 0x45
 80072f8:	d00a      	beq.n	8007310 <_scanf_float+0x350>
 80072fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072fe:	464a      	mov	r2, r9
 8007300:	4640      	mov	r0, r8
 8007302:	4798      	blx	r3
 8007304:	6923      	ldr	r3, [r4, #16]
 8007306:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800730a:	3b01      	subs	r3, #1
 800730c:	1eb5      	subs	r5, r6, #2
 800730e:	6123      	str	r3, [r4, #16]
 8007310:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007314:	464a      	mov	r2, r9
 8007316:	4640      	mov	r0, r8
 8007318:	4798      	blx	r3
 800731a:	462e      	mov	r6, r5
 800731c:	6822      	ldr	r2, [r4, #0]
 800731e:	f012 0210 	ands.w	r2, r2, #16
 8007322:	d001      	beq.n	8007328 <_scanf_float+0x368>
 8007324:	2000      	movs	r0, #0
 8007326:	e68e      	b.n	8007046 <_scanf_float+0x86>
 8007328:	7032      	strb	r2, [r6, #0]
 800732a:	6823      	ldr	r3, [r4, #0]
 800732c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007334:	d125      	bne.n	8007382 <_scanf_float+0x3c2>
 8007336:	9b02      	ldr	r3, [sp, #8]
 8007338:	429f      	cmp	r7, r3
 800733a:	d00a      	beq.n	8007352 <_scanf_float+0x392>
 800733c:	1bda      	subs	r2, r3, r7
 800733e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007342:	429e      	cmp	r6, r3
 8007344:	bf28      	it	cs
 8007346:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800734a:	4922      	ldr	r1, [pc, #136]	@ (80073d4 <_scanf_float+0x414>)
 800734c:	4630      	mov	r0, r6
 800734e:	f000 f977 	bl	8007640 <siprintf>
 8007352:	9901      	ldr	r1, [sp, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	4640      	mov	r0, r8
 8007358:	f002 fd06 	bl	8009d68 <_strtod_r>
 800735c:	9b03      	ldr	r3, [sp, #12]
 800735e:	6821      	ldr	r1, [r4, #0]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f011 0f02 	tst.w	r1, #2
 8007366:	ec57 6b10 	vmov	r6, r7, d0
 800736a:	f103 0204 	add.w	r2, r3, #4
 800736e:	d015      	beq.n	800739c <_scanf_float+0x3dc>
 8007370:	9903      	ldr	r1, [sp, #12]
 8007372:	600a      	str	r2, [r1, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	e9c3 6700 	strd	r6, r7, [r3]
 800737a:	68e3      	ldr	r3, [r4, #12]
 800737c:	3301      	adds	r3, #1
 800737e:	60e3      	str	r3, [r4, #12]
 8007380:	e7d0      	b.n	8007324 <_scanf_float+0x364>
 8007382:	9b04      	ldr	r3, [sp, #16]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d0e4      	beq.n	8007352 <_scanf_float+0x392>
 8007388:	9905      	ldr	r1, [sp, #20]
 800738a:	230a      	movs	r3, #10
 800738c:	3101      	adds	r1, #1
 800738e:	4640      	mov	r0, r8
 8007390:	f002 fd6a 	bl	8009e68 <_strtol_r>
 8007394:	9b04      	ldr	r3, [sp, #16]
 8007396:	9e05      	ldr	r6, [sp, #20]
 8007398:	1ac2      	subs	r2, r0, r3
 800739a:	e7d0      	b.n	800733e <_scanf_float+0x37e>
 800739c:	f011 0f04 	tst.w	r1, #4
 80073a0:	9903      	ldr	r1, [sp, #12]
 80073a2:	600a      	str	r2, [r1, #0]
 80073a4:	d1e6      	bne.n	8007374 <_scanf_float+0x3b4>
 80073a6:	681d      	ldr	r5, [r3, #0]
 80073a8:	4632      	mov	r2, r6
 80073aa:	463b      	mov	r3, r7
 80073ac:	4630      	mov	r0, r6
 80073ae:	4639      	mov	r1, r7
 80073b0:	f7f9 fbdc 	bl	8000b6c <__aeabi_dcmpun>
 80073b4:	b128      	cbz	r0, 80073c2 <_scanf_float+0x402>
 80073b6:	4808      	ldr	r0, [pc, #32]	@ (80073d8 <_scanf_float+0x418>)
 80073b8:	f000 faca 	bl	8007950 <nanf>
 80073bc:	ed85 0a00 	vstr	s0, [r5]
 80073c0:	e7db      	b.n	800737a <_scanf_float+0x3ba>
 80073c2:	4630      	mov	r0, r6
 80073c4:	4639      	mov	r1, r7
 80073c6:	f7f9 fc2f 	bl	8000c28 <__aeabi_d2f>
 80073ca:	6028      	str	r0, [r5, #0]
 80073cc:	e7d5      	b.n	800737a <_scanf_float+0x3ba>
 80073ce:	2700      	movs	r7, #0
 80073d0:	e62e      	b.n	8007030 <_scanf_float+0x70>
 80073d2:	bf00      	nop
 80073d4:	0800b1a0 	.word	0x0800b1a0
 80073d8:	0800b2e1 	.word	0x0800b2e1

080073dc <std>:
 80073dc:	2300      	movs	r3, #0
 80073de:	b510      	push	{r4, lr}
 80073e0:	4604      	mov	r4, r0
 80073e2:	e9c0 3300 	strd	r3, r3, [r0]
 80073e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80073ea:	6083      	str	r3, [r0, #8]
 80073ec:	8181      	strh	r1, [r0, #12]
 80073ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80073f0:	81c2      	strh	r2, [r0, #14]
 80073f2:	6183      	str	r3, [r0, #24]
 80073f4:	4619      	mov	r1, r3
 80073f6:	2208      	movs	r2, #8
 80073f8:	305c      	adds	r0, #92	@ 0x5c
 80073fa:	f000 fa1b 	bl	8007834 <memset>
 80073fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007434 <std+0x58>)
 8007400:	6263      	str	r3, [r4, #36]	@ 0x24
 8007402:	4b0d      	ldr	r3, [pc, #52]	@ (8007438 <std+0x5c>)
 8007404:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007406:	4b0d      	ldr	r3, [pc, #52]	@ (800743c <std+0x60>)
 8007408:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800740a:	4b0d      	ldr	r3, [pc, #52]	@ (8007440 <std+0x64>)
 800740c:	6323      	str	r3, [r4, #48]	@ 0x30
 800740e:	4b0d      	ldr	r3, [pc, #52]	@ (8007444 <std+0x68>)
 8007410:	6224      	str	r4, [r4, #32]
 8007412:	429c      	cmp	r4, r3
 8007414:	d006      	beq.n	8007424 <std+0x48>
 8007416:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800741a:	4294      	cmp	r4, r2
 800741c:	d002      	beq.n	8007424 <std+0x48>
 800741e:	33d0      	adds	r3, #208	@ 0xd0
 8007420:	429c      	cmp	r4, r3
 8007422:	d105      	bne.n	8007430 <std+0x54>
 8007424:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800742c:	f000 ba7e 	b.w	800792c <__retarget_lock_init_recursive>
 8007430:	bd10      	pop	{r4, pc}
 8007432:	bf00      	nop
 8007434:	08007685 	.word	0x08007685
 8007438:	080076a7 	.word	0x080076a7
 800743c:	080076df 	.word	0x080076df
 8007440:	08007703 	.word	0x08007703
 8007444:	200004d8 	.word	0x200004d8

08007448 <stdio_exit_handler>:
 8007448:	4a02      	ldr	r2, [pc, #8]	@ (8007454 <stdio_exit_handler+0xc>)
 800744a:	4903      	ldr	r1, [pc, #12]	@ (8007458 <stdio_exit_handler+0x10>)
 800744c:	4803      	ldr	r0, [pc, #12]	@ (800745c <stdio_exit_handler+0x14>)
 800744e:	f000 b869 	b.w	8007524 <_fwalk_sglue>
 8007452:	bf00      	nop
 8007454:	20000018 	.word	0x20000018
 8007458:	0800a4a9 	.word	0x0800a4a9
 800745c:	20000028 	.word	0x20000028

08007460 <cleanup_stdio>:
 8007460:	6841      	ldr	r1, [r0, #4]
 8007462:	4b0c      	ldr	r3, [pc, #48]	@ (8007494 <cleanup_stdio+0x34>)
 8007464:	4299      	cmp	r1, r3
 8007466:	b510      	push	{r4, lr}
 8007468:	4604      	mov	r4, r0
 800746a:	d001      	beq.n	8007470 <cleanup_stdio+0x10>
 800746c:	f003 f81c 	bl	800a4a8 <_fflush_r>
 8007470:	68a1      	ldr	r1, [r4, #8]
 8007472:	4b09      	ldr	r3, [pc, #36]	@ (8007498 <cleanup_stdio+0x38>)
 8007474:	4299      	cmp	r1, r3
 8007476:	d002      	beq.n	800747e <cleanup_stdio+0x1e>
 8007478:	4620      	mov	r0, r4
 800747a:	f003 f815 	bl	800a4a8 <_fflush_r>
 800747e:	68e1      	ldr	r1, [r4, #12]
 8007480:	4b06      	ldr	r3, [pc, #24]	@ (800749c <cleanup_stdio+0x3c>)
 8007482:	4299      	cmp	r1, r3
 8007484:	d004      	beq.n	8007490 <cleanup_stdio+0x30>
 8007486:	4620      	mov	r0, r4
 8007488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800748c:	f003 b80c 	b.w	800a4a8 <_fflush_r>
 8007490:	bd10      	pop	{r4, pc}
 8007492:	bf00      	nop
 8007494:	200004d8 	.word	0x200004d8
 8007498:	20000540 	.word	0x20000540
 800749c:	200005a8 	.word	0x200005a8

080074a0 <global_stdio_init.part.0>:
 80074a0:	b510      	push	{r4, lr}
 80074a2:	4b0b      	ldr	r3, [pc, #44]	@ (80074d0 <global_stdio_init.part.0+0x30>)
 80074a4:	4c0b      	ldr	r4, [pc, #44]	@ (80074d4 <global_stdio_init.part.0+0x34>)
 80074a6:	4a0c      	ldr	r2, [pc, #48]	@ (80074d8 <global_stdio_init.part.0+0x38>)
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	4620      	mov	r0, r4
 80074ac:	2200      	movs	r2, #0
 80074ae:	2104      	movs	r1, #4
 80074b0:	f7ff ff94 	bl	80073dc <std>
 80074b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80074b8:	2201      	movs	r2, #1
 80074ba:	2109      	movs	r1, #9
 80074bc:	f7ff ff8e 	bl	80073dc <std>
 80074c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80074c4:	2202      	movs	r2, #2
 80074c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074ca:	2112      	movs	r1, #18
 80074cc:	f7ff bf86 	b.w	80073dc <std>
 80074d0:	20000610 	.word	0x20000610
 80074d4:	200004d8 	.word	0x200004d8
 80074d8:	08007449 	.word	0x08007449

080074dc <__sfp_lock_acquire>:
 80074dc:	4801      	ldr	r0, [pc, #4]	@ (80074e4 <__sfp_lock_acquire+0x8>)
 80074de:	f000 ba26 	b.w	800792e <__retarget_lock_acquire_recursive>
 80074e2:	bf00      	nop
 80074e4:	20000619 	.word	0x20000619

080074e8 <__sfp_lock_release>:
 80074e8:	4801      	ldr	r0, [pc, #4]	@ (80074f0 <__sfp_lock_release+0x8>)
 80074ea:	f000 ba21 	b.w	8007930 <__retarget_lock_release_recursive>
 80074ee:	bf00      	nop
 80074f0:	20000619 	.word	0x20000619

080074f4 <__sinit>:
 80074f4:	b510      	push	{r4, lr}
 80074f6:	4604      	mov	r4, r0
 80074f8:	f7ff fff0 	bl	80074dc <__sfp_lock_acquire>
 80074fc:	6a23      	ldr	r3, [r4, #32]
 80074fe:	b11b      	cbz	r3, 8007508 <__sinit+0x14>
 8007500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007504:	f7ff bff0 	b.w	80074e8 <__sfp_lock_release>
 8007508:	4b04      	ldr	r3, [pc, #16]	@ (800751c <__sinit+0x28>)
 800750a:	6223      	str	r3, [r4, #32]
 800750c:	4b04      	ldr	r3, [pc, #16]	@ (8007520 <__sinit+0x2c>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d1f5      	bne.n	8007500 <__sinit+0xc>
 8007514:	f7ff ffc4 	bl	80074a0 <global_stdio_init.part.0>
 8007518:	e7f2      	b.n	8007500 <__sinit+0xc>
 800751a:	bf00      	nop
 800751c:	08007461 	.word	0x08007461
 8007520:	20000610 	.word	0x20000610

08007524 <_fwalk_sglue>:
 8007524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007528:	4607      	mov	r7, r0
 800752a:	4688      	mov	r8, r1
 800752c:	4614      	mov	r4, r2
 800752e:	2600      	movs	r6, #0
 8007530:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007534:	f1b9 0901 	subs.w	r9, r9, #1
 8007538:	d505      	bpl.n	8007546 <_fwalk_sglue+0x22>
 800753a:	6824      	ldr	r4, [r4, #0]
 800753c:	2c00      	cmp	r4, #0
 800753e:	d1f7      	bne.n	8007530 <_fwalk_sglue+0xc>
 8007540:	4630      	mov	r0, r6
 8007542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007546:	89ab      	ldrh	r3, [r5, #12]
 8007548:	2b01      	cmp	r3, #1
 800754a:	d907      	bls.n	800755c <_fwalk_sglue+0x38>
 800754c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007550:	3301      	adds	r3, #1
 8007552:	d003      	beq.n	800755c <_fwalk_sglue+0x38>
 8007554:	4629      	mov	r1, r5
 8007556:	4638      	mov	r0, r7
 8007558:	47c0      	blx	r8
 800755a:	4306      	orrs	r6, r0
 800755c:	3568      	adds	r5, #104	@ 0x68
 800755e:	e7e9      	b.n	8007534 <_fwalk_sglue+0x10>

08007560 <iprintf>:
 8007560:	b40f      	push	{r0, r1, r2, r3}
 8007562:	b507      	push	{r0, r1, r2, lr}
 8007564:	4906      	ldr	r1, [pc, #24]	@ (8007580 <iprintf+0x20>)
 8007566:	ab04      	add	r3, sp, #16
 8007568:	6808      	ldr	r0, [r1, #0]
 800756a:	f853 2b04 	ldr.w	r2, [r3], #4
 800756e:	6881      	ldr	r1, [r0, #8]
 8007570:	9301      	str	r3, [sp, #4]
 8007572:	f002 fdfd 	bl	800a170 <_vfiprintf_r>
 8007576:	b003      	add	sp, #12
 8007578:	f85d eb04 	ldr.w	lr, [sp], #4
 800757c:	b004      	add	sp, #16
 800757e:	4770      	bx	lr
 8007580:	20000024 	.word	0x20000024

08007584 <_puts_r>:
 8007584:	6a03      	ldr	r3, [r0, #32]
 8007586:	b570      	push	{r4, r5, r6, lr}
 8007588:	6884      	ldr	r4, [r0, #8]
 800758a:	4605      	mov	r5, r0
 800758c:	460e      	mov	r6, r1
 800758e:	b90b      	cbnz	r3, 8007594 <_puts_r+0x10>
 8007590:	f7ff ffb0 	bl	80074f4 <__sinit>
 8007594:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007596:	07db      	lsls	r3, r3, #31
 8007598:	d405      	bmi.n	80075a6 <_puts_r+0x22>
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	0598      	lsls	r0, r3, #22
 800759e:	d402      	bmi.n	80075a6 <_puts_r+0x22>
 80075a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075a2:	f000 f9c4 	bl	800792e <__retarget_lock_acquire_recursive>
 80075a6:	89a3      	ldrh	r3, [r4, #12]
 80075a8:	0719      	lsls	r1, r3, #28
 80075aa:	d502      	bpl.n	80075b2 <_puts_r+0x2e>
 80075ac:	6923      	ldr	r3, [r4, #16]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d135      	bne.n	800761e <_puts_r+0x9a>
 80075b2:	4621      	mov	r1, r4
 80075b4:	4628      	mov	r0, r5
 80075b6:	f000 f8e7 	bl	8007788 <__swsetup_r>
 80075ba:	b380      	cbz	r0, 800761e <_puts_r+0x9a>
 80075bc:	f04f 35ff 	mov.w	r5, #4294967295
 80075c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075c2:	07da      	lsls	r2, r3, #31
 80075c4:	d405      	bmi.n	80075d2 <_puts_r+0x4e>
 80075c6:	89a3      	ldrh	r3, [r4, #12]
 80075c8:	059b      	lsls	r3, r3, #22
 80075ca:	d402      	bmi.n	80075d2 <_puts_r+0x4e>
 80075cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075ce:	f000 f9af 	bl	8007930 <__retarget_lock_release_recursive>
 80075d2:	4628      	mov	r0, r5
 80075d4:	bd70      	pop	{r4, r5, r6, pc}
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	da04      	bge.n	80075e4 <_puts_r+0x60>
 80075da:	69a2      	ldr	r2, [r4, #24]
 80075dc:	429a      	cmp	r2, r3
 80075de:	dc17      	bgt.n	8007610 <_puts_r+0x8c>
 80075e0:	290a      	cmp	r1, #10
 80075e2:	d015      	beq.n	8007610 <_puts_r+0x8c>
 80075e4:	6823      	ldr	r3, [r4, #0]
 80075e6:	1c5a      	adds	r2, r3, #1
 80075e8:	6022      	str	r2, [r4, #0]
 80075ea:	7019      	strb	r1, [r3, #0]
 80075ec:	68a3      	ldr	r3, [r4, #8]
 80075ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80075f2:	3b01      	subs	r3, #1
 80075f4:	60a3      	str	r3, [r4, #8]
 80075f6:	2900      	cmp	r1, #0
 80075f8:	d1ed      	bne.n	80075d6 <_puts_r+0x52>
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	da11      	bge.n	8007622 <_puts_r+0x9e>
 80075fe:	4622      	mov	r2, r4
 8007600:	210a      	movs	r1, #10
 8007602:	4628      	mov	r0, r5
 8007604:	f000 f881 	bl	800770a <__swbuf_r>
 8007608:	3001      	adds	r0, #1
 800760a:	d0d7      	beq.n	80075bc <_puts_r+0x38>
 800760c:	250a      	movs	r5, #10
 800760e:	e7d7      	b.n	80075c0 <_puts_r+0x3c>
 8007610:	4622      	mov	r2, r4
 8007612:	4628      	mov	r0, r5
 8007614:	f000 f879 	bl	800770a <__swbuf_r>
 8007618:	3001      	adds	r0, #1
 800761a:	d1e7      	bne.n	80075ec <_puts_r+0x68>
 800761c:	e7ce      	b.n	80075bc <_puts_r+0x38>
 800761e:	3e01      	subs	r6, #1
 8007620:	e7e4      	b.n	80075ec <_puts_r+0x68>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	1c5a      	adds	r2, r3, #1
 8007626:	6022      	str	r2, [r4, #0]
 8007628:	220a      	movs	r2, #10
 800762a:	701a      	strb	r2, [r3, #0]
 800762c:	e7ee      	b.n	800760c <_puts_r+0x88>
	...

08007630 <puts>:
 8007630:	4b02      	ldr	r3, [pc, #8]	@ (800763c <puts+0xc>)
 8007632:	4601      	mov	r1, r0
 8007634:	6818      	ldr	r0, [r3, #0]
 8007636:	f7ff bfa5 	b.w	8007584 <_puts_r>
 800763a:	bf00      	nop
 800763c:	20000024 	.word	0x20000024

08007640 <siprintf>:
 8007640:	b40e      	push	{r1, r2, r3}
 8007642:	b510      	push	{r4, lr}
 8007644:	b09d      	sub	sp, #116	@ 0x74
 8007646:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007648:	9002      	str	r0, [sp, #8]
 800764a:	9006      	str	r0, [sp, #24]
 800764c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007650:	480a      	ldr	r0, [pc, #40]	@ (800767c <siprintf+0x3c>)
 8007652:	9107      	str	r1, [sp, #28]
 8007654:	9104      	str	r1, [sp, #16]
 8007656:	490a      	ldr	r1, [pc, #40]	@ (8007680 <siprintf+0x40>)
 8007658:	f853 2b04 	ldr.w	r2, [r3], #4
 800765c:	9105      	str	r1, [sp, #20]
 800765e:	2400      	movs	r4, #0
 8007660:	a902      	add	r1, sp, #8
 8007662:	6800      	ldr	r0, [r0, #0]
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007668:	f002 fc5c 	bl	8009f24 <_svfiprintf_r>
 800766c:	9b02      	ldr	r3, [sp, #8]
 800766e:	701c      	strb	r4, [r3, #0]
 8007670:	b01d      	add	sp, #116	@ 0x74
 8007672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007676:	b003      	add	sp, #12
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	20000024 	.word	0x20000024
 8007680:	ffff0208 	.word	0xffff0208

08007684 <__sread>:
 8007684:	b510      	push	{r4, lr}
 8007686:	460c      	mov	r4, r1
 8007688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800768c:	f000 f900 	bl	8007890 <_read_r>
 8007690:	2800      	cmp	r0, #0
 8007692:	bfab      	itete	ge
 8007694:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007696:	89a3      	ldrhlt	r3, [r4, #12]
 8007698:	181b      	addge	r3, r3, r0
 800769a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800769e:	bfac      	ite	ge
 80076a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80076a2:	81a3      	strhlt	r3, [r4, #12]
 80076a4:	bd10      	pop	{r4, pc}

080076a6 <__swrite>:
 80076a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076aa:	461f      	mov	r7, r3
 80076ac:	898b      	ldrh	r3, [r1, #12]
 80076ae:	05db      	lsls	r3, r3, #23
 80076b0:	4605      	mov	r5, r0
 80076b2:	460c      	mov	r4, r1
 80076b4:	4616      	mov	r6, r2
 80076b6:	d505      	bpl.n	80076c4 <__swrite+0x1e>
 80076b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076bc:	2302      	movs	r3, #2
 80076be:	2200      	movs	r2, #0
 80076c0:	f000 f8d4 	bl	800786c <_lseek_r>
 80076c4:	89a3      	ldrh	r3, [r4, #12]
 80076c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80076ce:	81a3      	strh	r3, [r4, #12]
 80076d0:	4632      	mov	r2, r6
 80076d2:	463b      	mov	r3, r7
 80076d4:	4628      	mov	r0, r5
 80076d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076da:	f000 b8eb 	b.w	80078b4 <_write_r>

080076de <__sseek>:
 80076de:	b510      	push	{r4, lr}
 80076e0:	460c      	mov	r4, r1
 80076e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e6:	f000 f8c1 	bl	800786c <_lseek_r>
 80076ea:	1c43      	adds	r3, r0, #1
 80076ec:	89a3      	ldrh	r3, [r4, #12]
 80076ee:	bf15      	itete	ne
 80076f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80076f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80076f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80076fa:	81a3      	strheq	r3, [r4, #12]
 80076fc:	bf18      	it	ne
 80076fe:	81a3      	strhne	r3, [r4, #12]
 8007700:	bd10      	pop	{r4, pc}

08007702 <__sclose>:
 8007702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007706:	f000 b8a1 	b.w	800784c <_close_r>

0800770a <__swbuf_r>:
 800770a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770c:	460e      	mov	r6, r1
 800770e:	4614      	mov	r4, r2
 8007710:	4605      	mov	r5, r0
 8007712:	b118      	cbz	r0, 800771c <__swbuf_r+0x12>
 8007714:	6a03      	ldr	r3, [r0, #32]
 8007716:	b90b      	cbnz	r3, 800771c <__swbuf_r+0x12>
 8007718:	f7ff feec 	bl	80074f4 <__sinit>
 800771c:	69a3      	ldr	r3, [r4, #24]
 800771e:	60a3      	str	r3, [r4, #8]
 8007720:	89a3      	ldrh	r3, [r4, #12]
 8007722:	071a      	lsls	r2, r3, #28
 8007724:	d501      	bpl.n	800772a <__swbuf_r+0x20>
 8007726:	6923      	ldr	r3, [r4, #16]
 8007728:	b943      	cbnz	r3, 800773c <__swbuf_r+0x32>
 800772a:	4621      	mov	r1, r4
 800772c:	4628      	mov	r0, r5
 800772e:	f000 f82b 	bl	8007788 <__swsetup_r>
 8007732:	b118      	cbz	r0, 800773c <__swbuf_r+0x32>
 8007734:	f04f 37ff 	mov.w	r7, #4294967295
 8007738:	4638      	mov	r0, r7
 800773a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	6922      	ldr	r2, [r4, #16]
 8007740:	1a98      	subs	r0, r3, r2
 8007742:	6963      	ldr	r3, [r4, #20]
 8007744:	b2f6      	uxtb	r6, r6
 8007746:	4283      	cmp	r3, r0
 8007748:	4637      	mov	r7, r6
 800774a:	dc05      	bgt.n	8007758 <__swbuf_r+0x4e>
 800774c:	4621      	mov	r1, r4
 800774e:	4628      	mov	r0, r5
 8007750:	f002 feaa 	bl	800a4a8 <_fflush_r>
 8007754:	2800      	cmp	r0, #0
 8007756:	d1ed      	bne.n	8007734 <__swbuf_r+0x2a>
 8007758:	68a3      	ldr	r3, [r4, #8]
 800775a:	3b01      	subs	r3, #1
 800775c:	60a3      	str	r3, [r4, #8]
 800775e:	6823      	ldr	r3, [r4, #0]
 8007760:	1c5a      	adds	r2, r3, #1
 8007762:	6022      	str	r2, [r4, #0]
 8007764:	701e      	strb	r6, [r3, #0]
 8007766:	6962      	ldr	r2, [r4, #20]
 8007768:	1c43      	adds	r3, r0, #1
 800776a:	429a      	cmp	r2, r3
 800776c:	d004      	beq.n	8007778 <__swbuf_r+0x6e>
 800776e:	89a3      	ldrh	r3, [r4, #12]
 8007770:	07db      	lsls	r3, r3, #31
 8007772:	d5e1      	bpl.n	8007738 <__swbuf_r+0x2e>
 8007774:	2e0a      	cmp	r6, #10
 8007776:	d1df      	bne.n	8007738 <__swbuf_r+0x2e>
 8007778:	4621      	mov	r1, r4
 800777a:	4628      	mov	r0, r5
 800777c:	f002 fe94 	bl	800a4a8 <_fflush_r>
 8007780:	2800      	cmp	r0, #0
 8007782:	d0d9      	beq.n	8007738 <__swbuf_r+0x2e>
 8007784:	e7d6      	b.n	8007734 <__swbuf_r+0x2a>
	...

08007788 <__swsetup_r>:
 8007788:	b538      	push	{r3, r4, r5, lr}
 800778a:	4b29      	ldr	r3, [pc, #164]	@ (8007830 <__swsetup_r+0xa8>)
 800778c:	4605      	mov	r5, r0
 800778e:	6818      	ldr	r0, [r3, #0]
 8007790:	460c      	mov	r4, r1
 8007792:	b118      	cbz	r0, 800779c <__swsetup_r+0x14>
 8007794:	6a03      	ldr	r3, [r0, #32]
 8007796:	b90b      	cbnz	r3, 800779c <__swsetup_r+0x14>
 8007798:	f7ff feac 	bl	80074f4 <__sinit>
 800779c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077a0:	0719      	lsls	r1, r3, #28
 80077a2:	d422      	bmi.n	80077ea <__swsetup_r+0x62>
 80077a4:	06da      	lsls	r2, r3, #27
 80077a6:	d407      	bmi.n	80077b8 <__swsetup_r+0x30>
 80077a8:	2209      	movs	r2, #9
 80077aa:	602a      	str	r2, [r5, #0]
 80077ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077b0:	81a3      	strh	r3, [r4, #12]
 80077b2:	f04f 30ff 	mov.w	r0, #4294967295
 80077b6:	e033      	b.n	8007820 <__swsetup_r+0x98>
 80077b8:	0758      	lsls	r0, r3, #29
 80077ba:	d512      	bpl.n	80077e2 <__swsetup_r+0x5a>
 80077bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077be:	b141      	cbz	r1, 80077d2 <__swsetup_r+0x4a>
 80077c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077c4:	4299      	cmp	r1, r3
 80077c6:	d002      	beq.n	80077ce <__swsetup_r+0x46>
 80077c8:	4628      	mov	r0, r5
 80077ca:	f000 ff21 	bl	8008610 <_free_r>
 80077ce:	2300      	movs	r3, #0
 80077d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80077d2:	89a3      	ldrh	r3, [r4, #12]
 80077d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80077d8:	81a3      	strh	r3, [r4, #12]
 80077da:	2300      	movs	r3, #0
 80077dc:	6063      	str	r3, [r4, #4]
 80077de:	6923      	ldr	r3, [r4, #16]
 80077e0:	6023      	str	r3, [r4, #0]
 80077e2:	89a3      	ldrh	r3, [r4, #12]
 80077e4:	f043 0308 	orr.w	r3, r3, #8
 80077e8:	81a3      	strh	r3, [r4, #12]
 80077ea:	6923      	ldr	r3, [r4, #16]
 80077ec:	b94b      	cbnz	r3, 8007802 <__swsetup_r+0x7a>
 80077ee:	89a3      	ldrh	r3, [r4, #12]
 80077f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80077f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077f8:	d003      	beq.n	8007802 <__swsetup_r+0x7a>
 80077fa:	4621      	mov	r1, r4
 80077fc:	4628      	mov	r0, r5
 80077fe:	f002 fea1 	bl	800a544 <__smakebuf_r>
 8007802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007806:	f013 0201 	ands.w	r2, r3, #1
 800780a:	d00a      	beq.n	8007822 <__swsetup_r+0x9a>
 800780c:	2200      	movs	r2, #0
 800780e:	60a2      	str	r2, [r4, #8]
 8007810:	6962      	ldr	r2, [r4, #20]
 8007812:	4252      	negs	r2, r2
 8007814:	61a2      	str	r2, [r4, #24]
 8007816:	6922      	ldr	r2, [r4, #16]
 8007818:	b942      	cbnz	r2, 800782c <__swsetup_r+0xa4>
 800781a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800781e:	d1c5      	bne.n	80077ac <__swsetup_r+0x24>
 8007820:	bd38      	pop	{r3, r4, r5, pc}
 8007822:	0799      	lsls	r1, r3, #30
 8007824:	bf58      	it	pl
 8007826:	6962      	ldrpl	r2, [r4, #20]
 8007828:	60a2      	str	r2, [r4, #8]
 800782a:	e7f4      	b.n	8007816 <__swsetup_r+0x8e>
 800782c:	2000      	movs	r0, #0
 800782e:	e7f7      	b.n	8007820 <__swsetup_r+0x98>
 8007830:	20000024 	.word	0x20000024

08007834 <memset>:
 8007834:	4402      	add	r2, r0
 8007836:	4603      	mov	r3, r0
 8007838:	4293      	cmp	r3, r2
 800783a:	d100      	bne.n	800783e <memset+0xa>
 800783c:	4770      	bx	lr
 800783e:	f803 1b01 	strb.w	r1, [r3], #1
 8007842:	e7f9      	b.n	8007838 <memset+0x4>

08007844 <_localeconv_r>:
 8007844:	4800      	ldr	r0, [pc, #0]	@ (8007848 <_localeconv_r+0x4>)
 8007846:	4770      	bx	lr
 8007848:	20000164 	.word	0x20000164

0800784c <_close_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	4d06      	ldr	r5, [pc, #24]	@ (8007868 <_close_r+0x1c>)
 8007850:	2300      	movs	r3, #0
 8007852:	4604      	mov	r4, r0
 8007854:	4608      	mov	r0, r1
 8007856:	602b      	str	r3, [r5, #0]
 8007858:	f7fa fd94 	bl	8002384 <_close>
 800785c:	1c43      	adds	r3, r0, #1
 800785e:	d102      	bne.n	8007866 <_close_r+0x1a>
 8007860:	682b      	ldr	r3, [r5, #0]
 8007862:	b103      	cbz	r3, 8007866 <_close_r+0x1a>
 8007864:	6023      	str	r3, [r4, #0]
 8007866:	bd38      	pop	{r3, r4, r5, pc}
 8007868:	20000614 	.word	0x20000614

0800786c <_lseek_r>:
 800786c:	b538      	push	{r3, r4, r5, lr}
 800786e:	4d07      	ldr	r5, [pc, #28]	@ (800788c <_lseek_r+0x20>)
 8007870:	4604      	mov	r4, r0
 8007872:	4608      	mov	r0, r1
 8007874:	4611      	mov	r1, r2
 8007876:	2200      	movs	r2, #0
 8007878:	602a      	str	r2, [r5, #0]
 800787a:	461a      	mov	r2, r3
 800787c:	f7fa fda9 	bl	80023d2 <_lseek>
 8007880:	1c43      	adds	r3, r0, #1
 8007882:	d102      	bne.n	800788a <_lseek_r+0x1e>
 8007884:	682b      	ldr	r3, [r5, #0]
 8007886:	b103      	cbz	r3, 800788a <_lseek_r+0x1e>
 8007888:	6023      	str	r3, [r4, #0]
 800788a:	bd38      	pop	{r3, r4, r5, pc}
 800788c:	20000614 	.word	0x20000614

08007890 <_read_r>:
 8007890:	b538      	push	{r3, r4, r5, lr}
 8007892:	4d07      	ldr	r5, [pc, #28]	@ (80078b0 <_read_r+0x20>)
 8007894:	4604      	mov	r4, r0
 8007896:	4608      	mov	r0, r1
 8007898:	4611      	mov	r1, r2
 800789a:	2200      	movs	r2, #0
 800789c:	602a      	str	r2, [r5, #0]
 800789e:	461a      	mov	r2, r3
 80078a0:	f7fa fd53 	bl	800234a <_read>
 80078a4:	1c43      	adds	r3, r0, #1
 80078a6:	d102      	bne.n	80078ae <_read_r+0x1e>
 80078a8:	682b      	ldr	r3, [r5, #0]
 80078aa:	b103      	cbz	r3, 80078ae <_read_r+0x1e>
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	bd38      	pop	{r3, r4, r5, pc}
 80078b0:	20000614 	.word	0x20000614

080078b4 <_write_r>:
 80078b4:	b538      	push	{r3, r4, r5, lr}
 80078b6:	4d07      	ldr	r5, [pc, #28]	@ (80078d4 <_write_r+0x20>)
 80078b8:	4604      	mov	r4, r0
 80078ba:	4608      	mov	r0, r1
 80078bc:	4611      	mov	r1, r2
 80078be:	2200      	movs	r2, #0
 80078c0:	602a      	str	r2, [r5, #0]
 80078c2:	461a      	mov	r2, r3
 80078c4:	f7f9 fede 	bl	8001684 <_write>
 80078c8:	1c43      	adds	r3, r0, #1
 80078ca:	d102      	bne.n	80078d2 <_write_r+0x1e>
 80078cc:	682b      	ldr	r3, [r5, #0]
 80078ce:	b103      	cbz	r3, 80078d2 <_write_r+0x1e>
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	bd38      	pop	{r3, r4, r5, pc}
 80078d4:	20000614 	.word	0x20000614

080078d8 <__errno>:
 80078d8:	4b01      	ldr	r3, [pc, #4]	@ (80078e0 <__errno+0x8>)
 80078da:	6818      	ldr	r0, [r3, #0]
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	20000024 	.word	0x20000024

080078e4 <__libc_init_array>:
 80078e4:	b570      	push	{r4, r5, r6, lr}
 80078e6:	4d0d      	ldr	r5, [pc, #52]	@ (800791c <__libc_init_array+0x38>)
 80078e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007920 <__libc_init_array+0x3c>)
 80078ea:	1b64      	subs	r4, r4, r5
 80078ec:	10a4      	asrs	r4, r4, #2
 80078ee:	2600      	movs	r6, #0
 80078f0:	42a6      	cmp	r6, r4
 80078f2:	d109      	bne.n	8007908 <__libc_init_array+0x24>
 80078f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007924 <__libc_init_array+0x40>)
 80078f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007928 <__libc_init_array+0x44>)
 80078f8:	f003 fae4 	bl	800aec4 <_init>
 80078fc:	1b64      	subs	r4, r4, r5
 80078fe:	10a4      	asrs	r4, r4, #2
 8007900:	2600      	movs	r6, #0
 8007902:	42a6      	cmp	r6, r4
 8007904:	d105      	bne.n	8007912 <__libc_init_array+0x2e>
 8007906:	bd70      	pop	{r4, r5, r6, pc}
 8007908:	f855 3b04 	ldr.w	r3, [r5], #4
 800790c:	4798      	blx	r3
 800790e:	3601      	adds	r6, #1
 8007910:	e7ee      	b.n	80078f0 <__libc_init_array+0xc>
 8007912:	f855 3b04 	ldr.w	r3, [r5], #4
 8007916:	4798      	blx	r3
 8007918:	3601      	adds	r6, #1
 800791a:	e7f2      	b.n	8007902 <__libc_init_array+0x1e>
 800791c:	0800b59c 	.word	0x0800b59c
 8007920:	0800b59c 	.word	0x0800b59c
 8007924:	0800b59c 	.word	0x0800b59c
 8007928:	0800b5a0 	.word	0x0800b5a0

0800792c <__retarget_lock_init_recursive>:
 800792c:	4770      	bx	lr

0800792e <__retarget_lock_acquire_recursive>:
 800792e:	4770      	bx	lr

08007930 <__retarget_lock_release_recursive>:
 8007930:	4770      	bx	lr

08007932 <memcpy>:
 8007932:	440a      	add	r2, r1
 8007934:	4291      	cmp	r1, r2
 8007936:	f100 33ff 	add.w	r3, r0, #4294967295
 800793a:	d100      	bne.n	800793e <memcpy+0xc>
 800793c:	4770      	bx	lr
 800793e:	b510      	push	{r4, lr}
 8007940:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007944:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007948:	4291      	cmp	r1, r2
 800794a:	d1f9      	bne.n	8007940 <memcpy+0xe>
 800794c:	bd10      	pop	{r4, pc}
	...

08007950 <nanf>:
 8007950:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007958 <nanf+0x8>
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	7fc00000 	.word	0x7fc00000

0800795c <quorem>:
 800795c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007960:	6903      	ldr	r3, [r0, #16]
 8007962:	690c      	ldr	r4, [r1, #16]
 8007964:	42a3      	cmp	r3, r4
 8007966:	4607      	mov	r7, r0
 8007968:	db7e      	blt.n	8007a68 <quorem+0x10c>
 800796a:	3c01      	subs	r4, #1
 800796c:	f101 0814 	add.w	r8, r1, #20
 8007970:	00a3      	lsls	r3, r4, #2
 8007972:	f100 0514 	add.w	r5, r0, #20
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800797c:	9301      	str	r3, [sp, #4]
 800797e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007982:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007986:	3301      	adds	r3, #1
 8007988:	429a      	cmp	r2, r3
 800798a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800798e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007992:	d32e      	bcc.n	80079f2 <quorem+0x96>
 8007994:	f04f 0a00 	mov.w	sl, #0
 8007998:	46c4      	mov	ip, r8
 800799a:	46ae      	mov	lr, r5
 800799c:	46d3      	mov	fp, sl
 800799e:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079a2:	b298      	uxth	r0, r3
 80079a4:	fb06 a000 	mla	r0, r6, r0, sl
 80079a8:	0c02      	lsrs	r2, r0, #16
 80079aa:	0c1b      	lsrs	r3, r3, #16
 80079ac:	fb06 2303 	mla	r3, r6, r3, r2
 80079b0:	f8de 2000 	ldr.w	r2, [lr]
 80079b4:	b280      	uxth	r0, r0
 80079b6:	b292      	uxth	r2, r2
 80079b8:	1a12      	subs	r2, r2, r0
 80079ba:	445a      	add	r2, fp
 80079bc:	f8de 0000 	ldr.w	r0, [lr]
 80079c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80079ca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80079ce:	b292      	uxth	r2, r2
 80079d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80079d4:	45e1      	cmp	r9, ip
 80079d6:	f84e 2b04 	str.w	r2, [lr], #4
 80079da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80079de:	d2de      	bcs.n	800799e <quorem+0x42>
 80079e0:	9b00      	ldr	r3, [sp, #0]
 80079e2:	58eb      	ldr	r3, [r5, r3]
 80079e4:	b92b      	cbnz	r3, 80079f2 <quorem+0x96>
 80079e6:	9b01      	ldr	r3, [sp, #4]
 80079e8:	3b04      	subs	r3, #4
 80079ea:	429d      	cmp	r5, r3
 80079ec:	461a      	mov	r2, r3
 80079ee:	d32f      	bcc.n	8007a50 <quorem+0xf4>
 80079f0:	613c      	str	r4, [r7, #16]
 80079f2:	4638      	mov	r0, r7
 80079f4:	f001 f9c8 	bl	8008d88 <__mcmp>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	db25      	blt.n	8007a48 <quorem+0xec>
 80079fc:	4629      	mov	r1, r5
 80079fe:	2000      	movs	r0, #0
 8007a00:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a04:	f8d1 c000 	ldr.w	ip, [r1]
 8007a08:	fa1f fe82 	uxth.w	lr, r2
 8007a0c:	fa1f f38c 	uxth.w	r3, ip
 8007a10:	eba3 030e 	sub.w	r3, r3, lr
 8007a14:	4403      	add	r3, r0
 8007a16:	0c12      	lsrs	r2, r2, #16
 8007a18:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a1c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a26:	45c1      	cmp	r9, r8
 8007a28:	f841 3b04 	str.w	r3, [r1], #4
 8007a2c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a30:	d2e6      	bcs.n	8007a00 <quorem+0xa4>
 8007a32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a3a:	b922      	cbnz	r2, 8007a46 <quorem+0xea>
 8007a3c:	3b04      	subs	r3, #4
 8007a3e:	429d      	cmp	r5, r3
 8007a40:	461a      	mov	r2, r3
 8007a42:	d30b      	bcc.n	8007a5c <quorem+0x100>
 8007a44:	613c      	str	r4, [r7, #16]
 8007a46:	3601      	adds	r6, #1
 8007a48:	4630      	mov	r0, r6
 8007a4a:	b003      	add	sp, #12
 8007a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a50:	6812      	ldr	r2, [r2, #0]
 8007a52:	3b04      	subs	r3, #4
 8007a54:	2a00      	cmp	r2, #0
 8007a56:	d1cb      	bne.n	80079f0 <quorem+0x94>
 8007a58:	3c01      	subs	r4, #1
 8007a5a:	e7c6      	b.n	80079ea <quorem+0x8e>
 8007a5c:	6812      	ldr	r2, [r2, #0]
 8007a5e:	3b04      	subs	r3, #4
 8007a60:	2a00      	cmp	r2, #0
 8007a62:	d1ef      	bne.n	8007a44 <quorem+0xe8>
 8007a64:	3c01      	subs	r4, #1
 8007a66:	e7ea      	b.n	8007a3e <quorem+0xe2>
 8007a68:	2000      	movs	r0, #0
 8007a6a:	e7ee      	b.n	8007a4a <quorem+0xee>
 8007a6c:	0000      	movs	r0, r0
	...

08007a70 <_dtoa_r>:
 8007a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a74:	69c7      	ldr	r7, [r0, #28]
 8007a76:	b097      	sub	sp, #92	@ 0x5c
 8007a78:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007a7c:	ec55 4b10 	vmov	r4, r5, d0
 8007a80:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007a82:	9107      	str	r1, [sp, #28]
 8007a84:	4681      	mov	r9, r0
 8007a86:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a88:	9311      	str	r3, [sp, #68]	@ 0x44
 8007a8a:	b97f      	cbnz	r7, 8007aac <_dtoa_r+0x3c>
 8007a8c:	2010      	movs	r0, #16
 8007a8e:	f000 fe09 	bl	80086a4 <malloc>
 8007a92:	4602      	mov	r2, r0
 8007a94:	f8c9 001c 	str.w	r0, [r9, #28]
 8007a98:	b920      	cbnz	r0, 8007aa4 <_dtoa_r+0x34>
 8007a9a:	4ba9      	ldr	r3, [pc, #676]	@ (8007d40 <_dtoa_r+0x2d0>)
 8007a9c:	21ef      	movs	r1, #239	@ 0xef
 8007a9e:	48a9      	ldr	r0, [pc, #676]	@ (8007d44 <_dtoa_r+0x2d4>)
 8007aa0:	f002 fdf2 	bl	800a688 <__assert_func>
 8007aa4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007aa8:	6007      	str	r7, [r0, #0]
 8007aaa:	60c7      	str	r7, [r0, #12]
 8007aac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ab0:	6819      	ldr	r1, [r3, #0]
 8007ab2:	b159      	cbz	r1, 8007acc <_dtoa_r+0x5c>
 8007ab4:	685a      	ldr	r2, [r3, #4]
 8007ab6:	604a      	str	r2, [r1, #4]
 8007ab8:	2301      	movs	r3, #1
 8007aba:	4093      	lsls	r3, r2
 8007abc:	608b      	str	r3, [r1, #8]
 8007abe:	4648      	mov	r0, r9
 8007ac0:	f000 fee6 	bl	8008890 <_Bfree>
 8007ac4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	601a      	str	r2, [r3, #0]
 8007acc:	1e2b      	subs	r3, r5, #0
 8007ace:	bfb9      	ittee	lt
 8007ad0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007ad4:	9305      	strlt	r3, [sp, #20]
 8007ad6:	2300      	movge	r3, #0
 8007ad8:	6033      	strge	r3, [r6, #0]
 8007ada:	9f05      	ldr	r7, [sp, #20]
 8007adc:	4b9a      	ldr	r3, [pc, #616]	@ (8007d48 <_dtoa_r+0x2d8>)
 8007ade:	bfbc      	itt	lt
 8007ae0:	2201      	movlt	r2, #1
 8007ae2:	6032      	strlt	r2, [r6, #0]
 8007ae4:	43bb      	bics	r3, r7
 8007ae6:	d112      	bne.n	8007b0e <_dtoa_r+0x9e>
 8007ae8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007aea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007aee:	6013      	str	r3, [r2, #0]
 8007af0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007af4:	4323      	orrs	r3, r4
 8007af6:	f000 855a 	beq.w	80085ae <_dtoa_r+0xb3e>
 8007afa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007afc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007d5c <_dtoa_r+0x2ec>
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f000 855c 	beq.w	80085be <_dtoa_r+0xb4e>
 8007b06:	f10a 0303 	add.w	r3, sl, #3
 8007b0a:	f000 bd56 	b.w	80085ba <_dtoa_r+0xb4a>
 8007b0e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b12:	2200      	movs	r2, #0
 8007b14:	ec51 0b17 	vmov	r0, r1, d7
 8007b18:	2300      	movs	r3, #0
 8007b1a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b1e:	f7f8 fff3 	bl	8000b08 <__aeabi_dcmpeq>
 8007b22:	4680      	mov	r8, r0
 8007b24:	b158      	cbz	r0, 8007b3e <_dtoa_r+0xce>
 8007b26:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b28:	2301      	movs	r3, #1
 8007b2a:	6013      	str	r3, [r2, #0]
 8007b2c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b2e:	b113      	cbz	r3, 8007b36 <_dtoa_r+0xc6>
 8007b30:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b32:	4b86      	ldr	r3, [pc, #536]	@ (8007d4c <_dtoa_r+0x2dc>)
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007d60 <_dtoa_r+0x2f0>
 8007b3a:	f000 bd40 	b.w	80085be <_dtoa_r+0xb4e>
 8007b3e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007b42:	aa14      	add	r2, sp, #80	@ 0x50
 8007b44:	a915      	add	r1, sp, #84	@ 0x54
 8007b46:	4648      	mov	r0, r9
 8007b48:	f001 fa3e 	bl	8008fc8 <__d2b>
 8007b4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007b50:	9002      	str	r0, [sp, #8]
 8007b52:	2e00      	cmp	r6, #0
 8007b54:	d078      	beq.n	8007c48 <_dtoa_r+0x1d8>
 8007b56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b58:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007b68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007b70:	4619      	mov	r1, r3
 8007b72:	2200      	movs	r2, #0
 8007b74:	4b76      	ldr	r3, [pc, #472]	@ (8007d50 <_dtoa_r+0x2e0>)
 8007b76:	f7f8 fba7 	bl	80002c8 <__aeabi_dsub>
 8007b7a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007d28 <_dtoa_r+0x2b8>)
 8007b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b80:	f7f8 fd5a 	bl	8000638 <__aeabi_dmul>
 8007b84:	a36a      	add	r3, pc, #424	@ (adr r3, 8007d30 <_dtoa_r+0x2c0>)
 8007b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8a:	f7f8 fb9f 	bl	80002cc <__adddf3>
 8007b8e:	4604      	mov	r4, r0
 8007b90:	4630      	mov	r0, r6
 8007b92:	460d      	mov	r5, r1
 8007b94:	f7f8 fce6 	bl	8000564 <__aeabi_i2d>
 8007b98:	a367      	add	r3, pc, #412	@ (adr r3, 8007d38 <_dtoa_r+0x2c8>)
 8007b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9e:	f7f8 fd4b 	bl	8000638 <__aeabi_dmul>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	4629      	mov	r1, r5
 8007baa:	f7f8 fb8f 	bl	80002cc <__adddf3>
 8007bae:	4604      	mov	r4, r0
 8007bb0:	460d      	mov	r5, r1
 8007bb2:	f7f8 fff1 	bl	8000b98 <__aeabi_d2iz>
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	4607      	mov	r7, r0
 8007bba:	2300      	movs	r3, #0
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	4629      	mov	r1, r5
 8007bc0:	f7f8 ffac 	bl	8000b1c <__aeabi_dcmplt>
 8007bc4:	b140      	cbz	r0, 8007bd8 <_dtoa_r+0x168>
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	f7f8 fccc 	bl	8000564 <__aeabi_i2d>
 8007bcc:	4622      	mov	r2, r4
 8007bce:	462b      	mov	r3, r5
 8007bd0:	f7f8 ff9a 	bl	8000b08 <__aeabi_dcmpeq>
 8007bd4:	b900      	cbnz	r0, 8007bd8 <_dtoa_r+0x168>
 8007bd6:	3f01      	subs	r7, #1
 8007bd8:	2f16      	cmp	r7, #22
 8007bda:	d852      	bhi.n	8007c82 <_dtoa_r+0x212>
 8007bdc:	4b5d      	ldr	r3, [pc, #372]	@ (8007d54 <_dtoa_r+0x2e4>)
 8007bde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bea:	f7f8 ff97 	bl	8000b1c <__aeabi_dcmplt>
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	d049      	beq.n	8007c86 <_dtoa_r+0x216>
 8007bf2:	3f01      	subs	r7, #1
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007bf8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007bfa:	1b9b      	subs	r3, r3, r6
 8007bfc:	1e5a      	subs	r2, r3, #1
 8007bfe:	bf45      	ittet	mi
 8007c00:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c04:	9300      	strmi	r3, [sp, #0]
 8007c06:	2300      	movpl	r3, #0
 8007c08:	2300      	movmi	r3, #0
 8007c0a:	9206      	str	r2, [sp, #24]
 8007c0c:	bf54      	ite	pl
 8007c0e:	9300      	strpl	r3, [sp, #0]
 8007c10:	9306      	strmi	r3, [sp, #24]
 8007c12:	2f00      	cmp	r7, #0
 8007c14:	db39      	blt.n	8007c8a <_dtoa_r+0x21a>
 8007c16:	9b06      	ldr	r3, [sp, #24]
 8007c18:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c1a:	443b      	add	r3, r7
 8007c1c:	9306      	str	r3, [sp, #24]
 8007c1e:	2300      	movs	r3, #0
 8007c20:	9308      	str	r3, [sp, #32]
 8007c22:	9b07      	ldr	r3, [sp, #28]
 8007c24:	2b09      	cmp	r3, #9
 8007c26:	d863      	bhi.n	8007cf0 <_dtoa_r+0x280>
 8007c28:	2b05      	cmp	r3, #5
 8007c2a:	bfc4      	itt	gt
 8007c2c:	3b04      	subgt	r3, #4
 8007c2e:	9307      	strgt	r3, [sp, #28]
 8007c30:	9b07      	ldr	r3, [sp, #28]
 8007c32:	f1a3 0302 	sub.w	r3, r3, #2
 8007c36:	bfcc      	ite	gt
 8007c38:	2400      	movgt	r4, #0
 8007c3a:	2401      	movle	r4, #1
 8007c3c:	2b03      	cmp	r3, #3
 8007c3e:	d863      	bhi.n	8007d08 <_dtoa_r+0x298>
 8007c40:	e8df f003 	tbb	[pc, r3]
 8007c44:	2b375452 	.word	0x2b375452
 8007c48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007c4c:	441e      	add	r6, r3
 8007c4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007c52:	2b20      	cmp	r3, #32
 8007c54:	bfc1      	itttt	gt
 8007c56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007c5a:	409f      	lslgt	r7, r3
 8007c5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007c60:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007c64:	bfd6      	itet	le
 8007c66:	f1c3 0320 	rsble	r3, r3, #32
 8007c6a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007c6e:	fa04 f003 	lslle.w	r0, r4, r3
 8007c72:	f7f8 fc67 	bl	8000544 <__aeabi_ui2d>
 8007c76:	2201      	movs	r2, #1
 8007c78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007c7c:	3e01      	subs	r6, #1
 8007c7e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007c80:	e776      	b.n	8007b70 <_dtoa_r+0x100>
 8007c82:	2301      	movs	r3, #1
 8007c84:	e7b7      	b.n	8007bf6 <_dtoa_r+0x186>
 8007c86:	9010      	str	r0, [sp, #64]	@ 0x40
 8007c88:	e7b6      	b.n	8007bf8 <_dtoa_r+0x188>
 8007c8a:	9b00      	ldr	r3, [sp, #0]
 8007c8c:	1bdb      	subs	r3, r3, r7
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	427b      	negs	r3, r7
 8007c92:	9308      	str	r3, [sp, #32]
 8007c94:	2300      	movs	r3, #0
 8007c96:	930d      	str	r3, [sp, #52]	@ 0x34
 8007c98:	e7c3      	b.n	8007c22 <_dtoa_r+0x1b2>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ca0:	eb07 0b03 	add.w	fp, r7, r3
 8007ca4:	f10b 0301 	add.w	r3, fp, #1
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	9303      	str	r3, [sp, #12]
 8007cac:	bfb8      	it	lt
 8007cae:	2301      	movlt	r3, #1
 8007cb0:	e006      	b.n	8007cc0 <_dtoa_r+0x250>
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	dd28      	ble.n	8007d0e <_dtoa_r+0x29e>
 8007cbc:	469b      	mov	fp, r3
 8007cbe:	9303      	str	r3, [sp, #12]
 8007cc0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007cc4:	2100      	movs	r1, #0
 8007cc6:	2204      	movs	r2, #4
 8007cc8:	f102 0514 	add.w	r5, r2, #20
 8007ccc:	429d      	cmp	r5, r3
 8007cce:	d926      	bls.n	8007d1e <_dtoa_r+0x2ae>
 8007cd0:	6041      	str	r1, [r0, #4]
 8007cd2:	4648      	mov	r0, r9
 8007cd4:	f000 fd9c 	bl	8008810 <_Balloc>
 8007cd8:	4682      	mov	sl, r0
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d142      	bne.n	8007d64 <_dtoa_r+0x2f4>
 8007cde:	4b1e      	ldr	r3, [pc, #120]	@ (8007d58 <_dtoa_r+0x2e8>)
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ce6:	e6da      	b.n	8007a9e <_dtoa_r+0x2e>
 8007ce8:	2300      	movs	r3, #0
 8007cea:	e7e3      	b.n	8007cb4 <_dtoa_r+0x244>
 8007cec:	2300      	movs	r3, #0
 8007cee:	e7d5      	b.n	8007c9c <_dtoa_r+0x22c>
 8007cf0:	2401      	movs	r4, #1
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	9307      	str	r3, [sp, #28]
 8007cf6:	9409      	str	r4, [sp, #36]	@ 0x24
 8007cf8:	f04f 3bff 	mov.w	fp, #4294967295
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d02:	2312      	movs	r3, #18
 8007d04:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d06:	e7db      	b.n	8007cc0 <_dtoa_r+0x250>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d0c:	e7f4      	b.n	8007cf8 <_dtoa_r+0x288>
 8007d0e:	f04f 0b01 	mov.w	fp, #1
 8007d12:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d16:	465b      	mov	r3, fp
 8007d18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d1c:	e7d0      	b.n	8007cc0 <_dtoa_r+0x250>
 8007d1e:	3101      	adds	r1, #1
 8007d20:	0052      	lsls	r2, r2, #1
 8007d22:	e7d1      	b.n	8007cc8 <_dtoa_r+0x258>
 8007d24:	f3af 8000 	nop.w
 8007d28:	636f4361 	.word	0x636f4361
 8007d2c:	3fd287a7 	.word	0x3fd287a7
 8007d30:	8b60c8b3 	.word	0x8b60c8b3
 8007d34:	3fc68a28 	.word	0x3fc68a28
 8007d38:	509f79fb 	.word	0x509f79fb
 8007d3c:	3fd34413 	.word	0x3fd34413
 8007d40:	0800b1b2 	.word	0x0800b1b2
 8007d44:	0800b1c9 	.word	0x0800b1c9
 8007d48:	7ff00000 	.word	0x7ff00000
 8007d4c:	0800b17d 	.word	0x0800b17d
 8007d50:	3ff80000 	.word	0x3ff80000
 8007d54:	0800b378 	.word	0x0800b378
 8007d58:	0800b221 	.word	0x0800b221
 8007d5c:	0800b1ae 	.word	0x0800b1ae
 8007d60:	0800b17c 	.word	0x0800b17c
 8007d64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d68:	6018      	str	r0, [r3, #0]
 8007d6a:	9b03      	ldr	r3, [sp, #12]
 8007d6c:	2b0e      	cmp	r3, #14
 8007d6e:	f200 80a1 	bhi.w	8007eb4 <_dtoa_r+0x444>
 8007d72:	2c00      	cmp	r4, #0
 8007d74:	f000 809e 	beq.w	8007eb4 <_dtoa_r+0x444>
 8007d78:	2f00      	cmp	r7, #0
 8007d7a:	dd33      	ble.n	8007de4 <_dtoa_r+0x374>
 8007d7c:	4b9c      	ldr	r3, [pc, #624]	@ (8007ff0 <_dtoa_r+0x580>)
 8007d7e:	f007 020f 	and.w	r2, r7, #15
 8007d82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d86:	ed93 7b00 	vldr	d7, [r3]
 8007d8a:	05f8      	lsls	r0, r7, #23
 8007d8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007d90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007d94:	d516      	bpl.n	8007dc4 <_dtoa_r+0x354>
 8007d96:	4b97      	ldr	r3, [pc, #604]	@ (8007ff4 <_dtoa_r+0x584>)
 8007d98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007da0:	f7f8 fd74 	bl	800088c <__aeabi_ddiv>
 8007da4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007da8:	f004 040f 	and.w	r4, r4, #15
 8007dac:	2603      	movs	r6, #3
 8007dae:	4d91      	ldr	r5, [pc, #580]	@ (8007ff4 <_dtoa_r+0x584>)
 8007db0:	b954      	cbnz	r4, 8007dc8 <_dtoa_r+0x358>
 8007db2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007db6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dba:	f7f8 fd67 	bl	800088c <__aeabi_ddiv>
 8007dbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dc2:	e028      	b.n	8007e16 <_dtoa_r+0x3a6>
 8007dc4:	2602      	movs	r6, #2
 8007dc6:	e7f2      	b.n	8007dae <_dtoa_r+0x33e>
 8007dc8:	07e1      	lsls	r1, r4, #31
 8007dca:	d508      	bpl.n	8007dde <_dtoa_r+0x36e>
 8007dcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007dd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007dd4:	f7f8 fc30 	bl	8000638 <__aeabi_dmul>
 8007dd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ddc:	3601      	adds	r6, #1
 8007dde:	1064      	asrs	r4, r4, #1
 8007de0:	3508      	adds	r5, #8
 8007de2:	e7e5      	b.n	8007db0 <_dtoa_r+0x340>
 8007de4:	f000 80af 	beq.w	8007f46 <_dtoa_r+0x4d6>
 8007de8:	427c      	negs	r4, r7
 8007dea:	4b81      	ldr	r3, [pc, #516]	@ (8007ff0 <_dtoa_r+0x580>)
 8007dec:	4d81      	ldr	r5, [pc, #516]	@ (8007ff4 <_dtoa_r+0x584>)
 8007dee:	f004 020f 	and.w	r2, r4, #15
 8007df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dfe:	f7f8 fc1b 	bl	8000638 <__aeabi_dmul>
 8007e02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e06:	1124      	asrs	r4, r4, #4
 8007e08:	2300      	movs	r3, #0
 8007e0a:	2602      	movs	r6, #2
 8007e0c:	2c00      	cmp	r4, #0
 8007e0e:	f040 808f 	bne.w	8007f30 <_dtoa_r+0x4c0>
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d1d3      	bne.n	8007dbe <_dtoa_r+0x34e>
 8007e16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f000 8094 	beq.w	8007f4a <_dtoa_r+0x4da>
 8007e22:	4b75      	ldr	r3, [pc, #468]	@ (8007ff8 <_dtoa_r+0x588>)
 8007e24:	2200      	movs	r2, #0
 8007e26:	4620      	mov	r0, r4
 8007e28:	4629      	mov	r1, r5
 8007e2a:	f7f8 fe77 	bl	8000b1c <__aeabi_dcmplt>
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	f000 808b 	beq.w	8007f4a <_dtoa_r+0x4da>
 8007e34:	9b03      	ldr	r3, [sp, #12]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f000 8087 	beq.w	8007f4a <_dtoa_r+0x4da>
 8007e3c:	f1bb 0f00 	cmp.w	fp, #0
 8007e40:	dd34      	ble.n	8007eac <_dtoa_r+0x43c>
 8007e42:	4620      	mov	r0, r4
 8007e44:	4b6d      	ldr	r3, [pc, #436]	@ (8007ffc <_dtoa_r+0x58c>)
 8007e46:	2200      	movs	r2, #0
 8007e48:	4629      	mov	r1, r5
 8007e4a:	f7f8 fbf5 	bl	8000638 <__aeabi_dmul>
 8007e4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e52:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e56:	3601      	adds	r6, #1
 8007e58:	465c      	mov	r4, fp
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	f7f8 fb82 	bl	8000564 <__aeabi_i2d>
 8007e60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e64:	f7f8 fbe8 	bl	8000638 <__aeabi_dmul>
 8007e68:	4b65      	ldr	r3, [pc, #404]	@ (8008000 <_dtoa_r+0x590>)
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f7f8 fa2e 	bl	80002cc <__adddf3>
 8007e70:	4605      	mov	r5, r0
 8007e72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007e76:	2c00      	cmp	r4, #0
 8007e78:	d16a      	bne.n	8007f50 <_dtoa_r+0x4e0>
 8007e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e7e:	4b61      	ldr	r3, [pc, #388]	@ (8008004 <_dtoa_r+0x594>)
 8007e80:	2200      	movs	r2, #0
 8007e82:	f7f8 fa21 	bl	80002c8 <__aeabi_dsub>
 8007e86:	4602      	mov	r2, r0
 8007e88:	460b      	mov	r3, r1
 8007e8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e8e:	462a      	mov	r2, r5
 8007e90:	4633      	mov	r3, r6
 8007e92:	f7f8 fe61 	bl	8000b58 <__aeabi_dcmpgt>
 8007e96:	2800      	cmp	r0, #0
 8007e98:	f040 8298 	bne.w	80083cc <_dtoa_r+0x95c>
 8007e9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ea0:	462a      	mov	r2, r5
 8007ea2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007ea6:	f7f8 fe39 	bl	8000b1c <__aeabi_dcmplt>
 8007eaa:	bb38      	cbnz	r0, 8007efc <_dtoa_r+0x48c>
 8007eac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007eb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007eb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f2c0 8157 	blt.w	800816a <_dtoa_r+0x6fa>
 8007ebc:	2f0e      	cmp	r7, #14
 8007ebe:	f300 8154 	bgt.w	800816a <_dtoa_r+0x6fa>
 8007ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8007ff0 <_dtoa_r+0x580>)
 8007ec4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ec8:	ed93 7b00 	vldr	d7, [r3]
 8007ecc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	ed8d 7b00 	vstr	d7, [sp]
 8007ed4:	f280 80e5 	bge.w	80080a2 <_dtoa_r+0x632>
 8007ed8:	9b03      	ldr	r3, [sp, #12]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	f300 80e1 	bgt.w	80080a2 <_dtoa_r+0x632>
 8007ee0:	d10c      	bne.n	8007efc <_dtoa_r+0x48c>
 8007ee2:	4b48      	ldr	r3, [pc, #288]	@ (8008004 <_dtoa_r+0x594>)
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	ec51 0b17 	vmov	r0, r1, d7
 8007eea:	f7f8 fba5 	bl	8000638 <__aeabi_dmul>
 8007eee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ef2:	f7f8 fe27 	bl	8000b44 <__aeabi_dcmpge>
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	f000 8266 	beq.w	80083c8 <_dtoa_r+0x958>
 8007efc:	2400      	movs	r4, #0
 8007efe:	4625      	mov	r5, r4
 8007f00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f02:	4656      	mov	r6, sl
 8007f04:	ea6f 0803 	mvn.w	r8, r3
 8007f08:	2700      	movs	r7, #0
 8007f0a:	4621      	mov	r1, r4
 8007f0c:	4648      	mov	r0, r9
 8007f0e:	f000 fcbf 	bl	8008890 <_Bfree>
 8007f12:	2d00      	cmp	r5, #0
 8007f14:	f000 80bd 	beq.w	8008092 <_dtoa_r+0x622>
 8007f18:	b12f      	cbz	r7, 8007f26 <_dtoa_r+0x4b6>
 8007f1a:	42af      	cmp	r7, r5
 8007f1c:	d003      	beq.n	8007f26 <_dtoa_r+0x4b6>
 8007f1e:	4639      	mov	r1, r7
 8007f20:	4648      	mov	r0, r9
 8007f22:	f000 fcb5 	bl	8008890 <_Bfree>
 8007f26:	4629      	mov	r1, r5
 8007f28:	4648      	mov	r0, r9
 8007f2a:	f000 fcb1 	bl	8008890 <_Bfree>
 8007f2e:	e0b0      	b.n	8008092 <_dtoa_r+0x622>
 8007f30:	07e2      	lsls	r2, r4, #31
 8007f32:	d505      	bpl.n	8007f40 <_dtoa_r+0x4d0>
 8007f34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f38:	f7f8 fb7e 	bl	8000638 <__aeabi_dmul>
 8007f3c:	3601      	adds	r6, #1
 8007f3e:	2301      	movs	r3, #1
 8007f40:	1064      	asrs	r4, r4, #1
 8007f42:	3508      	adds	r5, #8
 8007f44:	e762      	b.n	8007e0c <_dtoa_r+0x39c>
 8007f46:	2602      	movs	r6, #2
 8007f48:	e765      	b.n	8007e16 <_dtoa_r+0x3a6>
 8007f4a:	9c03      	ldr	r4, [sp, #12]
 8007f4c:	46b8      	mov	r8, r7
 8007f4e:	e784      	b.n	8007e5a <_dtoa_r+0x3ea>
 8007f50:	4b27      	ldr	r3, [pc, #156]	@ (8007ff0 <_dtoa_r+0x580>)
 8007f52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f5c:	4454      	add	r4, sl
 8007f5e:	2900      	cmp	r1, #0
 8007f60:	d054      	beq.n	800800c <_dtoa_r+0x59c>
 8007f62:	4929      	ldr	r1, [pc, #164]	@ (8008008 <_dtoa_r+0x598>)
 8007f64:	2000      	movs	r0, #0
 8007f66:	f7f8 fc91 	bl	800088c <__aeabi_ddiv>
 8007f6a:	4633      	mov	r3, r6
 8007f6c:	462a      	mov	r2, r5
 8007f6e:	f7f8 f9ab 	bl	80002c8 <__aeabi_dsub>
 8007f72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f76:	4656      	mov	r6, sl
 8007f78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f7c:	f7f8 fe0c 	bl	8000b98 <__aeabi_d2iz>
 8007f80:	4605      	mov	r5, r0
 8007f82:	f7f8 faef 	bl	8000564 <__aeabi_i2d>
 8007f86:	4602      	mov	r2, r0
 8007f88:	460b      	mov	r3, r1
 8007f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f8e:	f7f8 f99b 	bl	80002c8 <__aeabi_dsub>
 8007f92:	3530      	adds	r5, #48	@ 0x30
 8007f94:	4602      	mov	r2, r0
 8007f96:	460b      	mov	r3, r1
 8007f98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f9c:	f806 5b01 	strb.w	r5, [r6], #1
 8007fa0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fa4:	f7f8 fdba 	bl	8000b1c <__aeabi_dcmplt>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	d172      	bne.n	8008092 <_dtoa_r+0x622>
 8007fac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fb0:	4911      	ldr	r1, [pc, #68]	@ (8007ff8 <_dtoa_r+0x588>)
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	f7f8 f988 	bl	80002c8 <__aeabi_dsub>
 8007fb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fbc:	f7f8 fdae 	bl	8000b1c <__aeabi_dcmplt>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	f040 80b4 	bne.w	800812e <_dtoa_r+0x6be>
 8007fc6:	42a6      	cmp	r6, r4
 8007fc8:	f43f af70 	beq.w	8007eac <_dtoa_r+0x43c>
 8007fcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8007ffc <_dtoa_r+0x58c>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f7f8 fb30 	bl	8000638 <__aeabi_dmul>
 8007fd8:	4b08      	ldr	r3, [pc, #32]	@ (8007ffc <_dtoa_r+0x58c>)
 8007fda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fde:	2200      	movs	r2, #0
 8007fe0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fe4:	f7f8 fb28 	bl	8000638 <__aeabi_dmul>
 8007fe8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fec:	e7c4      	b.n	8007f78 <_dtoa_r+0x508>
 8007fee:	bf00      	nop
 8007ff0:	0800b378 	.word	0x0800b378
 8007ff4:	0800b350 	.word	0x0800b350
 8007ff8:	3ff00000 	.word	0x3ff00000
 8007ffc:	40240000 	.word	0x40240000
 8008000:	401c0000 	.word	0x401c0000
 8008004:	40140000 	.word	0x40140000
 8008008:	3fe00000 	.word	0x3fe00000
 800800c:	4631      	mov	r1, r6
 800800e:	4628      	mov	r0, r5
 8008010:	f7f8 fb12 	bl	8000638 <__aeabi_dmul>
 8008014:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008018:	9413      	str	r4, [sp, #76]	@ 0x4c
 800801a:	4656      	mov	r6, sl
 800801c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008020:	f7f8 fdba 	bl	8000b98 <__aeabi_d2iz>
 8008024:	4605      	mov	r5, r0
 8008026:	f7f8 fa9d 	bl	8000564 <__aeabi_i2d>
 800802a:	4602      	mov	r2, r0
 800802c:	460b      	mov	r3, r1
 800802e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008032:	f7f8 f949 	bl	80002c8 <__aeabi_dsub>
 8008036:	3530      	adds	r5, #48	@ 0x30
 8008038:	f806 5b01 	strb.w	r5, [r6], #1
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	42a6      	cmp	r6, r4
 8008042:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008046:	f04f 0200 	mov.w	r2, #0
 800804a:	d124      	bne.n	8008096 <_dtoa_r+0x626>
 800804c:	4baf      	ldr	r3, [pc, #700]	@ (800830c <_dtoa_r+0x89c>)
 800804e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008052:	f7f8 f93b 	bl	80002cc <__adddf3>
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800805e:	f7f8 fd7b 	bl	8000b58 <__aeabi_dcmpgt>
 8008062:	2800      	cmp	r0, #0
 8008064:	d163      	bne.n	800812e <_dtoa_r+0x6be>
 8008066:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800806a:	49a8      	ldr	r1, [pc, #672]	@ (800830c <_dtoa_r+0x89c>)
 800806c:	2000      	movs	r0, #0
 800806e:	f7f8 f92b 	bl	80002c8 <__aeabi_dsub>
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800807a:	f7f8 fd4f 	bl	8000b1c <__aeabi_dcmplt>
 800807e:	2800      	cmp	r0, #0
 8008080:	f43f af14 	beq.w	8007eac <_dtoa_r+0x43c>
 8008084:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008086:	1e73      	subs	r3, r6, #1
 8008088:	9313      	str	r3, [sp, #76]	@ 0x4c
 800808a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800808e:	2b30      	cmp	r3, #48	@ 0x30
 8008090:	d0f8      	beq.n	8008084 <_dtoa_r+0x614>
 8008092:	4647      	mov	r7, r8
 8008094:	e03b      	b.n	800810e <_dtoa_r+0x69e>
 8008096:	4b9e      	ldr	r3, [pc, #632]	@ (8008310 <_dtoa_r+0x8a0>)
 8008098:	f7f8 face 	bl	8000638 <__aeabi_dmul>
 800809c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080a0:	e7bc      	b.n	800801c <_dtoa_r+0x5ac>
 80080a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80080a6:	4656      	mov	r6, sl
 80080a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080ac:	4620      	mov	r0, r4
 80080ae:	4629      	mov	r1, r5
 80080b0:	f7f8 fbec 	bl	800088c <__aeabi_ddiv>
 80080b4:	f7f8 fd70 	bl	8000b98 <__aeabi_d2iz>
 80080b8:	4680      	mov	r8, r0
 80080ba:	f7f8 fa53 	bl	8000564 <__aeabi_i2d>
 80080be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080c2:	f7f8 fab9 	bl	8000638 <__aeabi_dmul>
 80080c6:	4602      	mov	r2, r0
 80080c8:	460b      	mov	r3, r1
 80080ca:	4620      	mov	r0, r4
 80080cc:	4629      	mov	r1, r5
 80080ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080d2:	f7f8 f8f9 	bl	80002c8 <__aeabi_dsub>
 80080d6:	f806 4b01 	strb.w	r4, [r6], #1
 80080da:	9d03      	ldr	r5, [sp, #12]
 80080dc:	eba6 040a 	sub.w	r4, r6, sl
 80080e0:	42a5      	cmp	r5, r4
 80080e2:	4602      	mov	r2, r0
 80080e4:	460b      	mov	r3, r1
 80080e6:	d133      	bne.n	8008150 <_dtoa_r+0x6e0>
 80080e8:	f7f8 f8f0 	bl	80002cc <__adddf3>
 80080ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080f0:	4604      	mov	r4, r0
 80080f2:	460d      	mov	r5, r1
 80080f4:	f7f8 fd30 	bl	8000b58 <__aeabi_dcmpgt>
 80080f8:	b9c0      	cbnz	r0, 800812c <_dtoa_r+0x6bc>
 80080fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080fe:	4620      	mov	r0, r4
 8008100:	4629      	mov	r1, r5
 8008102:	f7f8 fd01 	bl	8000b08 <__aeabi_dcmpeq>
 8008106:	b110      	cbz	r0, 800810e <_dtoa_r+0x69e>
 8008108:	f018 0f01 	tst.w	r8, #1
 800810c:	d10e      	bne.n	800812c <_dtoa_r+0x6bc>
 800810e:	9902      	ldr	r1, [sp, #8]
 8008110:	4648      	mov	r0, r9
 8008112:	f000 fbbd 	bl	8008890 <_Bfree>
 8008116:	2300      	movs	r3, #0
 8008118:	7033      	strb	r3, [r6, #0]
 800811a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800811c:	3701      	adds	r7, #1
 800811e:	601f      	str	r7, [r3, #0]
 8008120:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008122:	2b00      	cmp	r3, #0
 8008124:	f000 824b 	beq.w	80085be <_dtoa_r+0xb4e>
 8008128:	601e      	str	r6, [r3, #0]
 800812a:	e248      	b.n	80085be <_dtoa_r+0xb4e>
 800812c:	46b8      	mov	r8, r7
 800812e:	4633      	mov	r3, r6
 8008130:	461e      	mov	r6, r3
 8008132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008136:	2a39      	cmp	r2, #57	@ 0x39
 8008138:	d106      	bne.n	8008148 <_dtoa_r+0x6d8>
 800813a:	459a      	cmp	sl, r3
 800813c:	d1f8      	bne.n	8008130 <_dtoa_r+0x6c0>
 800813e:	2230      	movs	r2, #48	@ 0x30
 8008140:	f108 0801 	add.w	r8, r8, #1
 8008144:	f88a 2000 	strb.w	r2, [sl]
 8008148:	781a      	ldrb	r2, [r3, #0]
 800814a:	3201      	adds	r2, #1
 800814c:	701a      	strb	r2, [r3, #0]
 800814e:	e7a0      	b.n	8008092 <_dtoa_r+0x622>
 8008150:	4b6f      	ldr	r3, [pc, #444]	@ (8008310 <_dtoa_r+0x8a0>)
 8008152:	2200      	movs	r2, #0
 8008154:	f7f8 fa70 	bl	8000638 <__aeabi_dmul>
 8008158:	2200      	movs	r2, #0
 800815a:	2300      	movs	r3, #0
 800815c:	4604      	mov	r4, r0
 800815e:	460d      	mov	r5, r1
 8008160:	f7f8 fcd2 	bl	8000b08 <__aeabi_dcmpeq>
 8008164:	2800      	cmp	r0, #0
 8008166:	d09f      	beq.n	80080a8 <_dtoa_r+0x638>
 8008168:	e7d1      	b.n	800810e <_dtoa_r+0x69e>
 800816a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800816c:	2a00      	cmp	r2, #0
 800816e:	f000 80ea 	beq.w	8008346 <_dtoa_r+0x8d6>
 8008172:	9a07      	ldr	r2, [sp, #28]
 8008174:	2a01      	cmp	r2, #1
 8008176:	f300 80cd 	bgt.w	8008314 <_dtoa_r+0x8a4>
 800817a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800817c:	2a00      	cmp	r2, #0
 800817e:	f000 80c1 	beq.w	8008304 <_dtoa_r+0x894>
 8008182:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008186:	9c08      	ldr	r4, [sp, #32]
 8008188:	9e00      	ldr	r6, [sp, #0]
 800818a:	9a00      	ldr	r2, [sp, #0]
 800818c:	441a      	add	r2, r3
 800818e:	9200      	str	r2, [sp, #0]
 8008190:	9a06      	ldr	r2, [sp, #24]
 8008192:	2101      	movs	r1, #1
 8008194:	441a      	add	r2, r3
 8008196:	4648      	mov	r0, r9
 8008198:	9206      	str	r2, [sp, #24]
 800819a:	f000 fc77 	bl	8008a8c <__i2b>
 800819e:	4605      	mov	r5, r0
 80081a0:	b166      	cbz	r6, 80081bc <_dtoa_r+0x74c>
 80081a2:	9b06      	ldr	r3, [sp, #24]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	dd09      	ble.n	80081bc <_dtoa_r+0x74c>
 80081a8:	42b3      	cmp	r3, r6
 80081aa:	9a00      	ldr	r2, [sp, #0]
 80081ac:	bfa8      	it	ge
 80081ae:	4633      	movge	r3, r6
 80081b0:	1ad2      	subs	r2, r2, r3
 80081b2:	9200      	str	r2, [sp, #0]
 80081b4:	9a06      	ldr	r2, [sp, #24]
 80081b6:	1af6      	subs	r6, r6, r3
 80081b8:	1ad3      	subs	r3, r2, r3
 80081ba:	9306      	str	r3, [sp, #24]
 80081bc:	9b08      	ldr	r3, [sp, #32]
 80081be:	b30b      	cbz	r3, 8008204 <_dtoa_r+0x794>
 80081c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	f000 80c6 	beq.w	8008354 <_dtoa_r+0x8e4>
 80081c8:	2c00      	cmp	r4, #0
 80081ca:	f000 80c0 	beq.w	800834e <_dtoa_r+0x8de>
 80081ce:	4629      	mov	r1, r5
 80081d0:	4622      	mov	r2, r4
 80081d2:	4648      	mov	r0, r9
 80081d4:	f000 fd12 	bl	8008bfc <__pow5mult>
 80081d8:	9a02      	ldr	r2, [sp, #8]
 80081da:	4601      	mov	r1, r0
 80081dc:	4605      	mov	r5, r0
 80081de:	4648      	mov	r0, r9
 80081e0:	f000 fc6a 	bl	8008ab8 <__multiply>
 80081e4:	9902      	ldr	r1, [sp, #8]
 80081e6:	4680      	mov	r8, r0
 80081e8:	4648      	mov	r0, r9
 80081ea:	f000 fb51 	bl	8008890 <_Bfree>
 80081ee:	9b08      	ldr	r3, [sp, #32]
 80081f0:	1b1b      	subs	r3, r3, r4
 80081f2:	9308      	str	r3, [sp, #32]
 80081f4:	f000 80b1 	beq.w	800835a <_dtoa_r+0x8ea>
 80081f8:	9a08      	ldr	r2, [sp, #32]
 80081fa:	4641      	mov	r1, r8
 80081fc:	4648      	mov	r0, r9
 80081fe:	f000 fcfd 	bl	8008bfc <__pow5mult>
 8008202:	9002      	str	r0, [sp, #8]
 8008204:	2101      	movs	r1, #1
 8008206:	4648      	mov	r0, r9
 8008208:	f000 fc40 	bl	8008a8c <__i2b>
 800820c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800820e:	4604      	mov	r4, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	f000 81d8 	beq.w	80085c6 <_dtoa_r+0xb56>
 8008216:	461a      	mov	r2, r3
 8008218:	4601      	mov	r1, r0
 800821a:	4648      	mov	r0, r9
 800821c:	f000 fcee 	bl	8008bfc <__pow5mult>
 8008220:	9b07      	ldr	r3, [sp, #28]
 8008222:	2b01      	cmp	r3, #1
 8008224:	4604      	mov	r4, r0
 8008226:	f300 809f 	bgt.w	8008368 <_dtoa_r+0x8f8>
 800822a:	9b04      	ldr	r3, [sp, #16]
 800822c:	2b00      	cmp	r3, #0
 800822e:	f040 8097 	bne.w	8008360 <_dtoa_r+0x8f0>
 8008232:	9b05      	ldr	r3, [sp, #20]
 8008234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008238:	2b00      	cmp	r3, #0
 800823a:	f040 8093 	bne.w	8008364 <_dtoa_r+0x8f4>
 800823e:	9b05      	ldr	r3, [sp, #20]
 8008240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008244:	0d1b      	lsrs	r3, r3, #20
 8008246:	051b      	lsls	r3, r3, #20
 8008248:	b133      	cbz	r3, 8008258 <_dtoa_r+0x7e8>
 800824a:	9b00      	ldr	r3, [sp, #0]
 800824c:	3301      	adds	r3, #1
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	9b06      	ldr	r3, [sp, #24]
 8008252:	3301      	adds	r3, #1
 8008254:	9306      	str	r3, [sp, #24]
 8008256:	2301      	movs	r3, #1
 8008258:	9308      	str	r3, [sp, #32]
 800825a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800825c:	2b00      	cmp	r3, #0
 800825e:	f000 81b8 	beq.w	80085d2 <_dtoa_r+0xb62>
 8008262:	6923      	ldr	r3, [r4, #16]
 8008264:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008268:	6918      	ldr	r0, [r3, #16]
 800826a:	f000 fbc3 	bl	80089f4 <__hi0bits>
 800826e:	f1c0 0020 	rsb	r0, r0, #32
 8008272:	9b06      	ldr	r3, [sp, #24]
 8008274:	4418      	add	r0, r3
 8008276:	f010 001f 	ands.w	r0, r0, #31
 800827a:	f000 8082 	beq.w	8008382 <_dtoa_r+0x912>
 800827e:	f1c0 0320 	rsb	r3, r0, #32
 8008282:	2b04      	cmp	r3, #4
 8008284:	dd73      	ble.n	800836e <_dtoa_r+0x8fe>
 8008286:	9b00      	ldr	r3, [sp, #0]
 8008288:	f1c0 001c 	rsb	r0, r0, #28
 800828c:	4403      	add	r3, r0
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	9b06      	ldr	r3, [sp, #24]
 8008292:	4403      	add	r3, r0
 8008294:	4406      	add	r6, r0
 8008296:	9306      	str	r3, [sp, #24]
 8008298:	9b00      	ldr	r3, [sp, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	dd05      	ble.n	80082aa <_dtoa_r+0x83a>
 800829e:	9902      	ldr	r1, [sp, #8]
 80082a0:	461a      	mov	r2, r3
 80082a2:	4648      	mov	r0, r9
 80082a4:	f000 fd04 	bl	8008cb0 <__lshift>
 80082a8:	9002      	str	r0, [sp, #8]
 80082aa:	9b06      	ldr	r3, [sp, #24]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	dd05      	ble.n	80082bc <_dtoa_r+0x84c>
 80082b0:	4621      	mov	r1, r4
 80082b2:	461a      	mov	r2, r3
 80082b4:	4648      	mov	r0, r9
 80082b6:	f000 fcfb 	bl	8008cb0 <__lshift>
 80082ba:	4604      	mov	r4, r0
 80082bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d061      	beq.n	8008386 <_dtoa_r+0x916>
 80082c2:	9802      	ldr	r0, [sp, #8]
 80082c4:	4621      	mov	r1, r4
 80082c6:	f000 fd5f 	bl	8008d88 <__mcmp>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	da5b      	bge.n	8008386 <_dtoa_r+0x916>
 80082ce:	2300      	movs	r3, #0
 80082d0:	9902      	ldr	r1, [sp, #8]
 80082d2:	220a      	movs	r2, #10
 80082d4:	4648      	mov	r0, r9
 80082d6:	f000 fafd 	bl	80088d4 <__multadd>
 80082da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082dc:	9002      	str	r0, [sp, #8]
 80082de:	f107 38ff 	add.w	r8, r7, #4294967295
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	f000 8177 	beq.w	80085d6 <_dtoa_r+0xb66>
 80082e8:	4629      	mov	r1, r5
 80082ea:	2300      	movs	r3, #0
 80082ec:	220a      	movs	r2, #10
 80082ee:	4648      	mov	r0, r9
 80082f0:	f000 faf0 	bl	80088d4 <__multadd>
 80082f4:	f1bb 0f00 	cmp.w	fp, #0
 80082f8:	4605      	mov	r5, r0
 80082fa:	dc6f      	bgt.n	80083dc <_dtoa_r+0x96c>
 80082fc:	9b07      	ldr	r3, [sp, #28]
 80082fe:	2b02      	cmp	r3, #2
 8008300:	dc49      	bgt.n	8008396 <_dtoa_r+0x926>
 8008302:	e06b      	b.n	80083dc <_dtoa_r+0x96c>
 8008304:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008306:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800830a:	e73c      	b.n	8008186 <_dtoa_r+0x716>
 800830c:	3fe00000 	.word	0x3fe00000
 8008310:	40240000 	.word	0x40240000
 8008314:	9b03      	ldr	r3, [sp, #12]
 8008316:	1e5c      	subs	r4, r3, #1
 8008318:	9b08      	ldr	r3, [sp, #32]
 800831a:	42a3      	cmp	r3, r4
 800831c:	db09      	blt.n	8008332 <_dtoa_r+0x8c2>
 800831e:	1b1c      	subs	r4, r3, r4
 8008320:	9b03      	ldr	r3, [sp, #12]
 8008322:	2b00      	cmp	r3, #0
 8008324:	f6bf af30 	bge.w	8008188 <_dtoa_r+0x718>
 8008328:	9b00      	ldr	r3, [sp, #0]
 800832a:	9a03      	ldr	r2, [sp, #12]
 800832c:	1a9e      	subs	r6, r3, r2
 800832e:	2300      	movs	r3, #0
 8008330:	e72b      	b.n	800818a <_dtoa_r+0x71a>
 8008332:	9b08      	ldr	r3, [sp, #32]
 8008334:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008336:	9408      	str	r4, [sp, #32]
 8008338:	1ae3      	subs	r3, r4, r3
 800833a:	441a      	add	r2, r3
 800833c:	9e00      	ldr	r6, [sp, #0]
 800833e:	9b03      	ldr	r3, [sp, #12]
 8008340:	920d      	str	r2, [sp, #52]	@ 0x34
 8008342:	2400      	movs	r4, #0
 8008344:	e721      	b.n	800818a <_dtoa_r+0x71a>
 8008346:	9c08      	ldr	r4, [sp, #32]
 8008348:	9e00      	ldr	r6, [sp, #0]
 800834a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800834c:	e728      	b.n	80081a0 <_dtoa_r+0x730>
 800834e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008352:	e751      	b.n	80081f8 <_dtoa_r+0x788>
 8008354:	9a08      	ldr	r2, [sp, #32]
 8008356:	9902      	ldr	r1, [sp, #8]
 8008358:	e750      	b.n	80081fc <_dtoa_r+0x78c>
 800835a:	f8cd 8008 	str.w	r8, [sp, #8]
 800835e:	e751      	b.n	8008204 <_dtoa_r+0x794>
 8008360:	2300      	movs	r3, #0
 8008362:	e779      	b.n	8008258 <_dtoa_r+0x7e8>
 8008364:	9b04      	ldr	r3, [sp, #16]
 8008366:	e777      	b.n	8008258 <_dtoa_r+0x7e8>
 8008368:	2300      	movs	r3, #0
 800836a:	9308      	str	r3, [sp, #32]
 800836c:	e779      	b.n	8008262 <_dtoa_r+0x7f2>
 800836e:	d093      	beq.n	8008298 <_dtoa_r+0x828>
 8008370:	9a00      	ldr	r2, [sp, #0]
 8008372:	331c      	adds	r3, #28
 8008374:	441a      	add	r2, r3
 8008376:	9200      	str	r2, [sp, #0]
 8008378:	9a06      	ldr	r2, [sp, #24]
 800837a:	441a      	add	r2, r3
 800837c:	441e      	add	r6, r3
 800837e:	9206      	str	r2, [sp, #24]
 8008380:	e78a      	b.n	8008298 <_dtoa_r+0x828>
 8008382:	4603      	mov	r3, r0
 8008384:	e7f4      	b.n	8008370 <_dtoa_r+0x900>
 8008386:	9b03      	ldr	r3, [sp, #12]
 8008388:	2b00      	cmp	r3, #0
 800838a:	46b8      	mov	r8, r7
 800838c:	dc20      	bgt.n	80083d0 <_dtoa_r+0x960>
 800838e:	469b      	mov	fp, r3
 8008390:	9b07      	ldr	r3, [sp, #28]
 8008392:	2b02      	cmp	r3, #2
 8008394:	dd1e      	ble.n	80083d4 <_dtoa_r+0x964>
 8008396:	f1bb 0f00 	cmp.w	fp, #0
 800839a:	f47f adb1 	bne.w	8007f00 <_dtoa_r+0x490>
 800839e:	4621      	mov	r1, r4
 80083a0:	465b      	mov	r3, fp
 80083a2:	2205      	movs	r2, #5
 80083a4:	4648      	mov	r0, r9
 80083a6:	f000 fa95 	bl	80088d4 <__multadd>
 80083aa:	4601      	mov	r1, r0
 80083ac:	4604      	mov	r4, r0
 80083ae:	9802      	ldr	r0, [sp, #8]
 80083b0:	f000 fcea 	bl	8008d88 <__mcmp>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	f77f ada3 	ble.w	8007f00 <_dtoa_r+0x490>
 80083ba:	4656      	mov	r6, sl
 80083bc:	2331      	movs	r3, #49	@ 0x31
 80083be:	f806 3b01 	strb.w	r3, [r6], #1
 80083c2:	f108 0801 	add.w	r8, r8, #1
 80083c6:	e59f      	b.n	8007f08 <_dtoa_r+0x498>
 80083c8:	9c03      	ldr	r4, [sp, #12]
 80083ca:	46b8      	mov	r8, r7
 80083cc:	4625      	mov	r5, r4
 80083ce:	e7f4      	b.n	80083ba <_dtoa_r+0x94a>
 80083d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80083d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f000 8101 	beq.w	80085de <_dtoa_r+0xb6e>
 80083dc:	2e00      	cmp	r6, #0
 80083de:	dd05      	ble.n	80083ec <_dtoa_r+0x97c>
 80083e0:	4629      	mov	r1, r5
 80083e2:	4632      	mov	r2, r6
 80083e4:	4648      	mov	r0, r9
 80083e6:	f000 fc63 	bl	8008cb0 <__lshift>
 80083ea:	4605      	mov	r5, r0
 80083ec:	9b08      	ldr	r3, [sp, #32]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d05c      	beq.n	80084ac <_dtoa_r+0xa3c>
 80083f2:	6869      	ldr	r1, [r5, #4]
 80083f4:	4648      	mov	r0, r9
 80083f6:	f000 fa0b 	bl	8008810 <_Balloc>
 80083fa:	4606      	mov	r6, r0
 80083fc:	b928      	cbnz	r0, 800840a <_dtoa_r+0x99a>
 80083fe:	4b82      	ldr	r3, [pc, #520]	@ (8008608 <_dtoa_r+0xb98>)
 8008400:	4602      	mov	r2, r0
 8008402:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008406:	f7ff bb4a 	b.w	8007a9e <_dtoa_r+0x2e>
 800840a:	692a      	ldr	r2, [r5, #16]
 800840c:	3202      	adds	r2, #2
 800840e:	0092      	lsls	r2, r2, #2
 8008410:	f105 010c 	add.w	r1, r5, #12
 8008414:	300c      	adds	r0, #12
 8008416:	f7ff fa8c 	bl	8007932 <memcpy>
 800841a:	2201      	movs	r2, #1
 800841c:	4631      	mov	r1, r6
 800841e:	4648      	mov	r0, r9
 8008420:	f000 fc46 	bl	8008cb0 <__lshift>
 8008424:	f10a 0301 	add.w	r3, sl, #1
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	eb0a 030b 	add.w	r3, sl, fp
 800842e:	9308      	str	r3, [sp, #32]
 8008430:	9b04      	ldr	r3, [sp, #16]
 8008432:	f003 0301 	and.w	r3, r3, #1
 8008436:	462f      	mov	r7, r5
 8008438:	9306      	str	r3, [sp, #24]
 800843a:	4605      	mov	r5, r0
 800843c:	9b00      	ldr	r3, [sp, #0]
 800843e:	9802      	ldr	r0, [sp, #8]
 8008440:	4621      	mov	r1, r4
 8008442:	f103 3bff 	add.w	fp, r3, #4294967295
 8008446:	f7ff fa89 	bl	800795c <quorem>
 800844a:	4603      	mov	r3, r0
 800844c:	3330      	adds	r3, #48	@ 0x30
 800844e:	9003      	str	r0, [sp, #12]
 8008450:	4639      	mov	r1, r7
 8008452:	9802      	ldr	r0, [sp, #8]
 8008454:	9309      	str	r3, [sp, #36]	@ 0x24
 8008456:	f000 fc97 	bl	8008d88 <__mcmp>
 800845a:	462a      	mov	r2, r5
 800845c:	9004      	str	r0, [sp, #16]
 800845e:	4621      	mov	r1, r4
 8008460:	4648      	mov	r0, r9
 8008462:	f000 fcad 	bl	8008dc0 <__mdiff>
 8008466:	68c2      	ldr	r2, [r0, #12]
 8008468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800846a:	4606      	mov	r6, r0
 800846c:	bb02      	cbnz	r2, 80084b0 <_dtoa_r+0xa40>
 800846e:	4601      	mov	r1, r0
 8008470:	9802      	ldr	r0, [sp, #8]
 8008472:	f000 fc89 	bl	8008d88 <__mcmp>
 8008476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008478:	4602      	mov	r2, r0
 800847a:	4631      	mov	r1, r6
 800847c:	4648      	mov	r0, r9
 800847e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008480:	9309      	str	r3, [sp, #36]	@ 0x24
 8008482:	f000 fa05 	bl	8008890 <_Bfree>
 8008486:	9b07      	ldr	r3, [sp, #28]
 8008488:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800848a:	9e00      	ldr	r6, [sp, #0]
 800848c:	ea42 0103 	orr.w	r1, r2, r3
 8008490:	9b06      	ldr	r3, [sp, #24]
 8008492:	4319      	orrs	r1, r3
 8008494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008496:	d10d      	bne.n	80084b4 <_dtoa_r+0xa44>
 8008498:	2b39      	cmp	r3, #57	@ 0x39
 800849a:	d027      	beq.n	80084ec <_dtoa_r+0xa7c>
 800849c:	9a04      	ldr	r2, [sp, #16]
 800849e:	2a00      	cmp	r2, #0
 80084a0:	dd01      	ble.n	80084a6 <_dtoa_r+0xa36>
 80084a2:	9b03      	ldr	r3, [sp, #12]
 80084a4:	3331      	adds	r3, #49	@ 0x31
 80084a6:	f88b 3000 	strb.w	r3, [fp]
 80084aa:	e52e      	b.n	8007f0a <_dtoa_r+0x49a>
 80084ac:	4628      	mov	r0, r5
 80084ae:	e7b9      	b.n	8008424 <_dtoa_r+0x9b4>
 80084b0:	2201      	movs	r2, #1
 80084b2:	e7e2      	b.n	800847a <_dtoa_r+0xa0a>
 80084b4:	9904      	ldr	r1, [sp, #16]
 80084b6:	2900      	cmp	r1, #0
 80084b8:	db04      	blt.n	80084c4 <_dtoa_r+0xa54>
 80084ba:	9807      	ldr	r0, [sp, #28]
 80084bc:	4301      	orrs	r1, r0
 80084be:	9806      	ldr	r0, [sp, #24]
 80084c0:	4301      	orrs	r1, r0
 80084c2:	d120      	bne.n	8008506 <_dtoa_r+0xa96>
 80084c4:	2a00      	cmp	r2, #0
 80084c6:	ddee      	ble.n	80084a6 <_dtoa_r+0xa36>
 80084c8:	9902      	ldr	r1, [sp, #8]
 80084ca:	9300      	str	r3, [sp, #0]
 80084cc:	2201      	movs	r2, #1
 80084ce:	4648      	mov	r0, r9
 80084d0:	f000 fbee 	bl	8008cb0 <__lshift>
 80084d4:	4621      	mov	r1, r4
 80084d6:	9002      	str	r0, [sp, #8]
 80084d8:	f000 fc56 	bl	8008d88 <__mcmp>
 80084dc:	2800      	cmp	r0, #0
 80084de:	9b00      	ldr	r3, [sp, #0]
 80084e0:	dc02      	bgt.n	80084e8 <_dtoa_r+0xa78>
 80084e2:	d1e0      	bne.n	80084a6 <_dtoa_r+0xa36>
 80084e4:	07da      	lsls	r2, r3, #31
 80084e6:	d5de      	bpl.n	80084a6 <_dtoa_r+0xa36>
 80084e8:	2b39      	cmp	r3, #57	@ 0x39
 80084ea:	d1da      	bne.n	80084a2 <_dtoa_r+0xa32>
 80084ec:	2339      	movs	r3, #57	@ 0x39
 80084ee:	f88b 3000 	strb.w	r3, [fp]
 80084f2:	4633      	mov	r3, r6
 80084f4:	461e      	mov	r6, r3
 80084f6:	3b01      	subs	r3, #1
 80084f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80084fc:	2a39      	cmp	r2, #57	@ 0x39
 80084fe:	d04e      	beq.n	800859e <_dtoa_r+0xb2e>
 8008500:	3201      	adds	r2, #1
 8008502:	701a      	strb	r2, [r3, #0]
 8008504:	e501      	b.n	8007f0a <_dtoa_r+0x49a>
 8008506:	2a00      	cmp	r2, #0
 8008508:	dd03      	ble.n	8008512 <_dtoa_r+0xaa2>
 800850a:	2b39      	cmp	r3, #57	@ 0x39
 800850c:	d0ee      	beq.n	80084ec <_dtoa_r+0xa7c>
 800850e:	3301      	adds	r3, #1
 8008510:	e7c9      	b.n	80084a6 <_dtoa_r+0xa36>
 8008512:	9a00      	ldr	r2, [sp, #0]
 8008514:	9908      	ldr	r1, [sp, #32]
 8008516:	f802 3c01 	strb.w	r3, [r2, #-1]
 800851a:	428a      	cmp	r2, r1
 800851c:	d028      	beq.n	8008570 <_dtoa_r+0xb00>
 800851e:	9902      	ldr	r1, [sp, #8]
 8008520:	2300      	movs	r3, #0
 8008522:	220a      	movs	r2, #10
 8008524:	4648      	mov	r0, r9
 8008526:	f000 f9d5 	bl	80088d4 <__multadd>
 800852a:	42af      	cmp	r7, r5
 800852c:	9002      	str	r0, [sp, #8]
 800852e:	f04f 0300 	mov.w	r3, #0
 8008532:	f04f 020a 	mov.w	r2, #10
 8008536:	4639      	mov	r1, r7
 8008538:	4648      	mov	r0, r9
 800853a:	d107      	bne.n	800854c <_dtoa_r+0xadc>
 800853c:	f000 f9ca 	bl	80088d4 <__multadd>
 8008540:	4607      	mov	r7, r0
 8008542:	4605      	mov	r5, r0
 8008544:	9b00      	ldr	r3, [sp, #0]
 8008546:	3301      	adds	r3, #1
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	e777      	b.n	800843c <_dtoa_r+0x9cc>
 800854c:	f000 f9c2 	bl	80088d4 <__multadd>
 8008550:	4629      	mov	r1, r5
 8008552:	4607      	mov	r7, r0
 8008554:	2300      	movs	r3, #0
 8008556:	220a      	movs	r2, #10
 8008558:	4648      	mov	r0, r9
 800855a:	f000 f9bb 	bl	80088d4 <__multadd>
 800855e:	4605      	mov	r5, r0
 8008560:	e7f0      	b.n	8008544 <_dtoa_r+0xad4>
 8008562:	f1bb 0f00 	cmp.w	fp, #0
 8008566:	bfcc      	ite	gt
 8008568:	465e      	movgt	r6, fp
 800856a:	2601      	movle	r6, #1
 800856c:	4456      	add	r6, sl
 800856e:	2700      	movs	r7, #0
 8008570:	9902      	ldr	r1, [sp, #8]
 8008572:	9300      	str	r3, [sp, #0]
 8008574:	2201      	movs	r2, #1
 8008576:	4648      	mov	r0, r9
 8008578:	f000 fb9a 	bl	8008cb0 <__lshift>
 800857c:	4621      	mov	r1, r4
 800857e:	9002      	str	r0, [sp, #8]
 8008580:	f000 fc02 	bl	8008d88 <__mcmp>
 8008584:	2800      	cmp	r0, #0
 8008586:	dcb4      	bgt.n	80084f2 <_dtoa_r+0xa82>
 8008588:	d102      	bne.n	8008590 <_dtoa_r+0xb20>
 800858a:	9b00      	ldr	r3, [sp, #0]
 800858c:	07db      	lsls	r3, r3, #31
 800858e:	d4b0      	bmi.n	80084f2 <_dtoa_r+0xa82>
 8008590:	4633      	mov	r3, r6
 8008592:	461e      	mov	r6, r3
 8008594:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008598:	2a30      	cmp	r2, #48	@ 0x30
 800859a:	d0fa      	beq.n	8008592 <_dtoa_r+0xb22>
 800859c:	e4b5      	b.n	8007f0a <_dtoa_r+0x49a>
 800859e:	459a      	cmp	sl, r3
 80085a0:	d1a8      	bne.n	80084f4 <_dtoa_r+0xa84>
 80085a2:	2331      	movs	r3, #49	@ 0x31
 80085a4:	f108 0801 	add.w	r8, r8, #1
 80085a8:	f88a 3000 	strb.w	r3, [sl]
 80085ac:	e4ad      	b.n	8007f0a <_dtoa_r+0x49a>
 80085ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800860c <_dtoa_r+0xb9c>
 80085b4:	b11b      	cbz	r3, 80085be <_dtoa_r+0xb4e>
 80085b6:	f10a 0308 	add.w	r3, sl, #8
 80085ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085bc:	6013      	str	r3, [r2, #0]
 80085be:	4650      	mov	r0, sl
 80085c0:	b017      	add	sp, #92	@ 0x5c
 80085c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c6:	9b07      	ldr	r3, [sp, #28]
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	f77f ae2e 	ble.w	800822a <_dtoa_r+0x7ba>
 80085ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085d0:	9308      	str	r3, [sp, #32]
 80085d2:	2001      	movs	r0, #1
 80085d4:	e64d      	b.n	8008272 <_dtoa_r+0x802>
 80085d6:	f1bb 0f00 	cmp.w	fp, #0
 80085da:	f77f aed9 	ble.w	8008390 <_dtoa_r+0x920>
 80085de:	4656      	mov	r6, sl
 80085e0:	9802      	ldr	r0, [sp, #8]
 80085e2:	4621      	mov	r1, r4
 80085e4:	f7ff f9ba 	bl	800795c <quorem>
 80085e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80085ec:	f806 3b01 	strb.w	r3, [r6], #1
 80085f0:	eba6 020a 	sub.w	r2, r6, sl
 80085f4:	4593      	cmp	fp, r2
 80085f6:	ddb4      	ble.n	8008562 <_dtoa_r+0xaf2>
 80085f8:	9902      	ldr	r1, [sp, #8]
 80085fa:	2300      	movs	r3, #0
 80085fc:	220a      	movs	r2, #10
 80085fe:	4648      	mov	r0, r9
 8008600:	f000 f968 	bl	80088d4 <__multadd>
 8008604:	9002      	str	r0, [sp, #8]
 8008606:	e7eb      	b.n	80085e0 <_dtoa_r+0xb70>
 8008608:	0800b221 	.word	0x0800b221
 800860c:	0800b1a5 	.word	0x0800b1a5

08008610 <_free_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	4605      	mov	r5, r0
 8008614:	2900      	cmp	r1, #0
 8008616:	d041      	beq.n	800869c <_free_r+0x8c>
 8008618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800861c:	1f0c      	subs	r4, r1, #4
 800861e:	2b00      	cmp	r3, #0
 8008620:	bfb8      	it	lt
 8008622:	18e4      	addlt	r4, r4, r3
 8008624:	f000 f8e8 	bl	80087f8 <__malloc_lock>
 8008628:	4a1d      	ldr	r2, [pc, #116]	@ (80086a0 <_free_r+0x90>)
 800862a:	6813      	ldr	r3, [r2, #0]
 800862c:	b933      	cbnz	r3, 800863c <_free_r+0x2c>
 800862e:	6063      	str	r3, [r4, #4]
 8008630:	6014      	str	r4, [r2, #0]
 8008632:	4628      	mov	r0, r5
 8008634:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008638:	f000 b8e4 	b.w	8008804 <__malloc_unlock>
 800863c:	42a3      	cmp	r3, r4
 800863e:	d908      	bls.n	8008652 <_free_r+0x42>
 8008640:	6820      	ldr	r0, [r4, #0]
 8008642:	1821      	adds	r1, r4, r0
 8008644:	428b      	cmp	r3, r1
 8008646:	bf01      	itttt	eq
 8008648:	6819      	ldreq	r1, [r3, #0]
 800864a:	685b      	ldreq	r3, [r3, #4]
 800864c:	1809      	addeq	r1, r1, r0
 800864e:	6021      	streq	r1, [r4, #0]
 8008650:	e7ed      	b.n	800862e <_free_r+0x1e>
 8008652:	461a      	mov	r2, r3
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	b10b      	cbz	r3, 800865c <_free_r+0x4c>
 8008658:	42a3      	cmp	r3, r4
 800865a:	d9fa      	bls.n	8008652 <_free_r+0x42>
 800865c:	6811      	ldr	r1, [r2, #0]
 800865e:	1850      	adds	r0, r2, r1
 8008660:	42a0      	cmp	r0, r4
 8008662:	d10b      	bne.n	800867c <_free_r+0x6c>
 8008664:	6820      	ldr	r0, [r4, #0]
 8008666:	4401      	add	r1, r0
 8008668:	1850      	adds	r0, r2, r1
 800866a:	4283      	cmp	r3, r0
 800866c:	6011      	str	r1, [r2, #0]
 800866e:	d1e0      	bne.n	8008632 <_free_r+0x22>
 8008670:	6818      	ldr	r0, [r3, #0]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	6053      	str	r3, [r2, #4]
 8008676:	4408      	add	r0, r1
 8008678:	6010      	str	r0, [r2, #0]
 800867a:	e7da      	b.n	8008632 <_free_r+0x22>
 800867c:	d902      	bls.n	8008684 <_free_r+0x74>
 800867e:	230c      	movs	r3, #12
 8008680:	602b      	str	r3, [r5, #0]
 8008682:	e7d6      	b.n	8008632 <_free_r+0x22>
 8008684:	6820      	ldr	r0, [r4, #0]
 8008686:	1821      	adds	r1, r4, r0
 8008688:	428b      	cmp	r3, r1
 800868a:	bf04      	itt	eq
 800868c:	6819      	ldreq	r1, [r3, #0]
 800868e:	685b      	ldreq	r3, [r3, #4]
 8008690:	6063      	str	r3, [r4, #4]
 8008692:	bf04      	itt	eq
 8008694:	1809      	addeq	r1, r1, r0
 8008696:	6021      	streq	r1, [r4, #0]
 8008698:	6054      	str	r4, [r2, #4]
 800869a:	e7ca      	b.n	8008632 <_free_r+0x22>
 800869c:	bd38      	pop	{r3, r4, r5, pc}
 800869e:	bf00      	nop
 80086a0:	20000620 	.word	0x20000620

080086a4 <malloc>:
 80086a4:	4b02      	ldr	r3, [pc, #8]	@ (80086b0 <malloc+0xc>)
 80086a6:	4601      	mov	r1, r0
 80086a8:	6818      	ldr	r0, [r3, #0]
 80086aa:	f000 b825 	b.w	80086f8 <_malloc_r>
 80086ae:	bf00      	nop
 80086b0:	20000024 	.word	0x20000024

080086b4 <sbrk_aligned>:
 80086b4:	b570      	push	{r4, r5, r6, lr}
 80086b6:	4e0f      	ldr	r6, [pc, #60]	@ (80086f4 <sbrk_aligned+0x40>)
 80086b8:	460c      	mov	r4, r1
 80086ba:	6831      	ldr	r1, [r6, #0]
 80086bc:	4605      	mov	r5, r0
 80086be:	b911      	cbnz	r1, 80086c6 <sbrk_aligned+0x12>
 80086c0:	f001 ffca 	bl	800a658 <_sbrk_r>
 80086c4:	6030      	str	r0, [r6, #0]
 80086c6:	4621      	mov	r1, r4
 80086c8:	4628      	mov	r0, r5
 80086ca:	f001 ffc5 	bl	800a658 <_sbrk_r>
 80086ce:	1c43      	adds	r3, r0, #1
 80086d0:	d103      	bne.n	80086da <sbrk_aligned+0x26>
 80086d2:	f04f 34ff 	mov.w	r4, #4294967295
 80086d6:	4620      	mov	r0, r4
 80086d8:	bd70      	pop	{r4, r5, r6, pc}
 80086da:	1cc4      	adds	r4, r0, #3
 80086dc:	f024 0403 	bic.w	r4, r4, #3
 80086e0:	42a0      	cmp	r0, r4
 80086e2:	d0f8      	beq.n	80086d6 <sbrk_aligned+0x22>
 80086e4:	1a21      	subs	r1, r4, r0
 80086e6:	4628      	mov	r0, r5
 80086e8:	f001 ffb6 	bl	800a658 <_sbrk_r>
 80086ec:	3001      	adds	r0, #1
 80086ee:	d1f2      	bne.n	80086d6 <sbrk_aligned+0x22>
 80086f0:	e7ef      	b.n	80086d2 <sbrk_aligned+0x1e>
 80086f2:	bf00      	nop
 80086f4:	2000061c 	.word	0x2000061c

080086f8 <_malloc_r>:
 80086f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086fc:	1ccd      	adds	r5, r1, #3
 80086fe:	f025 0503 	bic.w	r5, r5, #3
 8008702:	3508      	adds	r5, #8
 8008704:	2d0c      	cmp	r5, #12
 8008706:	bf38      	it	cc
 8008708:	250c      	movcc	r5, #12
 800870a:	2d00      	cmp	r5, #0
 800870c:	4606      	mov	r6, r0
 800870e:	db01      	blt.n	8008714 <_malloc_r+0x1c>
 8008710:	42a9      	cmp	r1, r5
 8008712:	d904      	bls.n	800871e <_malloc_r+0x26>
 8008714:	230c      	movs	r3, #12
 8008716:	6033      	str	r3, [r6, #0]
 8008718:	2000      	movs	r0, #0
 800871a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800871e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087f4 <_malloc_r+0xfc>
 8008722:	f000 f869 	bl	80087f8 <__malloc_lock>
 8008726:	f8d8 3000 	ldr.w	r3, [r8]
 800872a:	461c      	mov	r4, r3
 800872c:	bb44      	cbnz	r4, 8008780 <_malloc_r+0x88>
 800872e:	4629      	mov	r1, r5
 8008730:	4630      	mov	r0, r6
 8008732:	f7ff ffbf 	bl	80086b4 <sbrk_aligned>
 8008736:	1c43      	adds	r3, r0, #1
 8008738:	4604      	mov	r4, r0
 800873a:	d158      	bne.n	80087ee <_malloc_r+0xf6>
 800873c:	f8d8 4000 	ldr.w	r4, [r8]
 8008740:	4627      	mov	r7, r4
 8008742:	2f00      	cmp	r7, #0
 8008744:	d143      	bne.n	80087ce <_malloc_r+0xd6>
 8008746:	2c00      	cmp	r4, #0
 8008748:	d04b      	beq.n	80087e2 <_malloc_r+0xea>
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	4639      	mov	r1, r7
 800874e:	4630      	mov	r0, r6
 8008750:	eb04 0903 	add.w	r9, r4, r3
 8008754:	f001 ff80 	bl	800a658 <_sbrk_r>
 8008758:	4581      	cmp	r9, r0
 800875a:	d142      	bne.n	80087e2 <_malloc_r+0xea>
 800875c:	6821      	ldr	r1, [r4, #0]
 800875e:	1a6d      	subs	r5, r5, r1
 8008760:	4629      	mov	r1, r5
 8008762:	4630      	mov	r0, r6
 8008764:	f7ff ffa6 	bl	80086b4 <sbrk_aligned>
 8008768:	3001      	adds	r0, #1
 800876a:	d03a      	beq.n	80087e2 <_malloc_r+0xea>
 800876c:	6823      	ldr	r3, [r4, #0]
 800876e:	442b      	add	r3, r5
 8008770:	6023      	str	r3, [r4, #0]
 8008772:	f8d8 3000 	ldr.w	r3, [r8]
 8008776:	685a      	ldr	r2, [r3, #4]
 8008778:	bb62      	cbnz	r2, 80087d4 <_malloc_r+0xdc>
 800877a:	f8c8 7000 	str.w	r7, [r8]
 800877e:	e00f      	b.n	80087a0 <_malloc_r+0xa8>
 8008780:	6822      	ldr	r2, [r4, #0]
 8008782:	1b52      	subs	r2, r2, r5
 8008784:	d420      	bmi.n	80087c8 <_malloc_r+0xd0>
 8008786:	2a0b      	cmp	r2, #11
 8008788:	d917      	bls.n	80087ba <_malloc_r+0xc2>
 800878a:	1961      	adds	r1, r4, r5
 800878c:	42a3      	cmp	r3, r4
 800878e:	6025      	str	r5, [r4, #0]
 8008790:	bf18      	it	ne
 8008792:	6059      	strne	r1, [r3, #4]
 8008794:	6863      	ldr	r3, [r4, #4]
 8008796:	bf08      	it	eq
 8008798:	f8c8 1000 	streq.w	r1, [r8]
 800879c:	5162      	str	r2, [r4, r5]
 800879e:	604b      	str	r3, [r1, #4]
 80087a0:	4630      	mov	r0, r6
 80087a2:	f000 f82f 	bl	8008804 <__malloc_unlock>
 80087a6:	f104 000b 	add.w	r0, r4, #11
 80087aa:	1d23      	adds	r3, r4, #4
 80087ac:	f020 0007 	bic.w	r0, r0, #7
 80087b0:	1ac2      	subs	r2, r0, r3
 80087b2:	bf1c      	itt	ne
 80087b4:	1a1b      	subne	r3, r3, r0
 80087b6:	50a3      	strne	r3, [r4, r2]
 80087b8:	e7af      	b.n	800871a <_malloc_r+0x22>
 80087ba:	6862      	ldr	r2, [r4, #4]
 80087bc:	42a3      	cmp	r3, r4
 80087be:	bf0c      	ite	eq
 80087c0:	f8c8 2000 	streq.w	r2, [r8]
 80087c4:	605a      	strne	r2, [r3, #4]
 80087c6:	e7eb      	b.n	80087a0 <_malloc_r+0xa8>
 80087c8:	4623      	mov	r3, r4
 80087ca:	6864      	ldr	r4, [r4, #4]
 80087cc:	e7ae      	b.n	800872c <_malloc_r+0x34>
 80087ce:	463c      	mov	r4, r7
 80087d0:	687f      	ldr	r7, [r7, #4]
 80087d2:	e7b6      	b.n	8008742 <_malloc_r+0x4a>
 80087d4:	461a      	mov	r2, r3
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	42a3      	cmp	r3, r4
 80087da:	d1fb      	bne.n	80087d4 <_malloc_r+0xdc>
 80087dc:	2300      	movs	r3, #0
 80087de:	6053      	str	r3, [r2, #4]
 80087e0:	e7de      	b.n	80087a0 <_malloc_r+0xa8>
 80087e2:	230c      	movs	r3, #12
 80087e4:	6033      	str	r3, [r6, #0]
 80087e6:	4630      	mov	r0, r6
 80087e8:	f000 f80c 	bl	8008804 <__malloc_unlock>
 80087ec:	e794      	b.n	8008718 <_malloc_r+0x20>
 80087ee:	6005      	str	r5, [r0, #0]
 80087f0:	e7d6      	b.n	80087a0 <_malloc_r+0xa8>
 80087f2:	bf00      	nop
 80087f4:	20000620 	.word	0x20000620

080087f8 <__malloc_lock>:
 80087f8:	4801      	ldr	r0, [pc, #4]	@ (8008800 <__malloc_lock+0x8>)
 80087fa:	f7ff b898 	b.w	800792e <__retarget_lock_acquire_recursive>
 80087fe:	bf00      	nop
 8008800:	20000618 	.word	0x20000618

08008804 <__malloc_unlock>:
 8008804:	4801      	ldr	r0, [pc, #4]	@ (800880c <__malloc_unlock+0x8>)
 8008806:	f7ff b893 	b.w	8007930 <__retarget_lock_release_recursive>
 800880a:	bf00      	nop
 800880c:	20000618 	.word	0x20000618

08008810 <_Balloc>:
 8008810:	b570      	push	{r4, r5, r6, lr}
 8008812:	69c6      	ldr	r6, [r0, #28]
 8008814:	4604      	mov	r4, r0
 8008816:	460d      	mov	r5, r1
 8008818:	b976      	cbnz	r6, 8008838 <_Balloc+0x28>
 800881a:	2010      	movs	r0, #16
 800881c:	f7ff ff42 	bl	80086a4 <malloc>
 8008820:	4602      	mov	r2, r0
 8008822:	61e0      	str	r0, [r4, #28]
 8008824:	b920      	cbnz	r0, 8008830 <_Balloc+0x20>
 8008826:	4b18      	ldr	r3, [pc, #96]	@ (8008888 <_Balloc+0x78>)
 8008828:	4818      	ldr	r0, [pc, #96]	@ (800888c <_Balloc+0x7c>)
 800882a:	216b      	movs	r1, #107	@ 0x6b
 800882c:	f001 ff2c 	bl	800a688 <__assert_func>
 8008830:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008834:	6006      	str	r6, [r0, #0]
 8008836:	60c6      	str	r6, [r0, #12]
 8008838:	69e6      	ldr	r6, [r4, #28]
 800883a:	68f3      	ldr	r3, [r6, #12]
 800883c:	b183      	cbz	r3, 8008860 <_Balloc+0x50>
 800883e:	69e3      	ldr	r3, [r4, #28]
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008846:	b9b8      	cbnz	r0, 8008878 <_Balloc+0x68>
 8008848:	2101      	movs	r1, #1
 800884a:	fa01 f605 	lsl.w	r6, r1, r5
 800884e:	1d72      	adds	r2, r6, #5
 8008850:	0092      	lsls	r2, r2, #2
 8008852:	4620      	mov	r0, r4
 8008854:	f001 ff36 	bl	800a6c4 <_calloc_r>
 8008858:	b160      	cbz	r0, 8008874 <_Balloc+0x64>
 800885a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800885e:	e00e      	b.n	800887e <_Balloc+0x6e>
 8008860:	2221      	movs	r2, #33	@ 0x21
 8008862:	2104      	movs	r1, #4
 8008864:	4620      	mov	r0, r4
 8008866:	f001 ff2d 	bl	800a6c4 <_calloc_r>
 800886a:	69e3      	ldr	r3, [r4, #28]
 800886c:	60f0      	str	r0, [r6, #12]
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1e4      	bne.n	800883e <_Balloc+0x2e>
 8008874:	2000      	movs	r0, #0
 8008876:	bd70      	pop	{r4, r5, r6, pc}
 8008878:	6802      	ldr	r2, [r0, #0]
 800887a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800887e:	2300      	movs	r3, #0
 8008880:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008884:	e7f7      	b.n	8008876 <_Balloc+0x66>
 8008886:	bf00      	nop
 8008888:	0800b1b2 	.word	0x0800b1b2
 800888c:	0800b232 	.word	0x0800b232

08008890 <_Bfree>:
 8008890:	b570      	push	{r4, r5, r6, lr}
 8008892:	69c6      	ldr	r6, [r0, #28]
 8008894:	4605      	mov	r5, r0
 8008896:	460c      	mov	r4, r1
 8008898:	b976      	cbnz	r6, 80088b8 <_Bfree+0x28>
 800889a:	2010      	movs	r0, #16
 800889c:	f7ff ff02 	bl	80086a4 <malloc>
 80088a0:	4602      	mov	r2, r0
 80088a2:	61e8      	str	r0, [r5, #28]
 80088a4:	b920      	cbnz	r0, 80088b0 <_Bfree+0x20>
 80088a6:	4b09      	ldr	r3, [pc, #36]	@ (80088cc <_Bfree+0x3c>)
 80088a8:	4809      	ldr	r0, [pc, #36]	@ (80088d0 <_Bfree+0x40>)
 80088aa:	218f      	movs	r1, #143	@ 0x8f
 80088ac:	f001 feec 	bl	800a688 <__assert_func>
 80088b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088b4:	6006      	str	r6, [r0, #0]
 80088b6:	60c6      	str	r6, [r0, #12]
 80088b8:	b13c      	cbz	r4, 80088ca <_Bfree+0x3a>
 80088ba:	69eb      	ldr	r3, [r5, #28]
 80088bc:	6862      	ldr	r2, [r4, #4]
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088c4:	6021      	str	r1, [r4, #0]
 80088c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088ca:	bd70      	pop	{r4, r5, r6, pc}
 80088cc:	0800b1b2 	.word	0x0800b1b2
 80088d0:	0800b232 	.word	0x0800b232

080088d4 <__multadd>:
 80088d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088d8:	690d      	ldr	r5, [r1, #16]
 80088da:	4607      	mov	r7, r0
 80088dc:	460c      	mov	r4, r1
 80088de:	461e      	mov	r6, r3
 80088e0:	f101 0c14 	add.w	ip, r1, #20
 80088e4:	2000      	movs	r0, #0
 80088e6:	f8dc 3000 	ldr.w	r3, [ip]
 80088ea:	b299      	uxth	r1, r3
 80088ec:	fb02 6101 	mla	r1, r2, r1, r6
 80088f0:	0c1e      	lsrs	r6, r3, #16
 80088f2:	0c0b      	lsrs	r3, r1, #16
 80088f4:	fb02 3306 	mla	r3, r2, r6, r3
 80088f8:	b289      	uxth	r1, r1
 80088fa:	3001      	adds	r0, #1
 80088fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008900:	4285      	cmp	r5, r0
 8008902:	f84c 1b04 	str.w	r1, [ip], #4
 8008906:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800890a:	dcec      	bgt.n	80088e6 <__multadd+0x12>
 800890c:	b30e      	cbz	r6, 8008952 <__multadd+0x7e>
 800890e:	68a3      	ldr	r3, [r4, #8]
 8008910:	42ab      	cmp	r3, r5
 8008912:	dc19      	bgt.n	8008948 <__multadd+0x74>
 8008914:	6861      	ldr	r1, [r4, #4]
 8008916:	4638      	mov	r0, r7
 8008918:	3101      	adds	r1, #1
 800891a:	f7ff ff79 	bl	8008810 <_Balloc>
 800891e:	4680      	mov	r8, r0
 8008920:	b928      	cbnz	r0, 800892e <__multadd+0x5a>
 8008922:	4602      	mov	r2, r0
 8008924:	4b0c      	ldr	r3, [pc, #48]	@ (8008958 <__multadd+0x84>)
 8008926:	480d      	ldr	r0, [pc, #52]	@ (800895c <__multadd+0x88>)
 8008928:	21ba      	movs	r1, #186	@ 0xba
 800892a:	f001 fead 	bl	800a688 <__assert_func>
 800892e:	6922      	ldr	r2, [r4, #16]
 8008930:	3202      	adds	r2, #2
 8008932:	f104 010c 	add.w	r1, r4, #12
 8008936:	0092      	lsls	r2, r2, #2
 8008938:	300c      	adds	r0, #12
 800893a:	f7fe fffa 	bl	8007932 <memcpy>
 800893e:	4621      	mov	r1, r4
 8008940:	4638      	mov	r0, r7
 8008942:	f7ff ffa5 	bl	8008890 <_Bfree>
 8008946:	4644      	mov	r4, r8
 8008948:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800894c:	3501      	adds	r5, #1
 800894e:	615e      	str	r6, [r3, #20]
 8008950:	6125      	str	r5, [r4, #16]
 8008952:	4620      	mov	r0, r4
 8008954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008958:	0800b221 	.word	0x0800b221
 800895c:	0800b232 	.word	0x0800b232

08008960 <__s2b>:
 8008960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008964:	460c      	mov	r4, r1
 8008966:	4615      	mov	r5, r2
 8008968:	461f      	mov	r7, r3
 800896a:	2209      	movs	r2, #9
 800896c:	3308      	adds	r3, #8
 800896e:	4606      	mov	r6, r0
 8008970:	fb93 f3f2 	sdiv	r3, r3, r2
 8008974:	2100      	movs	r1, #0
 8008976:	2201      	movs	r2, #1
 8008978:	429a      	cmp	r2, r3
 800897a:	db09      	blt.n	8008990 <__s2b+0x30>
 800897c:	4630      	mov	r0, r6
 800897e:	f7ff ff47 	bl	8008810 <_Balloc>
 8008982:	b940      	cbnz	r0, 8008996 <__s2b+0x36>
 8008984:	4602      	mov	r2, r0
 8008986:	4b19      	ldr	r3, [pc, #100]	@ (80089ec <__s2b+0x8c>)
 8008988:	4819      	ldr	r0, [pc, #100]	@ (80089f0 <__s2b+0x90>)
 800898a:	21d3      	movs	r1, #211	@ 0xd3
 800898c:	f001 fe7c 	bl	800a688 <__assert_func>
 8008990:	0052      	lsls	r2, r2, #1
 8008992:	3101      	adds	r1, #1
 8008994:	e7f0      	b.n	8008978 <__s2b+0x18>
 8008996:	9b08      	ldr	r3, [sp, #32]
 8008998:	6143      	str	r3, [r0, #20]
 800899a:	2d09      	cmp	r5, #9
 800899c:	f04f 0301 	mov.w	r3, #1
 80089a0:	6103      	str	r3, [r0, #16]
 80089a2:	dd16      	ble.n	80089d2 <__s2b+0x72>
 80089a4:	f104 0909 	add.w	r9, r4, #9
 80089a8:	46c8      	mov	r8, r9
 80089aa:	442c      	add	r4, r5
 80089ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 80089b0:	4601      	mov	r1, r0
 80089b2:	3b30      	subs	r3, #48	@ 0x30
 80089b4:	220a      	movs	r2, #10
 80089b6:	4630      	mov	r0, r6
 80089b8:	f7ff ff8c 	bl	80088d4 <__multadd>
 80089bc:	45a0      	cmp	r8, r4
 80089be:	d1f5      	bne.n	80089ac <__s2b+0x4c>
 80089c0:	f1a5 0408 	sub.w	r4, r5, #8
 80089c4:	444c      	add	r4, r9
 80089c6:	1b2d      	subs	r5, r5, r4
 80089c8:	1963      	adds	r3, r4, r5
 80089ca:	42bb      	cmp	r3, r7
 80089cc:	db04      	blt.n	80089d8 <__s2b+0x78>
 80089ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089d2:	340a      	adds	r4, #10
 80089d4:	2509      	movs	r5, #9
 80089d6:	e7f6      	b.n	80089c6 <__s2b+0x66>
 80089d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80089dc:	4601      	mov	r1, r0
 80089de:	3b30      	subs	r3, #48	@ 0x30
 80089e0:	220a      	movs	r2, #10
 80089e2:	4630      	mov	r0, r6
 80089e4:	f7ff ff76 	bl	80088d4 <__multadd>
 80089e8:	e7ee      	b.n	80089c8 <__s2b+0x68>
 80089ea:	bf00      	nop
 80089ec:	0800b221 	.word	0x0800b221
 80089f0:	0800b232 	.word	0x0800b232

080089f4 <__hi0bits>:
 80089f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80089f8:	4603      	mov	r3, r0
 80089fa:	bf36      	itet	cc
 80089fc:	0403      	lslcc	r3, r0, #16
 80089fe:	2000      	movcs	r0, #0
 8008a00:	2010      	movcc	r0, #16
 8008a02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a06:	bf3c      	itt	cc
 8008a08:	021b      	lslcc	r3, r3, #8
 8008a0a:	3008      	addcc	r0, #8
 8008a0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a10:	bf3c      	itt	cc
 8008a12:	011b      	lslcc	r3, r3, #4
 8008a14:	3004      	addcc	r0, #4
 8008a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a1a:	bf3c      	itt	cc
 8008a1c:	009b      	lslcc	r3, r3, #2
 8008a1e:	3002      	addcc	r0, #2
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	db05      	blt.n	8008a30 <__hi0bits+0x3c>
 8008a24:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a28:	f100 0001 	add.w	r0, r0, #1
 8008a2c:	bf08      	it	eq
 8008a2e:	2020      	moveq	r0, #32
 8008a30:	4770      	bx	lr

08008a32 <__lo0bits>:
 8008a32:	6803      	ldr	r3, [r0, #0]
 8008a34:	4602      	mov	r2, r0
 8008a36:	f013 0007 	ands.w	r0, r3, #7
 8008a3a:	d00b      	beq.n	8008a54 <__lo0bits+0x22>
 8008a3c:	07d9      	lsls	r1, r3, #31
 8008a3e:	d421      	bmi.n	8008a84 <__lo0bits+0x52>
 8008a40:	0798      	lsls	r0, r3, #30
 8008a42:	bf49      	itett	mi
 8008a44:	085b      	lsrmi	r3, r3, #1
 8008a46:	089b      	lsrpl	r3, r3, #2
 8008a48:	2001      	movmi	r0, #1
 8008a4a:	6013      	strmi	r3, [r2, #0]
 8008a4c:	bf5c      	itt	pl
 8008a4e:	6013      	strpl	r3, [r2, #0]
 8008a50:	2002      	movpl	r0, #2
 8008a52:	4770      	bx	lr
 8008a54:	b299      	uxth	r1, r3
 8008a56:	b909      	cbnz	r1, 8008a5c <__lo0bits+0x2a>
 8008a58:	0c1b      	lsrs	r3, r3, #16
 8008a5a:	2010      	movs	r0, #16
 8008a5c:	b2d9      	uxtb	r1, r3
 8008a5e:	b909      	cbnz	r1, 8008a64 <__lo0bits+0x32>
 8008a60:	3008      	adds	r0, #8
 8008a62:	0a1b      	lsrs	r3, r3, #8
 8008a64:	0719      	lsls	r1, r3, #28
 8008a66:	bf04      	itt	eq
 8008a68:	091b      	lsreq	r3, r3, #4
 8008a6a:	3004      	addeq	r0, #4
 8008a6c:	0799      	lsls	r1, r3, #30
 8008a6e:	bf04      	itt	eq
 8008a70:	089b      	lsreq	r3, r3, #2
 8008a72:	3002      	addeq	r0, #2
 8008a74:	07d9      	lsls	r1, r3, #31
 8008a76:	d403      	bmi.n	8008a80 <__lo0bits+0x4e>
 8008a78:	085b      	lsrs	r3, r3, #1
 8008a7a:	f100 0001 	add.w	r0, r0, #1
 8008a7e:	d003      	beq.n	8008a88 <__lo0bits+0x56>
 8008a80:	6013      	str	r3, [r2, #0]
 8008a82:	4770      	bx	lr
 8008a84:	2000      	movs	r0, #0
 8008a86:	4770      	bx	lr
 8008a88:	2020      	movs	r0, #32
 8008a8a:	4770      	bx	lr

08008a8c <__i2b>:
 8008a8c:	b510      	push	{r4, lr}
 8008a8e:	460c      	mov	r4, r1
 8008a90:	2101      	movs	r1, #1
 8008a92:	f7ff febd 	bl	8008810 <_Balloc>
 8008a96:	4602      	mov	r2, r0
 8008a98:	b928      	cbnz	r0, 8008aa6 <__i2b+0x1a>
 8008a9a:	4b05      	ldr	r3, [pc, #20]	@ (8008ab0 <__i2b+0x24>)
 8008a9c:	4805      	ldr	r0, [pc, #20]	@ (8008ab4 <__i2b+0x28>)
 8008a9e:	f240 1145 	movw	r1, #325	@ 0x145
 8008aa2:	f001 fdf1 	bl	800a688 <__assert_func>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	6144      	str	r4, [r0, #20]
 8008aaa:	6103      	str	r3, [r0, #16]
 8008aac:	bd10      	pop	{r4, pc}
 8008aae:	bf00      	nop
 8008ab0:	0800b221 	.word	0x0800b221
 8008ab4:	0800b232 	.word	0x0800b232

08008ab8 <__multiply>:
 8008ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008abc:	4617      	mov	r7, r2
 8008abe:	690a      	ldr	r2, [r1, #16]
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	bfa8      	it	ge
 8008ac6:	463b      	movge	r3, r7
 8008ac8:	4689      	mov	r9, r1
 8008aca:	bfa4      	itt	ge
 8008acc:	460f      	movge	r7, r1
 8008ace:	4699      	movge	r9, r3
 8008ad0:	693d      	ldr	r5, [r7, #16]
 8008ad2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	6879      	ldr	r1, [r7, #4]
 8008ada:	eb05 060a 	add.w	r6, r5, sl
 8008ade:	42b3      	cmp	r3, r6
 8008ae0:	b085      	sub	sp, #20
 8008ae2:	bfb8      	it	lt
 8008ae4:	3101      	addlt	r1, #1
 8008ae6:	f7ff fe93 	bl	8008810 <_Balloc>
 8008aea:	b930      	cbnz	r0, 8008afa <__multiply+0x42>
 8008aec:	4602      	mov	r2, r0
 8008aee:	4b41      	ldr	r3, [pc, #260]	@ (8008bf4 <__multiply+0x13c>)
 8008af0:	4841      	ldr	r0, [pc, #260]	@ (8008bf8 <__multiply+0x140>)
 8008af2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008af6:	f001 fdc7 	bl	800a688 <__assert_func>
 8008afa:	f100 0414 	add.w	r4, r0, #20
 8008afe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008b02:	4623      	mov	r3, r4
 8008b04:	2200      	movs	r2, #0
 8008b06:	4573      	cmp	r3, lr
 8008b08:	d320      	bcc.n	8008b4c <__multiply+0x94>
 8008b0a:	f107 0814 	add.w	r8, r7, #20
 8008b0e:	f109 0114 	add.w	r1, r9, #20
 8008b12:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008b16:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008b1a:	9302      	str	r3, [sp, #8]
 8008b1c:	1beb      	subs	r3, r5, r7
 8008b1e:	3b15      	subs	r3, #21
 8008b20:	f023 0303 	bic.w	r3, r3, #3
 8008b24:	3304      	adds	r3, #4
 8008b26:	3715      	adds	r7, #21
 8008b28:	42bd      	cmp	r5, r7
 8008b2a:	bf38      	it	cc
 8008b2c:	2304      	movcc	r3, #4
 8008b2e:	9301      	str	r3, [sp, #4]
 8008b30:	9b02      	ldr	r3, [sp, #8]
 8008b32:	9103      	str	r1, [sp, #12]
 8008b34:	428b      	cmp	r3, r1
 8008b36:	d80c      	bhi.n	8008b52 <__multiply+0x9a>
 8008b38:	2e00      	cmp	r6, #0
 8008b3a:	dd03      	ble.n	8008b44 <__multiply+0x8c>
 8008b3c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d055      	beq.n	8008bf0 <__multiply+0x138>
 8008b44:	6106      	str	r6, [r0, #16]
 8008b46:	b005      	add	sp, #20
 8008b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4c:	f843 2b04 	str.w	r2, [r3], #4
 8008b50:	e7d9      	b.n	8008b06 <__multiply+0x4e>
 8008b52:	f8b1 a000 	ldrh.w	sl, [r1]
 8008b56:	f1ba 0f00 	cmp.w	sl, #0
 8008b5a:	d01f      	beq.n	8008b9c <__multiply+0xe4>
 8008b5c:	46c4      	mov	ip, r8
 8008b5e:	46a1      	mov	r9, r4
 8008b60:	2700      	movs	r7, #0
 8008b62:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008b66:	f8d9 3000 	ldr.w	r3, [r9]
 8008b6a:	fa1f fb82 	uxth.w	fp, r2
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b74:	443b      	add	r3, r7
 8008b76:	f8d9 7000 	ldr.w	r7, [r9]
 8008b7a:	0c12      	lsrs	r2, r2, #16
 8008b7c:	0c3f      	lsrs	r7, r7, #16
 8008b7e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008b82:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b8c:	4565      	cmp	r5, ip
 8008b8e:	f849 3b04 	str.w	r3, [r9], #4
 8008b92:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b96:	d8e4      	bhi.n	8008b62 <__multiply+0xaa>
 8008b98:	9b01      	ldr	r3, [sp, #4]
 8008b9a:	50e7      	str	r7, [r4, r3]
 8008b9c:	9b03      	ldr	r3, [sp, #12]
 8008b9e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008ba2:	3104      	adds	r1, #4
 8008ba4:	f1b9 0f00 	cmp.w	r9, #0
 8008ba8:	d020      	beq.n	8008bec <__multiply+0x134>
 8008baa:	6823      	ldr	r3, [r4, #0]
 8008bac:	4647      	mov	r7, r8
 8008bae:	46a4      	mov	ip, r4
 8008bb0:	f04f 0a00 	mov.w	sl, #0
 8008bb4:	f8b7 b000 	ldrh.w	fp, [r7]
 8008bb8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008bbc:	fb09 220b 	mla	r2, r9, fp, r2
 8008bc0:	4452      	add	r2, sl
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bc8:	f84c 3b04 	str.w	r3, [ip], #4
 8008bcc:	f857 3b04 	ldr.w	r3, [r7], #4
 8008bd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bd4:	f8bc 3000 	ldrh.w	r3, [ip]
 8008bd8:	fb09 330a 	mla	r3, r9, sl, r3
 8008bdc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008be0:	42bd      	cmp	r5, r7
 8008be2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008be6:	d8e5      	bhi.n	8008bb4 <__multiply+0xfc>
 8008be8:	9a01      	ldr	r2, [sp, #4]
 8008bea:	50a3      	str	r3, [r4, r2]
 8008bec:	3404      	adds	r4, #4
 8008bee:	e79f      	b.n	8008b30 <__multiply+0x78>
 8008bf0:	3e01      	subs	r6, #1
 8008bf2:	e7a1      	b.n	8008b38 <__multiply+0x80>
 8008bf4:	0800b221 	.word	0x0800b221
 8008bf8:	0800b232 	.word	0x0800b232

08008bfc <__pow5mult>:
 8008bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c00:	4615      	mov	r5, r2
 8008c02:	f012 0203 	ands.w	r2, r2, #3
 8008c06:	4607      	mov	r7, r0
 8008c08:	460e      	mov	r6, r1
 8008c0a:	d007      	beq.n	8008c1c <__pow5mult+0x20>
 8008c0c:	4c25      	ldr	r4, [pc, #148]	@ (8008ca4 <__pow5mult+0xa8>)
 8008c0e:	3a01      	subs	r2, #1
 8008c10:	2300      	movs	r3, #0
 8008c12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c16:	f7ff fe5d 	bl	80088d4 <__multadd>
 8008c1a:	4606      	mov	r6, r0
 8008c1c:	10ad      	asrs	r5, r5, #2
 8008c1e:	d03d      	beq.n	8008c9c <__pow5mult+0xa0>
 8008c20:	69fc      	ldr	r4, [r7, #28]
 8008c22:	b97c      	cbnz	r4, 8008c44 <__pow5mult+0x48>
 8008c24:	2010      	movs	r0, #16
 8008c26:	f7ff fd3d 	bl	80086a4 <malloc>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	61f8      	str	r0, [r7, #28]
 8008c2e:	b928      	cbnz	r0, 8008c3c <__pow5mult+0x40>
 8008c30:	4b1d      	ldr	r3, [pc, #116]	@ (8008ca8 <__pow5mult+0xac>)
 8008c32:	481e      	ldr	r0, [pc, #120]	@ (8008cac <__pow5mult+0xb0>)
 8008c34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008c38:	f001 fd26 	bl	800a688 <__assert_func>
 8008c3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c40:	6004      	str	r4, [r0, #0]
 8008c42:	60c4      	str	r4, [r0, #12]
 8008c44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008c48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c4c:	b94c      	cbnz	r4, 8008c62 <__pow5mult+0x66>
 8008c4e:	f240 2171 	movw	r1, #625	@ 0x271
 8008c52:	4638      	mov	r0, r7
 8008c54:	f7ff ff1a 	bl	8008a8c <__i2b>
 8008c58:	2300      	movs	r3, #0
 8008c5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008c5e:	4604      	mov	r4, r0
 8008c60:	6003      	str	r3, [r0, #0]
 8008c62:	f04f 0900 	mov.w	r9, #0
 8008c66:	07eb      	lsls	r3, r5, #31
 8008c68:	d50a      	bpl.n	8008c80 <__pow5mult+0x84>
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	4622      	mov	r2, r4
 8008c6e:	4638      	mov	r0, r7
 8008c70:	f7ff ff22 	bl	8008ab8 <__multiply>
 8008c74:	4631      	mov	r1, r6
 8008c76:	4680      	mov	r8, r0
 8008c78:	4638      	mov	r0, r7
 8008c7a:	f7ff fe09 	bl	8008890 <_Bfree>
 8008c7e:	4646      	mov	r6, r8
 8008c80:	106d      	asrs	r5, r5, #1
 8008c82:	d00b      	beq.n	8008c9c <__pow5mult+0xa0>
 8008c84:	6820      	ldr	r0, [r4, #0]
 8008c86:	b938      	cbnz	r0, 8008c98 <__pow5mult+0x9c>
 8008c88:	4622      	mov	r2, r4
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	4638      	mov	r0, r7
 8008c8e:	f7ff ff13 	bl	8008ab8 <__multiply>
 8008c92:	6020      	str	r0, [r4, #0]
 8008c94:	f8c0 9000 	str.w	r9, [r0]
 8008c98:	4604      	mov	r4, r0
 8008c9a:	e7e4      	b.n	8008c66 <__pow5mult+0x6a>
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ca2:	bf00      	nop
 8008ca4:	0800b344 	.word	0x0800b344
 8008ca8:	0800b1b2 	.word	0x0800b1b2
 8008cac:	0800b232 	.word	0x0800b232

08008cb0 <__lshift>:
 8008cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cb4:	460c      	mov	r4, r1
 8008cb6:	6849      	ldr	r1, [r1, #4]
 8008cb8:	6923      	ldr	r3, [r4, #16]
 8008cba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008cbe:	68a3      	ldr	r3, [r4, #8]
 8008cc0:	4607      	mov	r7, r0
 8008cc2:	4691      	mov	r9, r2
 8008cc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008cc8:	f108 0601 	add.w	r6, r8, #1
 8008ccc:	42b3      	cmp	r3, r6
 8008cce:	db0b      	blt.n	8008ce8 <__lshift+0x38>
 8008cd0:	4638      	mov	r0, r7
 8008cd2:	f7ff fd9d 	bl	8008810 <_Balloc>
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	b948      	cbnz	r0, 8008cee <__lshift+0x3e>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	4b28      	ldr	r3, [pc, #160]	@ (8008d80 <__lshift+0xd0>)
 8008cde:	4829      	ldr	r0, [pc, #164]	@ (8008d84 <__lshift+0xd4>)
 8008ce0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ce4:	f001 fcd0 	bl	800a688 <__assert_func>
 8008ce8:	3101      	adds	r1, #1
 8008cea:	005b      	lsls	r3, r3, #1
 8008cec:	e7ee      	b.n	8008ccc <__lshift+0x1c>
 8008cee:	2300      	movs	r3, #0
 8008cf0:	f100 0114 	add.w	r1, r0, #20
 8008cf4:	f100 0210 	add.w	r2, r0, #16
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	4553      	cmp	r3, sl
 8008cfc:	db33      	blt.n	8008d66 <__lshift+0xb6>
 8008cfe:	6920      	ldr	r0, [r4, #16]
 8008d00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d04:	f104 0314 	add.w	r3, r4, #20
 8008d08:	f019 091f 	ands.w	r9, r9, #31
 8008d0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d14:	d02b      	beq.n	8008d6e <__lshift+0xbe>
 8008d16:	f1c9 0e20 	rsb	lr, r9, #32
 8008d1a:	468a      	mov	sl, r1
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	6818      	ldr	r0, [r3, #0]
 8008d20:	fa00 f009 	lsl.w	r0, r0, r9
 8008d24:	4310      	orrs	r0, r2
 8008d26:	f84a 0b04 	str.w	r0, [sl], #4
 8008d2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d2e:	459c      	cmp	ip, r3
 8008d30:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d34:	d8f3      	bhi.n	8008d1e <__lshift+0x6e>
 8008d36:	ebac 0304 	sub.w	r3, ip, r4
 8008d3a:	3b15      	subs	r3, #21
 8008d3c:	f023 0303 	bic.w	r3, r3, #3
 8008d40:	3304      	adds	r3, #4
 8008d42:	f104 0015 	add.w	r0, r4, #21
 8008d46:	4560      	cmp	r0, ip
 8008d48:	bf88      	it	hi
 8008d4a:	2304      	movhi	r3, #4
 8008d4c:	50ca      	str	r2, [r1, r3]
 8008d4e:	b10a      	cbz	r2, 8008d54 <__lshift+0xa4>
 8008d50:	f108 0602 	add.w	r6, r8, #2
 8008d54:	3e01      	subs	r6, #1
 8008d56:	4638      	mov	r0, r7
 8008d58:	612e      	str	r6, [r5, #16]
 8008d5a:	4621      	mov	r1, r4
 8008d5c:	f7ff fd98 	bl	8008890 <_Bfree>
 8008d60:	4628      	mov	r0, r5
 8008d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d66:	f842 0f04 	str.w	r0, [r2, #4]!
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	e7c5      	b.n	8008cfa <__lshift+0x4a>
 8008d6e:	3904      	subs	r1, #4
 8008d70:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d74:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d78:	459c      	cmp	ip, r3
 8008d7a:	d8f9      	bhi.n	8008d70 <__lshift+0xc0>
 8008d7c:	e7ea      	b.n	8008d54 <__lshift+0xa4>
 8008d7e:	bf00      	nop
 8008d80:	0800b221 	.word	0x0800b221
 8008d84:	0800b232 	.word	0x0800b232

08008d88 <__mcmp>:
 8008d88:	690a      	ldr	r2, [r1, #16]
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	6900      	ldr	r0, [r0, #16]
 8008d8e:	1a80      	subs	r0, r0, r2
 8008d90:	b530      	push	{r4, r5, lr}
 8008d92:	d10e      	bne.n	8008db2 <__mcmp+0x2a>
 8008d94:	3314      	adds	r3, #20
 8008d96:	3114      	adds	r1, #20
 8008d98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008da0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008da4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008da8:	4295      	cmp	r5, r2
 8008daa:	d003      	beq.n	8008db4 <__mcmp+0x2c>
 8008dac:	d205      	bcs.n	8008dba <__mcmp+0x32>
 8008dae:	f04f 30ff 	mov.w	r0, #4294967295
 8008db2:	bd30      	pop	{r4, r5, pc}
 8008db4:	42a3      	cmp	r3, r4
 8008db6:	d3f3      	bcc.n	8008da0 <__mcmp+0x18>
 8008db8:	e7fb      	b.n	8008db2 <__mcmp+0x2a>
 8008dba:	2001      	movs	r0, #1
 8008dbc:	e7f9      	b.n	8008db2 <__mcmp+0x2a>
	...

08008dc0 <__mdiff>:
 8008dc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc4:	4689      	mov	r9, r1
 8008dc6:	4606      	mov	r6, r0
 8008dc8:	4611      	mov	r1, r2
 8008dca:	4648      	mov	r0, r9
 8008dcc:	4614      	mov	r4, r2
 8008dce:	f7ff ffdb 	bl	8008d88 <__mcmp>
 8008dd2:	1e05      	subs	r5, r0, #0
 8008dd4:	d112      	bne.n	8008dfc <__mdiff+0x3c>
 8008dd6:	4629      	mov	r1, r5
 8008dd8:	4630      	mov	r0, r6
 8008dda:	f7ff fd19 	bl	8008810 <_Balloc>
 8008dde:	4602      	mov	r2, r0
 8008de0:	b928      	cbnz	r0, 8008dee <__mdiff+0x2e>
 8008de2:	4b3f      	ldr	r3, [pc, #252]	@ (8008ee0 <__mdiff+0x120>)
 8008de4:	f240 2137 	movw	r1, #567	@ 0x237
 8008de8:	483e      	ldr	r0, [pc, #248]	@ (8008ee4 <__mdiff+0x124>)
 8008dea:	f001 fc4d 	bl	800a688 <__assert_func>
 8008dee:	2301      	movs	r3, #1
 8008df0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008df4:	4610      	mov	r0, r2
 8008df6:	b003      	add	sp, #12
 8008df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dfc:	bfbc      	itt	lt
 8008dfe:	464b      	movlt	r3, r9
 8008e00:	46a1      	movlt	r9, r4
 8008e02:	4630      	mov	r0, r6
 8008e04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008e08:	bfba      	itte	lt
 8008e0a:	461c      	movlt	r4, r3
 8008e0c:	2501      	movlt	r5, #1
 8008e0e:	2500      	movge	r5, #0
 8008e10:	f7ff fcfe 	bl	8008810 <_Balloc>
 8008e14:	4602      	mov	r2, r0
 8008e16:	b918      	cbnz	r0, 8008e20 <__mdiff+0x60>
 8008e18:	4b31      	ldr	r3, [pc, #196]	@ (8008ee0 <__mdiff+0x120>)
 8008e1a:	f240 2145 	movw	r1, #581	@ 0x245
 8008e1e:	e7e3      	b.n	8008de8 <__mdiff+0x28>
 8008e20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008e24:	6926      	ldr	r6, [r4, #16]
 8008e26:	60c5      	str	r5, [r0, #12]
 8008e28:	f109 0310 	add.w	r3, r9, #16
 8008e2c:	f109 0514 	add.w	r5, r9, #20
 8008e30:	f104 0e14 	add.w	lr, r4, #20
 8008e34:	f100 0b14 	add.w	fp, r0, #20
 8008e38:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008e3c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008e40:	9301      	str	r3, [sp, #4]
 8008e42:	46d9      	mov	r9, fp
 8008e44:	f04f 0c00 	mov.w	ip, #0
 8008e48:	9b01      	ldr	r3, [sp, #4]
 8008e4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008e4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008e52:	9301      	str	r3, [sp, #4]
 8008e54:	fa1f f38a 	uxth.w	r3, sl
 8008e58:	4619      	mov	r1, r3
 8008e5a:	b283      	uxth	r3, r0
 8008e5c:	1acb      	subs	r3, r1, r3
 8008e5e:	0c00      	lsrs	r0, r0, #16
 8008e60:	4463      	add	r3, ip
 8008e62:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008e66:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e70:	4576      	cmp	r6, lr
 8008e72:	f849 3b04 	str.w	r3, [r9], #4
 8008e76:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e7a:	d8e5      	bhi.n	8008e48 <__mdiff+0x88>
 8008e7c:	1b33      	subs	r3, r6, r4
 8008e7e:	3b15      	subs	r3, #21
 8008e80:	f023 0303 	bic.w	r3, r3, #3
 8008e84:	3415      	adds	r4, #21
 8008e86:	3304      	adds	r3, #4
 8008e88:	42a6      	cmp	r6, r4
 8008e8a:	bf38      	it	cc
 8008e8c:	2304      	movcc	r3, #4
 8008e8e:	441d      	add	r5, r3
 8008e90:	445b      	add	r3, fp
 8008e92:	461e      	mov	r6, r3
 8008e94:	462c      	mov	r4, r5
 8008e96:	4544      	cmp	r4, r8
 8008e98:	d30e      	bcc.n	8008eb8 <__mdiff+0xf8>
 8008e9a:	f108 0103 	add.w	r1, r8, #3
 8008e9e:	1b49      	subs	r1, r1, r5
 8008ea0:	f021 0103 	bic.w	r1, r1, #3
 8008ea4:	3d03      	subs	r5, #3
 8008ea6:	45a8      	cmp	r8, r5
 8008ea8:	bf38      	it	cc
 8008eaa:	2100      	movcc	r1, #0
 8008eac:	440b      	add	r3, r1
 8008eae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008eb2:	b191      	cbz	r1, 8008eda <__mdiff+0x11a>
 8008eb4:	6117      	str	r7, [r2, #16]
 8008eb6:	e79d      	b.n	8008df4 <__mdiff+0x34>
 8008eb8:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ebc:	46e6      	mov	lr, ip
 8008ebe:	0c08      	lsrs	r0, r1, #16
 8008ec0:	fa1c fc81 	uxtah	ip, ip, r1
 8008ec4:	4471      	add	r1, lr
 8008ec6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008eca:	b289      	uxth	r1, r1
 8008ecc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008ed0:	f846 1b04 	str.w	r1, [r6], #4
 8008ed4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ed8:	e7dd      	b.n	8008e96 <__mdiff+0xd6>
 8008eda:	3f01      	subs	r7, #1
 8008edc:	e7e7      	b.n	8008eae <__mdiff+0xee>
 8008ede:	bf00      	nop
 8008ee0:	0800b221 	.word	0x0800b221
 8008ee4:	0800b232 	.word	0x0800b232

08008ee8 <__ulp>:
 8008ee8:	b082      	sub	sp, #8
 8008eea:	ed8d 0b00 	vstr	d0, [sp]
 8008eee:	9a01      	ldr	r2, [sp, #4]
 8008ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8008f30 <__ulp+0x48>)
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	dc08      	bgt.n	8008f0e <__ulp+0x26>
 8008efc:	425b      	negs	r3, r3
 8008efe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008f02:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008f06:	da04      	bge.n	8008f12 <__ulp+0x2a>
 8008f08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008f0c:	4113      	asrs	r3, r2
 8008f0e:	2200      	movs	r2, #0
 8008f10:	e008      	b.n	8008f24 <__ulp+0x3c>
 8008f12:	f1a2 0314 	sub.w	r3, r2, #20
 8008f16:	2b1e      	cmp	r3, #30
 8008f18:	bfda      	itte	le
 8008f1a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008f1e:	40da      	lsrle	r2, r3
 8008f20:	2201      	movgt	r2, #1
 8008f22:	2300      	movs	r3, #0
 8008f24:	4619      	mov	r1, r3
 8008f26:	4610      	mov	r0, r2
 8008f28:	ec41 0b10 	vmov	d0, r0, r1
 8008f2c:	b002      	add	sp, #8
 8008f2e:	4770      	bx	lr
 8008f30:	7ff00000 	.word	0x7ff00000

08008f34 <__b2d>:
 8008f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f38:	6906      	ldr	r6, [r0, #16]
 8008f3a:	f100 0814 	add.w	r8, r0, #20
 8008f3e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008f42:	1f37      	subs	r7, r6, #4
 8008f44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008f48:	4610      	mov	r0, r2
 8008f4a:	f7ff fd53 	bl	80089f4 <__hi0bits>
 8008f4e:	f1c0 0320 	rsb	r3, r0, #32
 8008f52:	280a      	cmp	r0, #10
 8008f54:	600b      	str	r3, [r1, #0]
 8008f56:	491b      	ldr	r1, [pc, #108]	@ (8008fc4 <__b2d+0x90>)
 8008f58:	dc15      	bgt.n	8008f86 <__b2d+0x52>
 8008f5a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008f5e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008f62:	45b8      	cmp	r8, r7
 8008f64:	ea43 0501 	orr.w	r5, r3, r1
 8008f68:	bf34      	ite	cc
 8008f6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f6e:	2300      	movcs	r3, #0
 8008f70:	3015      	adds	r0, #21
 8008f72:	fa02 f000 	lsl.w	r0, r2, r0
 8008f76:	fa23 f30c 	lsr.w	r3, r3, ip
 8008f7a:	4303      	orrs	r3, r0
 8008f7c:	461c      	mov	r4, r3
 8008f7e:	ec45 4b10 	vmov	d0, r4, r5
 8008f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f86:	45b8      	cmp	r8, r7
 8008f88:	bf3a      	itte	cc
 8008f8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008f8e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008f92:	2300      	movcs	r3, #0
 8008f94:	380b      	subs	r0, #11
 8008f96:	d012      	beq.n	8008fbe <__b2d+0x8a>
 8008f98:	f1c0 0120 	rsb	r1, r0, #32
 8008f9c:	fa23 f401 	lsr.w	r4, r3, r1
 8008fa0:	4082      	lsls	r2, r0
 8008fa2:	4322      	orrs	r2, r4
 8008fa4:	4547      	cmp	r7, r8
 8008fa6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008faa:	bf8c      	ite	hi
 8008fac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008fb0:	2200      	movls	r2, #0
 8008fb2:	4083      	lsls	r3, r0
 8008fb4:	40ca      	lsrs	r2, r1
 8008fb6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	e7de      	b.n	8008f7c <__b2d+0x48>
 8008fbe:	ea42 0501 	orr.w	r5, r2, r1
 8008fc2:	e7db      	b.n	8008f7c <__b2d+0x48>
 8008fc4:	3ff00000 	.word	0x3ff00000

08008fc8 <__d2b>:
 8008fc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008fcc:	460f      	mov	r7, r1
 8008fce:	2101      	movs	r1, #1
 8008fd0:	ec59 8b10 	vmov	r8, r9, d0
 8008fd4:	4616      	mov	r6, r2
 8008fd6:	f7ff fc1b 	bl	8008810 <_Balloc>
 8008fda:	4604      	mov	r4, r0
 8008fdc:	b930      	cbnz	r0, 8008fec <__d2b+0x24>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	4b23      	ldr	r3, [pc, #140]	@ (8009070 <__d2b+0xa8>)
 8008fe2:	4824      	ldr	r0, [pc, #144]	@ (8009074 <__d2b+0xac>)
 8008fe4:	f240 310f 	movw	r1, #783	@ 0x30f
 8008fe8:	f001 fb4e 	bl	800a688 <__assert_func>
 8008fec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ff0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ff4:	b10d      	cbz	r5, 8008ffa <__d2b+0x32>
 8008ff6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ffa:	9301      	str	r3, [sp, #4]
 8008ffc:	f1b8 0300 	subs.w	r3, r8, #0
 8009000:	d023      	beq.n	800904a <__d2b+0x82>
 8009002:	4668      	mov	r0, sp
 8009004:	9300      	str	r3, [sp, #0]
 8009006:	f7ff fd14 	bl	8008a32 <__lo0bits>
 800900a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800900e:	b1d0      	cbz	r0, 8009046 <__d2b+0x7e>
 8009010:	f1c0 0320 	rsb	r3, r0, #32
 8009014:	fa02 f303 	lsl.w	r3, r2, r3
 8009018:	430b      	orrs	r3, r1
 800901a:	40c2      	lsrs	r2, r0
 800901c:	6163      	str	r3, [r4, #20]
 800901e:	9201      	str	r2, [sp, #4]
 8009020:	9b01      	ldr	r3, [sp, #4]
 8009022:	61a3      	str	r3, [r4, #24]
 8009024:	2b00      	cmp	r3, #0
 8009026:	bf0c      	ite	eq
 8009028:	2201      	moveq	r2, #1
 800902a:	2202      	movne	r2, #2
 800902c:	6122      	str	r2, [r4, #16]
 800902e:	b1a5      	cbz	r5, 800905a <__d2b+0x92>
 8009030:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009034:	4405      	add	r5, r0
 8009036:	603d      	str	r5, [r7, #0]
 8009038:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800903c:	6030      	str	r0, [r6, #0]
 800903e:	4620      	mov	r0, r4
 8009040:	b003      	add	sp, #12
 8009042:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009046:	6161      	str	r1, [r4, #20]
 8009048:	e7ea      	b.n	8009020 <__d2b+0x58>
 800904a:	a801      	add	r0, sp, #4
 800904c:	f7ff fcf1 	bl	8008a32 <__lo0bits>
 8009050:	9b01      	ldr	r3, [sp, #4]
 8009052:	6163      	str	r3, [r4, #20]
 8009054:	3020      	adds	r0, #32
 8009056:	2201      	movs	r2, #1
 8009058:	e7e8      	b.n	800902c <__d2b+0x64>
 800905a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800905e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009062:	6038      	str	r0, [r7, #0]
 8009064:	6918      	ldr	r0, [r3, #16]
 8009066:	f7ff fcc5 	bl	80089f4 <__hi0bits>
 800906a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800906e:	e7e5      	b.n	800903c <__d2b+0x74>
 8009070:	0800b221 	.word	0x0800b221
 8009074:	0800b232 	.word	0x0800b232

08009078 <__ratio>:
 8009078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800907c:	b085      	sub	sp, #20
 800907e:	e9cd 1000 	strd	r1, r0, [sp]
 8009082:	a902      	add	r1, sp, #8
 8009084:	f7ff ff56 	bl	8008f34 <__b2d>
 8009088:	9800      	ldr	r0, [sp, #0]
 800908a:	a903      	add	r1, sp, #12
 800908c:	ec55 4b10 	vmov	r4, r5, d0
 8009090:	f7ff ff50 	bl	8008f34 <__b2d>
 8009094:	9b01      	ldr	r3, [sp, #4]
 8009096:	6919      	ldr	r1, [r3, #16]
 8009098:	9b00      	ldr	r3, [sp, #0]
 800909a:	691b      	ldr	r3, [r3, #16]
 800909c:	1ac9      	subs	r1, r1, r3
 800909e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80090a2:	1a9b      	subs	r3, r3, r2
 80090a4:	ec5b ab10 	vmov	sl, fp, d0
 80090a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	bfce      	itee	gt
 80090b0:	462a      	movgt	r2, r5
 80090b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80090b6:	465a      	movle	r2, fp
 80090b8:	462f      	mov	r7, r5
 80090ba:	46d9      	mov	r9, fp
 80090bc:	bfcc      	ite	gt
 80090be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80090c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80090c6:	464b      	mov	r3, r9
 80090c8:	4652      	mov	r2, sl
 80090ca:	4620      	mov	r0, r4
 80090cc:	4639      	mov	r1, r7
 80090ce:	f7f7 fbdd 	bl	800088c <__aeabi_ddiv>
 80090d2:	ec41 0b10 	vmov	d0, r0, r1
 80090d6:	b005      	add	sp, #20
 80090d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080090dc <__copybits>:
 80090dc:	3901      	subs	r1, #1
 80090de:	b570      	push	{r4, r5, r6, lr}
 80090e0:	1149      	asrs	r1, r1, #5
 80090e2:	6914      	ldr	r4, [r2, #16]
 80090e4:	3101      	adds	r1, #1
 80090e6:	f102 0314 	add.w	r3, r2, #20
 80090ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80090ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80090f2:	1f05      	subs	r5, r0, #4
 80090f4:	42a3      	cmp	r3, r4
 80090f6:	d30c      	bcc.n	8009112 <__copybits+0x36>
 80090f8:	1aa3      	subs	r3, r4, r2
 80090fa:	3b11      	subs	r3, #17
 80090fc:	f023 0303 	bic.w	r3, r3, #3
 8009100:	3211      	adds	r2, #17
 8009102:	42a2      	cmp	r2, r4
 8009104:	bf88      	it	hi
 8009106:	2300      	movhi	r3, #0
 8009108:	4418      	add	r0, r3
 800910a:	2300      	movs	r3, #0
 800910c:	4288      	cmp	r0, r1
 800910e:	d305      	bcc.n	800911c <__copybits+0x40>
 8009110:	bd70      	pop	{r4, r5, r6, pc}
 8009112:	f853 6b04 	ldr.w	r6, [r3], #4
 8009116:	f845 6f04 	str.w	r6, [r5, #4]!
 800911a:	e7eb      	b.n	80090f4 <__copybits+0x18>
 800911c:	f840 3b04 	str.w	r3, [r0], #4
 8009120:	e7f4      	b.n	800910c <__copybits+0x30>

08009122 <__any_on>:
 8009122:	f100 0214 	add.w	r2, r0, #20
 8009126:	6900      	ldr	r0, [r0, #16]
 8009128:	114b      	asrs	r3, r1, #5
 800912a:	4298      	cmp	r0, r3
 800912c:	b510      	push	{r4, lr}
 800912e:	db11      	blt.n	8009154 <__any_on+0x32>
 8009130:	dd0a      	ble.n	8009148 <__any_on+0x26>
 8009132:	f011 011f 	ands.w	r1, r1, #31
 8009136:	d007      	beq.n	8009148 <__any_on+0x26>
 8009138:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800913c:	fa24 f001 	lsr.w	r0, r4, r1
 8009140:	fa00 f101 	lsl.w	r1, r0, r1
 8009144:	428c      	cmp	r4, r1
 8009146:	d10b      	bne.n	8009160 <__any_on+0x3e>
 8009148:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800914c:	4293      	cmp	r3, r2
 800914e:	d803      	bhi.n	8009158 <__any_on+0x36>
 8009150:	2000      	movs	r0, #0
 8009152:	bd10      	pop	{r4, pc}
 8009154:	4603      	mov	r3, r0
 8009156:	e7f7      	b.n	8009148 <__any_on+0x26>
 8009158:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800915c:	2900      	cmp	r1, #0
 800915e:	d0f5      	beq.n	800914c <__any_on+0x2a>
 8009160:	2001      	movs	r0, #1
 8009162:	e7f6      	b.n	8009152 <__any_on+0x30>

08009164 <sulp>:
 8009164:	b570      	push	{r4, r5, r6, lr}
 8009166:	4604      	mov	r4, r0
 8009168:	460d      	mov	r5, r1
 800916a:	ec45 4b10 	vmov	d0, r4, r5
 800916e:	4616      	mov	r6, r2
 8009170:	f7ff feba 	bl	8008ee8 <__ulp>
 8009174:	ec51 0b10 	vmov	r0, r1, d0
 8009178:	b17e      	cbz	r6, 800919a <sulp+0x36>
 800917a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800917e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009182:	2b00      	cmp	r3, #0
 8009184:	dd09      	ble.n	800919a <sulp+0x36>
 8009186:	051b      	lsls	r3, r3, #20
 8009188:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800918c:	2400      	movs	r4, #0
 800918e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009192:	4622      	mov	r2, r4
 8009194:	462b      	mov	r3, r5
 8009196:	f7f7 fa4f 	bl	8000638 <__aeabi_dmul>
 800919a:	ec41 0b10 	vmov	d0, r0, r1
 800919e:	bd70      	pop	{r4, r5, r6, pc}

080091a0 <_strtod_l>:
 80091a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a4:	b09f      	sub	sp, #124	@ 0x7c
 80091a6:	460c      	mov	r4, r1
 80091a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80091aa:	2200      	movs	r2, #0
 80091ac:	921a      	str	r2, [sp, #104]	@ 0x68
 80091ae:	9005      	str	r0, [sp, #20]
 80091b0:	f04f 0a00 	mov.w	sl, #0
 80091b4:	f04f 0b00 	mov.w	fp, #0
 80091b8:	460a      	mov	r2, r1
 80091ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80091bc:	7811      	ldrb	r1, [r2, #0]
 80091be:	292b      	cmp	r1, #43	@ 0x2b
 80091c0:	d04a      	beq.n	8009258 <_strtod_l+0xb8>
 80091c2:	d838      	bhi.n	8009236 <_strtod_l+0x96>
 80091c4:	290d      	cmp	r1, #13
 80091c6:	d832      	bhi.n	800922e <_strtod_l+0x8e>
 80091c8:	2908      	cmp	r1, #8
 80091ca:	d832      	bhi.n	8009232 <_strtod_l+0x92>
 80091cc:	2900      	cmp	r1, #0
 80091ce:	d03b      	beq.n	8009248 <_strtod_l+0xa8>
 80091d0:	2200      	movs	r2, #0
 80091d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80091d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80091d6:	782a      	ldrb	r2, [r5, #0]
 80091d8:	2a30      	cmp	r2, #48	@ 0x30
 80091da:	f040 80b2 	bne.w	8009342 <_strtod_l+0x1a2>
 80091de:	786a      	ldrb	r2, [r5, #1]
 80091e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80091e4:	2a58      	cmp	r2, #88	@ 0x58
 80091e6:	d16e      	bne.n	80092c6 <_strtod_l+0x126>
 80091e8:	9302      	str	r3, [sp, #8]
 80091ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091ec:	9301      	str	r3, [sp, #4]
 80091ee:	ab1a      	add	r3, sp, #104	@ 0x68
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	4a8f      	ldr	r2, [pc, #572]	@ (8009430 <_strtod_l+0x290>)
 80091f4:	9805      	ldr	r0, [sp, #20]
 80091f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80091f8:	a919      	add	r1, sp, #100	@ 0x64
 80091fa:	f001 fadf 	bl	800a7bc <__gethex>
 80091fe:	f010 060f 	ands.w	r6, r0, #15
 8009202:	4604      	mov	r4, r0
 8009204:	d005      	beq.n	8009212 <_strtod_l+0x72>
 8009206:	2e06      	cmp	r6, #6
 8009208:	d128      	bne.n	800925c <_strtod_l+0xbc>
 800920a:	3501      	adds	r5, #1
 800920c:	2300      	movs	r3, #0
 800920e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009210:	930e      	str	r3, [sp, #56]	@ 0x38
 8009212:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009214:	2b00      	cmp	r3, #0
 8009216:	f040 858e 	bne.w	8009d36 <_strtod_l+0xb96>
 800921a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800921c:	b1cb      	cbz	r3, 8009252 <_strtod_l+0xb2>
 800921e:	4652      	mov	r2, sl
 8009220:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009224:	ec43 2b10 	vmov	d0, r2, r3
 8009228:	b01f      	add	sp, #124	@ 0x7c
 800922a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800922e:	2920      	cmp	r1, #32
 8009230:	d1ce      	bne.n	80091d0 <_strtod_l+0x30>
 8009232:	3201      	adds	r2, #1
 8009234:	e7c1      	b.n	80091ba <_strtod_l+0x1a>
 8009236:	292d      	cmp	r1, #45	@ 0x2d
 8009238:	d1ca      	bne.n	80091d0 <_strtod_l+0x30>
 800923a:	2101      	movs	r1, #1
 800923c:	910e      	str	r1, [sp, #56]	@ 0x38
 800923e:	1c51      	adds	r1, r2, #1
 8009240:	9119      	str	r1, [sp, #100]	@ 0x64
 8009242:	7852      	ldrb	r2, [r2, #1]
 8009244:	2a00      	cmp	r2, #0
 8009246:	d1c5      	bne.n	80091d4 <_strtod_l+0x34>
 8009248:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800924a:	9419      	str	r4, [sp, #100]	@ 0x64
 800924c:	2b00      	cmp	r3, #0
 800924e:	f040 8570 	bne.w	8009d32 <_strtod_l+0xb92>
 8009252:	4652      	mov	r2, sl
 8009254:	465b      	mov	r3, fp
 8009256:	e7e5      	b.n	8009224 <_strtod_l+0x84>
 8009258:	2100      	movs	r1, #0
 800925a:	e7ef      	b.n	800923c <_strtod_l+0x9c>
 800925c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800925e:	b13a      	cbz	r2, 8009270 <_strtod_l+0xd0>
 8009260:	2135      	movs	r1, #53	@ 0x35
 8009262:	a81c      	add	r0, sp, #112	@ 0x70
 8009264:	f7ff ff3a 	bl	80090dc <__copybits>
 8009268:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800926a:	9805      	ldr	r0, [sp, #20]
 800926c:	f7ff fb10 	bl	8008890 <_Bfree>
 8009270:	3e01      	subs	r6, #1
 8009272:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009274:	2e04      	cmp	r6, #4
 8009276:	d806      	bhi.n	8009286 <_strtod_l+0xe6>
 8009278:	e8df f006 	tbb	[pc, r6]
 800927c:	201d0314 	.word	0x201d0314
 8009280:	14          	.byte	0x14
 8009281:	00          	.byte	0x00
 8009282:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009286:	05e1      	lsls	r1, r4, #23
 8009288:	bf48      	it	mi
 800928a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800928e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009292:	0d1b      	lsrs	r3, r3, #20
 8009294:	051b      	lsls	r3, r3, #20
 8009296:	2b00      	cmp	r3, #0
 8009298:	d1bb      	bne.n	8009212 <_strtod_l+0x72>
 800929a:	f7fe fb1d 	bl	80078d8 <__errno>
 800929e:	2322      	movs	r3, #34	@ 0x22
 80092a0:	6003      	str	r3, [r0, #0]
 80092a2:	e7b6      	b.n	8009212 <_strtod_l+0x72>
 80092a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80092a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80092ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80092b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80092b4:	e7e7      	b.n	8009286 <_strtod_l+0xe6>
 80092b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009438 <_strtod_l+0x298>
 80092ba:	e7e4      	b.n	8009286 <_strtod_l+0xe6>
 80092bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80092c0:	f04f 3aff 	mov.w	sl, #4294967295
 80092c4:	e7df      	b.n	8009286 <_strtod_l+0xe6>
 80092c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092c8:	1c5a      	adds	r2, r3, #1
 80092ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80092cc:	785b      	ldrb	r3, [r3, #1]
 80092ce:	2b30      	cmp	r3, #48	@ 0x30
 80092d0:	d0f9      	beq.n	80092c6 <_strtod_l+0x126>
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d09d      	beq.n	8009212 <_strtod_l+0x72>
 80092d6:	2301      	movs	r3, #1
 80092d8:	2700      	movs	r7, #0
 80092da:	9308      	str	r3, [sp, #32]
 80092dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092de:	930c      	str	r3, [sp, #48]	@ 0x30
 80092e0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80092e2:	46b9      	mov	r9, r7
 80092e4:	220a      	movs	r2, #10
 80092e6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80092e8:	7805      	ldrb	r5, [r0, #0]
 80092ea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80092ee:	b2d9      	uxtb	r1, r3
 80092f0:	2909      	cmp	r1, #9
 80092f2:	d928      	bls.n	8009346 <_strtod_l+0x1a6>
 80092f4:	494f      	ldr	r1, [pc, #316]	@ (8009434 <_strtod_l+0x294>)
 80092f6:	2201      	movs	r2, #1
 80092f8:	f001 f97a 	bl	800a5f0 <strncmp>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d032      	beq.n	8009366 <_strtod_l+0x1c6>
 8009300:	2000      	movs	r0, #0
 8009302:	462a      	mov	r2, r5
 8009304:	900a      	str	r0, [sp, #40]	@ 0x28
 8009306:	464d      	mov	r5, r9
 8009308:	4603      	mov	r3, r0
 800930a:	2a65      	cmp	r2, #101	@ 0x65
 800930c:	d001      	beq.n	8009312 <_strtod_l+0x172>
 800930e:	2a45      	cmp	r2, #69	@ 0x45
 8009310:	d114      	bne.n	800933c <_strtod_l+0x19c>
 8009312:	b91d      	cbnz	r5, 800931c <_strtod_l+0x17c>
 8009314:	9a08      	ldr	r2, [sp, #32]
 8009316:	4302      	orrs	r2, r0
 8009318:	d096      	beq.n	8009248 <_strtod_l+0xa8>
 800931a:	2500      	movs	r5, #0
 800931c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800931e:	1c62      	adds	r2, r4, #1
 8009320:	9219      	str	r2, [sp, #100]	@ 0x64
 8009322:	7862      	ldrb	r2, [r4, #1]
 8009324:	2a2b      	cmp	r2, #43	@ 0x2b
 8009326:	d07a      	beq.n	800941e <_strtod_l+0x27e>
 8009328:	2a2d      	cmp	r2, #45	@ 0x2d
 800932a:	d07e      	beq.n	800942a <_strtod_l+0x28a>
 800932c:	f04f 0c00 	mov.w	ip, #0
 8009330:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009334:	2909      	cmp	r1, #9
 8009336:	f240 8085 	bls.w	8009444 <_strtod_l+0x2a4>
 800933a:	9419      	str	r4, [sp, #100]	@ 0x64
 800933c:	f04f 0800 	mov.w	r8, #0
 8009340:	e0a5      	b.n	800948e <_strtod_l+0x2ee>
 8009342:	2300      	movs	r3, #0
 8009344:	e7c8      	b.n	80092d8 <_strtod_l+0x138>
 8009346:	f1b9 0f08 	cmp.w	r9, #8
 800934a:	bfd8      	it	le
 800934c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800934e:	f100 0001 	add.w	r0, r0, #1
 8009352:	bfda      	itte	le
 8009354:	fb02 3301 	mlale	r3, r2, r1, r3
 8009358:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800935a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800935e:	f109 0901 	add.w	r9, r9, #1
 8009362:	9019      	str	r0, [sp, #100]	@ 0x64
 8009364:	e7bf      	b.n	80092e6 <_strtod_l+0x146>
 8009366:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009368:	1c5a      	adds	r2, r3, #1
 800936a:	9219      	str	r2, [sp, #100]	@ 0x64
 800936c:	785a      	ldrb	r2, [r3, #1]
 800936e:	f1b9 0f00 	cmp.w	r9, #0
 8009372:	d03b      	beq.n	80093ec <_strtod_l+0x24c>
 8009374:	900a      	str	r0, [sp, #40]	@ 0x28
 8009376:	464d      	mov	r5, r9
 8009378:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800937c:	2b09      	cmp	r3, #9
 800937e:	d912      	bls.n	80093a6 <_strtod_l+0x206>
 8009380:	2301      	movs	r3, #1
 8009382:	e7c2      	b.n	800930a <_strtod_l+0x16a>
 8009384:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009386:	1c5a      	adds	r2, r3, #1
 8009388:	9219      	str	r2, [sp, #100]	@ 0x64
 800938a:	785a      	ldrb	r2, [r3, #1]
 800938c:	3001      	adds	r0, #1
 800938e:	2a30      	cmp	r2, #48	@ 0x30
 8009390:	d0f8      	beq.n	8009384 <_strtod_l+0x1e4>
 8009392:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009396:	2b08      	cmp	r3, #8
 8009398:	f200 84d2 	bhi.w	8009d40 <_strtod_l+0xba0>
 800939c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800939e:	900a      	str	r0, [sp, #40]	@ 0x28
 80093a0:	2000      	movs	r0, #0
 80093a2:	930c      	str	r3, [sp, #48]	@ 0x30
 80093a4:	4605      	mov	r5, r0
 80093a6:	3a30      	subs	r2, #48	@ 0x30
 80093a8:	f100 0301 	add.w	r3, r0, #1
 80093ac:	d018      	beq.n	80093e0 <_strtod_l+0x240>
 80093ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093b0:	4419      	add	r1, r3
 80093b2:	910a      	str	r1, [sp, #40]	@ 0x28
 80093b4:	462e      	mov	r6, r5
 80093b6:	f04f 0e0a 	mov.w	lr, #10
 80093ba:	1c71      	adds	r1, r6, #1
 80093bc:	eba1 0c05 	sub.w	ip, r1, r5
 80093c0:	4563      	cmp	r3, ip
 80093c2:	dc15      	bgt.n	80093f0 <_strtod_l+0x250>
 80093c4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80093c8:	182b      	adds	r3, r5, r0
 80093ca:	2b08      	cmp	r3, #8
 80093cc:	f105 0501 	add.w	r5, r5, #1
 80093d0:	4405      	add	r5, r0
 80093d2:	dc1a      	bgt.n	800940a <_strtod_l+0x26a>
 80093d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093d6:	230a      	movs	r3, #10
 80093d8:	fb03 2301 	mla	r3, r3, r1, r2
 80093dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093de:	2300      	movs	r3, #0
 80093e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80093e2:	1c51      	adds	r1, r2, #1
 80093e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80093e6:	7852      	ldrb	r2, [r2, #1]
 80093e8:	4618      	mov	r0, r3
 80093ea:	e7c5      	b.n	8009378 <_strtod_l+0x1d8>
 80093ec:	4648      	mov	r0, r9
 80093ee:	e7ce      	b.n	800938e <_strtod_l+0x1ee>
 80093f0:	2e08      	cmp	r6, #8
 80093f2:	dc05      	bgt.n	8009400 <_strtod_l+0x260>
 80093f4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80093f6:	fb0e f606 	mul.w	r6, lr, r6
 80093fa:	960b      	str	r6, [sp, #44]	@ 0x2c
 80093fc:	460e      	mov	r6, r1
 80093fe:	e7dc      	b.n	80093ba <_strtod_l+0x21a>
 8009400:	2910      	cmp	r1, #16
 8009402:	bfd8      	it	le
 8009404:	fb0e f707 	mulle.w	r7, lr, r7
 8009408:	e7f8      	b.n	80093fc <_strtod_l+0x25c>
 800940a:	2b0f      	cmp	r3, #15
 800940c:	bfdc      	itt	le
 800940e:	230a      	movle	r3, #10
 8009410:	fb03 2707 	mlale	r7, r3, r7, r2
 8009414:	e7e3      	b.n	80093de <_strtod_l+0x23e>
 8009416:	2300      	movs	r3, #0
 8009418:	930a      	str	r3, [sp, #40]	@ 0x28
 800941a:	2301      	movs	r3, #1
 800941c:	e77a      	b.n	8009314 <_strtod_l+0x174>
 800941e:	f04f 0c00 	mov.w	ip, #0
 8009422:	1ca2      	adds	r2, r4, #2
 8009424:	9219      	str	r2, [sp, #100]	@ 0x64
 8009426:	78a2      	ldrb	r2, [r4, #2]
 8009428:	e782      	b.n	8009330 <_strtod_l+0x190>
 800942a:	f04f 0c01 	mov.w	ip, #1
 800942e:	e7f8      	b.n	8009422 <_strtod_l+0x282>
 8009430:	0800b454 	.word	0x0800b454
 8009434:	0800b28b 	.word	0x0800b28b
 8009438:	7ff00000 	.word	0x7ff00000
 800943c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800943e:	1c51      	adds	r1, r2, #1
 8009440:	9119      	str	r1, [sp, #100]	@ 0x64
 8009442:	7852      	ldrb	r2, [r2, #1]
 8009444:	2a30      	cmp	r2, #48	@ 0x30
 8009446:	d0f9      	beq.n	800943c <_strtod_l+0x29c>
 8009448:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800944c:	2908      	cmp	r1, #8
 800944e:	f63f af75 	bhi.w	800933c <_strtod_l+0x19c>
 8009452:	3a30      	subs	r2, #48	@ 0x30
 8009454:	9209      	str	r2, [sp, #36]	@ 0x24
 8009456:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009458:	920f      	str	r2, [sp, #60]	@ 0x3c
 800945a:	f04f 080a 	mov.w	r8, #10
 800945e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009460:	1c56      	adds	r6, r2, #1
 8009462:	9619      	str	r6, [sp, #100]	@ 0x64
 8009464:	7852      	ldrb	r2, [r2, #1]
 8009466:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800946a:	f1be 0f09 	cmp.w	lr, #9
 800946e:	d939      	bls.n	80094e4 <_strtod_l+0x344>
 8009470:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009472:	1a76      	subs	r6, r6, r1
 8009474:	2e08      	cmp	r6, #8
 8009476:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800947a:	dc03      	bgt.n	8009484 <_strtod_l+0x2e4>
 800947c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800947e:	4588      	cmp	r8, r1
 8009480:	bfa8      	it	ge
 8009482:	4688      	movge	r8, r1
 8009484:	f1bc 0f00 	cmp.w	ip, #0
 8009488:	d001      	beq.n	800948e <_strtod_l+0x2ee>
 800948a:	f1c8 0800 	rsb	r8, r8, #0
 800948e:	2d00      	cmp	r5, #0
 8009490:	d14e      	bne.n	8009530 <_strtod_l+0x390>
 8009492:	9908      	ldr	r1, [sp, #32]
 8009494:	4308      	orrs	r0, r1
 8009496:	f47f aebc 	bne.w	8009212 <_strtod_l+0x72>
 800949a:	2b00      	cmp	r3, #0
 800949c:	f47f aed4 	bne.w	8009248 <_strtod_l+0xa8>
 80094a0:	2a69      	cmp	r2, #105	@ 0x69
 80094a2:	d028      	beq.n	80094f6 <_strtod_l+0x356>
 80094a4:	dc25      	bgt.n	80094f2 <_strtod_l+0x352>
 80094a6:	2a49      	cmp	r2, #73	@ 0x49
 80094a8:	d025      	beq.n	80094f6 <_strtod_l+0x356>
 80094aa:	2a4e      	cmp	r2, #78	@ 0x4e
 80094ac:	f47f aecc 	bne.w	8009248 <_strtod_l+0xa8>
 80094b0:	499a      	ldr	r1, [pc, #616]	@ (800971c <_strtod_l+0x57c>)
 80094b2:	a819      	add	r0, sp, #100	@ 0x64
 80094b4:	f001 fba4 	bl	800ac00 <__match>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	f43f aec5 	beq.w	8009248 <_strtod_l+0xa8>
 80094be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	2b28      	cmp	r3, #40	@ 0x28
 80094c4:	d12e      	bne.n	8009524 <_strtod_l+0x384>
 80094c6:	4996      	ldr	r1, [pc, #600]	@ (8009720 <_strtod_l+0x580>)
 80094c8:	aa1c      	add	r2, sp, #112	@ 0x70
 80094ca:	a819      	add	r0, sp, #100	@ 0x64
 80094cc:	f001 fbac 	bl	800ac28 <__hexnan>
 80094d0:	2805      	cmp	r0, #5
 80094d2:	d127      	bne.n	8009524 <_strtod_l+0x384>
 80094d4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80094d6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80094da:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80094de:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80094e2:	e696      	b.n	8009212 <_strtod_l+0x72>
 80094e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80094e6:	fb08 2101 	mla	r1, r8, r1, r2
 80094ea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80094ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80094f0:	e7b5      	b.n	800945e <_strtod_l+0x2be>
 80094f2:	2a6e      	cmp	r2, #110	@ 0x6e
 80094f4:	e7da      	b.n	80094ac <_strtod_l+0x30c>
 80094f6:	498b      	ldr	r1, [pc, #556]	@ (8009724 <_strtod_l+0x584>)
 80094f8:	a819      	add	r0, sp, #100	@ 0x64
 80094fa:	f001 fb81 	bl	800ac00 <__match>
 80094fe:	2800      	cmp	r0, #0
 8009500:	f43f aea2 	beq.w	8009248 <_strtod_l+0xa8>
 8009504:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009506:	4988      	ldr	r1, [pc, #544]	@ (8009728 <_strtod_l+0x588>)
 8009508:	3b01      	subs	r3, #1
 800950a:	a819      	add	r0, sp, #100	@ 0x64
 800950c:	9319      	str	r3, [sp, #100]	@ 0x64
 800950e:	f001 fb77 	bl	800ac00 <__match>
 8009512:	b910      	cbnz	r0, 800951a <_strtod_l+0x37a>
 8009514:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009516:	3301      	adds	r3, #1
 8009518:	9319      	str	r3, [sp, #100]	@ 0x64
 800951a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009738 <_strtod_l+0x598>
 800951e:	f04f 0a00 	mov.w	sl, #0
 8009522:	e676      	b.n	8009212 <_strtod_l+0x72>
 8009524:	4881      	ldr	r0, [pc, #516]	@ (800972c <_strtod_l+0x58c>)
 8009526:	f001 f8a7 	bl	800a678 <nan>
 800952a:	ec5b ab10 	vmov	sl, fp, d0
 800952e:	e670      	b.n	8009212 <_strtod_l+0x72>
 8009530:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009532:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009534:	eba8 0303 	sub.w	r3, r8, r3
 8009538:	f1b9 0f00 	cmp.w	r9, #0
 800953c:	bf08      	it	eq
 800953e:	46a9      	moveq	r9, r5
 8009540:	2d10      	cmp	r5, #16
 8009542:	9309      	str	r3, [sp, #36]	@ 0x24
 8009544:	462c      	mov	r4, r5
 8009546:	bfa8      	it	ge
 8009548:	2410      	movge	r4, #16
 800954a:	f7f6 fffb 	bl	8000544 <__aeabi_ui2d>
 800954e:	2d09      	cmp	r5, #9
 8009550:	4682      	mov	sl, r0
 8009552:	468b      	mov	fp, r1
 8009554:	dc13      	bgt.n	800957e <_strtod_l+0x3de>
 8009556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009558:	2b00      	cmp	r3, #0
 800955a:	f43f ae5a 	beq.w	8009212 <_strtod_l+0x72>
 800955e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009560:	dd78      	ble.n	8009654 <_strtod_l+0x4b4>
 8009562:	2b16      	cmp	r3, #22
 8009564:	dc5f      	bgt.n	8009626 <_strtod_l+0x486>
 8009566:	4972      	ldr	r1, [pc, #456]	@ (8009730 <_strtod_l+0x590>)
 8009568:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800956c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009570:	4652      	mov	r2, sl
 8009572:	465b      	mov	r3, fp
 8009574:	f7f7 f860 	bl	8000638 <__aeabi_dmul>
 8009578:	4682      	mov	sl, r0
 800957a:	468b      	mov	fp, r1
 800957c:	e649      	b.n	8009212 <_strtod_l+0x72>
 800957e:	4b6c      	ldr	r3, [pc, #432]	@ (8009730 <_strtod_l+0x590>)
 8009580:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009584:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009588:	f7f7 f856 	bl	8000638 <__aeabi_dmul>
 800958c:	4682      	mov	sl, r0
 800958e:	4638      	mov	r0, r7
 8009590:	468b      	mov	fp, r1
 8009592:	f7f6 ffd7 	bl	8000544 <__aeabi_ui2d>
 8009596:	4602      	mov	r2, r0
 8009598:	460b      	mov	r3, r1
 800959a:	4650      	mov	r0, sl
 800959c:	4659      	mov	r1, fp
 800959e:	f7f6 fe95 	bl	80002cc <__adddf3>
 80095a2:	2d0f      	cmp	r5, #15
 80095a4:	4682      	mov	sl, r0
 80095a6:	468b      	mov	fp, r1
 80095a8:	ddd5      	ble.n	8009556 <_strtod_l+0x3b6>
 80095aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ac:	1b2c      	subs	r4, r5, r4
 80095ae:	441c      	add	r4, r3
 80095b0:	2c00      	cmp	r4, #0
 80095b2:	f340 8093 	ble.w	80096dc <_strtod_l+0x53c>
 80095b6:	f014 030f 	ands.w	r3, r4, #15
 80095ba:	d00a      	beq.n	80095d2 <_strtod_l+0x432>
 80095bc:	495c      	ldr	r1, [pc, #368]	@ (8009730 <_strtod_l+0x590>)
 80095be:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80095c2:	4652      	mov	r2, sl
 80095c4:	465b      	mov	r3, fp
 80095c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095ca:	f7f7 f835 	bl	8000638 <__aeabi_dmul>
 80095ce:	4682      	mov	sl, r0
 80095d0:	468b      	mov	fp, r1
 80095d2:	f034 040f 	bics.w	r4, r4, #15
 80095d6:	d073      	beq.n	80096c0 <_strtod_l+0x520>
 80095d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80095dc:	dd49      	ble.n	8009672 <_strtod_l+0x4d2>
 80095de:	2400      	movs	r4, #0
 80095e0:	46a0      	mov	r8, r4
 80095e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80095e4:	46a1      	mov	r9, r4
 80095e6:	9a05      	ldr	r2, [sp, #20]
 80095e8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009738 <_strtod_l+0x598>
 80095ec:	2322      	movs	r3, #34	@ 0x22
 80095ee:	6013      	str	r3, [r2, #0]
 80095f0:	f04f 0a00 	mov.w	sl, #0
 80095f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f43f ae0b 	beq.w	8009212 <_strtod_l+0x72>
 80095fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095fe:	9805      	ldr	r0, [sp, #20]
 8009600:	f7ff f946 	bl	8008890 <_Bfree>
 8009604:	9805      	ldr	r0, [sp, #20]
 8009606:	4649      	mov	r1, r9
 8009608:	f7ff f942 	bl	8008890 <_Bfree>
 800960c:	9805      	ldr	r0, [sp, #20]
 800960e:	4641      	mov	r1, r8
 8009610:	f7ff f93e 	bl	8008890 <_Bfree>
 8009614:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009616:	9805      	ldr	r0, [sp, #20]
 8009618:	f7ff f93a 	bl	8008890 <_Bfree>
 800961c:	9805      	ldr	r0, [sp, #20]
 800961e:	4621      	mov	r1, r4
 8009620:	f7ff f936 	bl	8008890 <_Bfree>
 8009624:	e5f5      	b.n	8009212 <_strtod_l+0x72>
 8009626:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009628:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800962c:	4293      	cmp	r3, r2
 800962e:	dbbc      	blt.n	80095aa <_strtod_l+0x40a>
 8009630:	4c3f      	ldr	r4, [pc, #252]	@ (8009730 <_strtod_l+0x590>)
 8009632:	f1c5 050f 	rsb	r5, r5, #15
 8009636:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800963a:	4652      	mov	r2, sl
 800963c:	465b      	mov	r3, fp
 800963e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009642:	f7f6 fff9 	bl	8000638 <__aeabi_dmul>
 8009646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009648:	1b5d      	subs	r5, r3, r5
 800964a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800964e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009652:	e78f      	b.n	8009574 <_strtod_l+0x3d4>
 8009654:	3316      	adds	r3, #22
 8009656:	dba8      	blt.n	80095aa <_strtod_l+0x40a>
 8009658:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800965a:	eba3 0808 	sub.w	r8, r3, r8
 800965e:	4b34      	ldr	r3, [pc, #208]	@ (8009730 <_strtod_l+0x590>)
 8009660:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009664:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009668:	4650      	mov	r0, sl
 800966a:	4659      	mov	r1, fp
 800966c:	f7f7 f90e 	bl	800088c <__aeabi_ddiv>
 8009670:	e782      	b.n	8009578 <_strtod_l+0x3d8>
 8009672:	2300      	movs	r3, #0
 8009674:	4f2f      	ldr	r7, [pc, #188]	@ (8009734 <_strtod_l+0x594>)
 8009676:	1124      	asrs	r4, r4, #4
 8009678:	4650      	mov	r0, sl
 800967a:	4659      	mov	r1, fp
 800967c:	461e      	mov	r6, r3
 800967e:	2c01      	cmp	r4, #1
 8009680:	dc21      	bgt.n	80096c6 <_strtod_l+0x526>
 8009682:	b10b      	cbz	r3, 8009688 <_strtod_l+0x4e8>
 8009684:	4682      	mov	sl, r0
 8009686:	468b      	mov	fp, r1
 8009688:	492a      	ldr	r1, [pc, #168]	@ (8009734 <_strtod_l+0x594>)
 800968a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800968e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009692:	4652      	mov	r2, sl
 8009694:	465b      	mov	r3, fp
 8009696:	e9d1 0100 	ldrd	r0, r1, [r1]
 800969a:	f7f6 ffcd 	bl	8000638 <__aeabi_dmul>
 800969e:	4b26      	ldr	r3, [pc, #152]	@ (8009738 <_strtod_l+0x598>)
 80096a0:	460a      	mov	r2, r1
 80096a2:	400b      	ands	r3, r1
 80096a4:	4925      	ldr	r1, [pc, #148]	@ (800973c <_strtod_l+0x59c>)
 80096a6:	428b      	cmp	r3, r1
 80096a8:	4682      	mov	sl, r0
 80096aa:	d898      	bhi.n	80095de <_strtod_l+0x43e>
 80096ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80096b0:	428b      	cmp	r3, r1
 80096b2:	bf86      	itte	hi
 80096b4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009740 <_strtod_l+0x5a0>
 80096b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80096bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80096c0:	2300      	movs	r3, #0
 80096c2:	9308      	str	r3, [sp, #32]
 80096c4:	e076      	b.n	80097b4 <_strtod_l+0x614>
 80096c6:	07e2      	lsls	r2, r4, #31
 80096c8:	d504      	bpl.n	80096d4 <_strtod_l+0x534>
 80096ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096ce:	f7f6 ffb3 	bl	8000638 <__aeabi_dmul>
 80096d2:	2301      	movs	r3, #1
 80096d4:	3601      	adds	r6, #1
 80096d6:	1064      	asrs	r4, r4, #1
 80096d8:	3708      	adds	r7, #8
 80096da:	e7d0      	b.n	800967e <_strtod_l+0x4de>
 80096dc:	d0f0      	beq.n	80096c0 <_strtod_l+0x520>
 80096de:	4264      	negs	r4, r4
 80096e0:	f014 020f 	ands.w	r2, r4, #15
 80096e4:	d00a      	beq.n	80096fc <_strtod_l+0x55c>
 80096e6:	4b12      	ldr	r3, [pc, #72]	@ (8009730 <_strtod_l+0x590>)
 80096e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096ec:	4650      	mov	r0, sl
 80096ee:	4659      	mov	r1, fp
 80096f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f4:	f7f7 f8ca 	bl	800088c <__aeabi_ddiv>
 80096f8:	4682      	mov	sl, r0
 80096fa:	468b      	mov	fp, r1
 80096fc:	1124      	asrs	r4, r4, #4
 80096fe:	d0df      	beq.n	80096c0 <_strtod_l+0x520>
 8009700:	2c1f      	cmp	r4, #31
 8009702:	dd1f      	ble.n	8009744 <_strtod_l+0x5a4>
 8009704:	2400      	movs	r4, #0
 8009706:	46a0      	mov	r8, r4
 8009708:	940b      	str	r4, [sp, #44]	@ 0x2c
 800970a:	46a1      	mov	r9, r4
 800970c:	9a05      	ldr	r2, [sp, #20]
 800970e:	2322      	movs	r3, #34	@ 0x22
 8009710:	f04f 0a00 	mov.w	sl, #0
 8009714:	f04f 0b00 	mov.w	fp, #0
 8009718:	6013      	str	r3, [r2, #0]
 800971a:	e76b      	b.n	80095f4 <_strtod_l+0x454>
 800971c:	0800b179 	.word	0x0800b179
 8009720:	0800b440 	.word	0x0800b440
 8009724:	0800b171 	.word	0x0800b171
 8009728:	0800b1a8 	.word	0x0800b1a8
 800972c:	0800b2e1 	.word	0x0800b2e1
 8009730:	0800b378 	.word	0x0800b378
 8009734:	0800b350 	.word	0x0800b350
 8009738:	7ff00000 	.word	0x7ff00000
 800973c:	7ca00000 	.word	0x7ca00000
 8009740:	7fefffff 	.word	0x7fefffff
 8009744:	f014 0310 	ands.w	r3, r4, #16
 8009748:	bf18      	it	ne
 800974a:	236a      	movne	r3, #106	@ 0x6a
 800974c:	4ea9      	ldr	r6, [pc, #676]	@ (80099f4 <_strtod_l+0x854>)
 800974e:	9308      	str	r3, [sp, #32]
 8009750:	4650      	mov	r0, sl
 8009752:	4659      	mov	r1, fp
 8009754:	2300      	movs	r3, #0
 8009756:	07e7      	lsls	r7, r4, #31
 8009758:	d504      	bpl.n	8009764 <_strtod_l+0x5c4>
 800975a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800975e:	f7f6 ff6b 	bl	8000638 <__aeabi_dmul>
 8009762:	2301      	movs	r3, #1
 8009764:	1064      	asrs	r4, r4, #1
 8009766:	f106 0608 	add.w	r6, r6, #8
 800976a:	d1f4      	bne.n	8009756 <_strtod_l+0x5b6>
 800976c:	b10b      	cbz	r3, 8009772 <_strtod_l+0x5d2>
 800976e:	4682      	mov	sl, r0
 8009770:	468b      	mov	fp, r1
 8009772:	9b08      	ldr	r3, [sp, #32]
 8009774:	b1b3      	cbz	r3, 80097a4 <_strtod_l+0x604>
 8009776:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800977a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800977e:	2b00      	cmp	r3, #0
 8009780:	4659      	mov	r1, fp
 8009782:	dd0f      	ble.n	80097a4 <_strtod_l+0x604>
 8009784:	2b1f      	cmp	r3, #31
 8009786:	dd56      	ble.n	8009836 <_strtod_l+0x696>
 8009788:	2b34      	cmp	r3, #52	@ 0x34
 800978a:	bfde      	ittt	le
 800978c:	f04f 33ff 	movle.w	r3, #4294967295
 8009790:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009794:	4093      	lslle	r3, r2
 8009796:	f04f 0a00 	mov.w	sl, #0
 800979a:	bfcc      	ite	gt
 800979c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80097a0:	ea03 0b01 	andle.w	fp, r3, r1
 80097a4:	2200      	movs	r2, #0
 80097a6:	2300      	movs	r3, #0
 80097a8:	4650      	mov	r0, sl
 80097aa:	4659      	mov	r1, fp
 80097ac:	f7f7 f9ac 	bl	8000b08 <__aeabi_dcmpeq>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d1a7      	bne.n	8009704 <_strtod_l+0x564>
 80097b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097b6:	9300      	str	r3, [sp, #0]
 80097b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80097ba:	9805      	ldr	r0, [sp, #20]
 80097bc:	462b      	mov	r3, r5
 80097be:	464a      	mov	r2, r9
 80097c0:	f7ff f8ce 	bl	8008960 <__s2b>
 80097c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80097c6:	2800      	cmp	r0, #0
 80097c8:	f43f af09 	beq.w	80095de <_strtod_l+0x43e>
 80097cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097d0:	2a00      	cmp	r2, #0
 80097d2:	eba3 0308 	sub.w	r3, r3, r8
 80097d6:	bfa8      	it	ge
 80097d8:	2300      	movge	r3, #0
 80097da:	9312      	str	r3, [sp, #72]	@ 0x48
 80097dc:	2400      	movs	r4, #0
 80097de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80097e2:	9316      	str	r3, [sp, #88]	@ 0x58
 80097e4:	46a0      	mov	r8, r4
 80097e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097e8:	9805      	ldr	r0, [sp, #20]
 80097ea:	6859      	ldr	r1, [r3, #4]
 80097ec:	f7ff f810 	bl	8008810 <_Balloc>
 80097f0:	4681      	mov	r9, r0
 80097f2:	2800      	cmp	r0, #0
 80097f4:	f43f aef7 	beq.w	80095e6 <_strtod_l+0x446>
 80097f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097fa:	691a      	ldr	r2, [r3, #16]
 80097fc:	3202      	adds	r2, #2
 80097fe:	f103 010c 	add.w	r1, r3, #12
 8009802:	0092      	lsls	r2, r2, #2
 8009804:	300c      	adds	r0, #12
 8009806:	f7fe f894 	bl	8007932 <memcpy>
 800980a:	ec4b ab10 	vmov	d0, sl, fp
 800980e:	9805      	ldr	r0, [sp, #20]
 8009810:	aa1c      	add	r2, sp, #112	@ 0x70
 8009812:	a91b      	add	r1, sp, #108	@ 0x6c
 8009814:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009818:	f7ff fbd6 	bl	8008fc8 <__d2b>
 800981c:	901a      	str	r0, [sp, #104]	@ 0x68
 800981e:	2800      	cmp	r0, #0
 8009820:	f43f aee1 	beq.w	80095e6 <_strtod_l+0x446>
 8009824:	9805      	ldr	r0, [sp, #20]
 8009826:	2101      	movs	r1, #1
 8009828:	f7ff f930 	bl	8008a8c <__i2b>
 800982c:	4680      	mov	r8, r0
 800982e:	b948      	cbnz	r0, 8009844 <_strtod_l+0x6a4>
 8009830:	f04f 0800 	mov.w	r8, #0
 8009834:	e6d7      	b.n	80095e6 <_strtod_l+0x446>
 8009836:	f04f 32ff 	mov.w	r2, #4294967295
 800983a:	fa02 f303 	lsl.w	r3, r2, r3
 800983e:	ea03 0a0a 	and.w	sl, r3, sl
 8009842:	e7af      	b.n	80097a4 <_strtod_l+0x604>
 8009844:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009846:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009848:	2d00      	cmp	r5, #0
 800984a:	bfab      	itete	ge
 800984c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800984e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009850:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009852:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009854:	bfac      	ite	ge
 8009856:	18ef      	addge	r7, r5, r3
 8009858:	1b5e      	sublt	r6, r3, r5
 800985a:	9b08      	ldr	r3, [sp, #32]
 800985c:	1aed      	subs	r5, r5, r3
 800985e:	4415      	add	r5, r2
 8009860:	4b65      	ldr	r3, [pc, #404]	@ (80099f8 <_strtod_l+0x858>)
 8009862:	3d01      	subs	r5, #1
 8009864:	429d      	cmp	r5, r3
 8009866:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800986a:	da50      	bge.n	800990e <_strtod_l+0x76e>
 800986c:	1b5b      	subs	r3, r3, r5
 800986e:	2b1f      	cmp	r3, #31
 8009870:	eba2 0203 	sub.w	r2, r2, r3
 8009874:	f04f 0101 	mov.w	r1, #1
 8009878:	dc3d      	bgt.n	80098f6 <_strtod_l+0x756>
 800987a:	fa01 f303 	lsl.w	r3, r1, r3
 800987e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009880:	2300      	movs	r3, #0
 8009882:	9310      	str	r3, [sp, #64]	@ 0x40
 8009884:	18bd      	adds	r5, r7, r2
 8009886:	9b08      	ldr	r3, [sp, #32]
 8009888:	42af      	cmp	r7, r5
 800988a:	4416      	add	r6, r2
 800988c:	441e      	add	r6, r3
 800988e:	463b      	mov	r3, r7
 8009890:	bfa8      	it	ge
 8009892:	462b      	movge	r3, r5
 8009894:	42b3      	cmp	r3, r6
 8009896:	bfa8      	it	ge
 8009898:	4633      	movge	r3, r6
 800989a:	2b00      	cmp	r3, #0
 800989c:	bfc2      	ittt	gt
 800989e:	1aed      	subgt	r5, r5, r3
 80098a0:	1af6      	subgt	r6, r6, r3
 80098a2:	1aff      	subgt	r7, r7, r3
 80098a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	dd16      	ble.n	80098d8 <_strtod_l+0x738>
 80098aa:	4641      	mov	r1, r8
 80098ac:	9805      	ldr	r0, [sp, #20]
 80098ae:	461a      	mov	r2, r3
 80098b0:	f7ff f9a4 	bl	8008bfc <__pow5mult>
 80098b4:	4680      	mov	r8, r0
 80098b6:	2800      	cmp	r0, #0
 80098b8:	d0ba      	beq.n	8009830 <_strtod_l+0x690>
 80098ba:	4601      	mov	r1, r0
 80098bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098be:	9805      	ldr	r0, [sp, #20]
 80098c0:	f7ff f8fa 	bl	8008ab8 <__multiply>
 80098c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80098c6:	2800      	cmp	r0, #0
 80098c8:	f43f ae8d 	beq.w	80095e6 <_strtod_l+0x446>
 80098cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098ce:	9805      	ldr	r0, [sp, #20]
 80098d0:	f7fe ffde 	bl	8008890 <_Bfree>
 80098d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80098d8:	2d00      	cmp	r5, #0
 80098da:	dc1d      	bgt.n	8009918 <_strtod_l+0x778>
 80098dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098de:	2b00      	cmp	r3, #0
 80098e0:	dd23      	ble.n	800992a <_strtod_l+0x78a>
 80098e2:	4649      	mov	r1, r9
 80098e4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80098e6:	9805      	ldr	r0, [sp, #20]
 80098e8:	f7ff f988 	bl	8008bfc <__pow5mult>
 80098ec:	4681      	mov	r9, r0
 80098ee:	b9e0      	cbnz	r0, 800992a <_strtod_l+0x78a>
 80098f0:	f04f 0900 	mov.w	r9, #0
 80098f4:	e677      	b.n	80095e6 <_strtod_l+0x446>
 80098f6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80098fa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80098fe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009902:	35e2      	adds	r5, #226	@ 0xe2
 8009904:	fa01 f305 	lsl.w	r3, r1, r5
 8009908:	9310      	str	r3, [sp, #64]	@ 0x40
 800990a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800990c:	e7ba      	b.n	8009884 <_strtod_l+0x6e4>
 800990e:	2300      	movs	r3, #0
 8009910:	9310      	str	r3, [sp, #64]	@ 0x40
 8009912:	2301      	movs	r3, #1
 8009914:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009916:	e7b5      	b.n	8009884 <_strtod_l+0x6e4>
 8009918:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800991a:	9805      	ldr	r0, [sp, #20]
 800991c:	462a      	mov	r2, r5
 800991e:	f7ff f9c7 	bl	8008cb0 <__lshift>
 8009922:	901a      	str	r0, [sp, #104]	@ 0x68
 8009924:	2800      	cmp	r0, #0
 8009926:	d1d9      	bne.n	80098dc <_strtod_l+0x73c>
 8009928:	e65d      	b.n	80095e6 <_strtod_l+0x446>
 800992a:	2e00      	cmp	r6, #0
 800992c:	dd07      	ble.n	800993e <_strtod_l+0x79e>
 800992e:	4649      	mov	r1, r9
 8009930:	9805      	ldr	r0, [sp, #20]
 8009932:	4632      	mov	r2, r6
 8009934:	f7ff f9bc 	bl	8008cb0 <__lshift>
 8009938:	4681      	mov	r9, r0
 800993a:	2800      	cmp	r0, #0
 800993c:	d0d8      	beq.n	80098f0 <_strtod_l+0x750>
 800993e:	2f00      	cmp	r7, #0
 8009940:	dd08      	ble.n	8009954 <_strtod_l+0x7b4>
 8009942:	4641      	mov	r1, r8
 8009944:	9805      	ldr	r0, [sp, #20]
 8009946:	463a      	mov	r2, r7
 8009948:	f7ff f9b2 	bl	8008cb0 <__lshift>
 800994c:	4680      	mov	r8, r0
 800994e:	2800      	cmp	r0, #0
 8009950:	f43f ae49 	beq.w	80095e6 <_strtod_l+0x446>
 8009954:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009956:	9805      	ldr	r0, [sp, #20]
 8009958:	464a      	mov	r2, r9
 800995a:	f7ff fa31 	bl	8008dc0 <__mdiff>
 800995e:	4604      	mov	r4, r0
 8009960:	2800      	cmp	r0, #0
 8009962:	f43f ae40 	beq.w	80095e6 <_strtod_l+0x446>
 8009966:	68c3      	ldr	r3, [r0, #12]
 8009968:	930f      	str	r3, [sp, #60]	@ 0x3c
 800996a:	2300      	movs	r3, #0
 800996c:	60c3      	str	r3, [r0, #12]
 800996e:	4641      	mov	r1, r8
 8009970:	f7ff fa0a 	bl	8008d88 <__mcmp>
 8009974:	2800      	cmp	r0, #0
 8009976:	da45      	bge.n	8009a04 <_strtod_l+0x864>
 8009978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800997a:	ea53 030a 	orrs.w	r3, r3, sl
 800997e:	d16b      	bne.n	8009a58 <_strtod_l+0x8b8>
 8009980:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009984:	2b00      	cmp	r3, #0
 8009986:	d167      	bne.n	8009a58 <_strtod_l+0x8b8>
 8009988:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800998c:	0d1b      	lsrs	r3, r3, #20
 800998e:	051b      	lsls	r3, r3, #20
 8009990:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009994:	d960      	bls.n	8009a58 <_strtod_l+0x8b8>
 8009996:	6963      	ldr	r3, [r4, #20]
 8009998:	b913      	cbnz	r3, 80099a0 <_strtod_l+0x800>
 800999a:	6923      	ldr	r3, [r4, #16]
 800999c:	2b01      	cmp	r3, #1
 800999e:	dd5b      	ble.n	8009a58 <_strtod_l+0x8b8>
 80099a0:	4621      	mov	r1, r4
 80099a2:	2201      	movs	r2, #1
 80099a4:	9805      	ldr	r0, [sp, #20]
 80099a6:	f7ff f983 	bl	8008cb0 <__lshift>
 80099aa:	4641      	mov	r1, r8
 80099ac:	4604      	mov	r4, r0
 80099ae:	f7ff f9eb 	bl	8008d88 <__mcmp>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	dd50      	ble.n	8009a58 <_strtod_l+0x8b8>
 80099b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80099ba:	9a08      	ldr	r2, [sp, #32]
 80099bc:	0d1b      	lsrs	r3, r3, #20
 80099be:	051b      	lsls	r3, r3, #20
 80099c0:	2a00      	cmp	r2, #0
 80099c2:	d06a      	beq.n	8009a9a <_strtod_l+0x8fa>
 80099c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80099c8:	d867      	bhi.n	8009a9a <_strtod_l+0x8fa>
 80099ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80099ce:	f67f ae9d 	bls.w	800970c <_strtod_l+0x56c>
 80099d2:	4b0a      	ldr	r3, [pc, #40]	@ (80099fc <_strtod_l+0x85c>)
 80099d4:	4650      	mov	r0, sl
 80099d6:	4659      	mov	r1, fp
 80099d8:	2200      	movs	r2, #0
 80099da:	f7f6 fe2d 	bl	8000638 <__aeabi_dmul>
 80099de:	4b08      	ldr	r3, [pc, #32]	@ (8009a00 <_strtod_l+0x860>)
 80099e0:	400b      	ands	r3, r1
 80099e2:	4682      	mov	sl, r0
 80099e4:	468b      	mov	fp, r1
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	f47f ae08 	bne.w	80095fc <_strtod_l+0x45c>
 80099ec:	9a05      	ldr	r2, [sp, #20]
 80099ee:	2322      	movs	r3, #34	@ 0x22
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	e603      	b.n	80095fc <_strtod_l+0x45c>
 80099f4:	0800b468 	.word	0x0800b468
 80099f8:	fffffc02 	.word	0xfffffc02
 80099fc:	39500000 	.word	0x39500000
 8009a00:	7ff00000 	.word	0x7ff00000
 8009a04:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009a08:	d165      	bne.n	8009ad6 <_strtod_l+0x936>
 8009a0a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009a0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a10:	b35a      	cbz	r2, 8009a6a <_strtod_l+0x8ca>
 8009a12:	4a9f      	ldr	r2, [pc, #636]	@ (8009c90 <_strtod_l+0xaf0>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d12b      	bne.n	8009a70 <_strtod_l+0x8d0>
 8009a18:	9b08      	ldr	r3, [sp, #32]
 8009a1a:	4651      	mov	r1, sl
 8009a1c:	b303      	cbz	r3, 8009a60 <_strtod_l+0x8c0>
 8009a1e:	4b9d      	ldr	r3, [pc, #628]	@ (8009c94 <_strtod_l+0xaf4>)
 8009a20:	465a      	mov	r2, fp
 8009a22:	4013      	ands	r3, r2
 8009a24:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009a28:	f04f 32ff 	mov.w	r2, #4294967295
 8009a2c:	d81b      	bhi.n	8009a66 <_strtod_l+0x8c6>
 8009a2e:	0d1b      	lsrs	r3, r3, #20
 8009a30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009a34:	fa02 f303 	lsl.w	r3, r2, r3
 8009a38:	4299      	cmp	r1, r3
 8009a3a:	d119      	bne.n	8009a70 <_strtod_l+0x8d0>
 8009a3c:	4b96      	ldr	r3, [pc, #600]	@ (8009c98 <_strtod_l+0xaf8>)
 8009a3e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d102      	bne.n	8009a4a <_strtod_l+0x8aa>
 8009a44:	3101      	adds	r1, #1
 8009a46:	f43f adce 	beq.w	80095e6 <_strtod_l+0x446>
 8009a4a:	4b92      	ldr	r3, [pc, #584]	@ (8009c94 <_strtod_l+0xaf4>)
 8009a4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a4e:	401a      	ands	r2, r3
 8009a50:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009a54:	f04f 0a00 	mov.w	sl, #0
 8009a58:	9b08      	ldr	r3, [sp, #32]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1b9      	bne.n	80099d2 <_strtod_l+0x832>
 8009a5e:	e5cd      	b.n	80095fc <_strtod_l+0x45c>
 8009a60:	f04f 33ff 	mov.w	r3, #4294967295
 8009a64:	e7e8      	b.n	8009a38 <_strtod_l+0x898>
 8009a66:	4613      	mov	r3, r2
 8009a68:	e7e6      	b.n	8009a38 <_strtod_l+0x898>
 8009a6a:	ea53 030a 	orrs.w	r3, r3, sl
 8009a6e:	d0a2      	beq.n	80099b6 <_strtod_l+0x816>
 8009a70:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a72:	b1db      	cbz	r3, 8009aac <_strtod_l+0x90c>
 8009a74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a76:	4213      	tst	r3, r2
 8009a78:	d0ee      	beq.n	8009a58 <_strtod_l+0x8b8>
 8009a7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a7c:	9a08      	ldr	r2, [sp, #32]
 8009a7e:	4650      	mov	r0, sl
 8009a80:	4659      	mov	r1, fp
 8009a82:	b1bb      	cbz	r3, 8009ab4 <_strtod_l+0x914>
 8009a84:	f7ff fb6e 	bl	8009164 <sulp>
 8009a88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a8c:	ec53 2b10 	vmov	r2, r3, d0
 8009a90:	f7f6 fc1c 	bl	80002cc <__adddf3>
 8009a94:	4682      	mov	sl, r0
 8009a96:	468b      	mov	fp, r1
 8009a98:	e7de      	b.n	8009a58 <_strtod_l+0x8b8>
 8009a9a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009a9e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009aa2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009aa6:	f04f 3aff 	mov.w	sl, #4294967295
 8009aaa:	e7d5      	b.n	8009a58 <_strtod_l+0x8b8>
 8009aac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009aae:	ea13 0f0a 	tst.w	r3, sl
 8009ab2:	e7e1      	b.n	8009a78 <_strtod_l+0x8d8>
 8009ab4:	f7ff fb56 	bl	8009164 <sulp>
 8009ab8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009abc:	ec53 2b10 	vmov	r2, r3, d0
 8009ac0:	f7f6 fc02 	bl	80002c8 <__aeabi_dsub>
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	4682      	mov	sl, r0
 8009aca:	468b      	mov	fp, r1
 8009acc:	f7f7 f81c 	bl	8000b08 <__aeabi_dcmpeq>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	d0c1      	beq.n	8009a58 <_strtod_l+0x8b8>
 8009ad4:	e61a      	b.n	800970c <_strtod_l+0x56c>
 8009ad6:	4641      	mov	r1, r8
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f7ff facd 	bl	8009078 <__ratio>
 8009ade:	ec57 6b10 	vmov	r6, r7, d0
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009ae8:	4630      	mov	r0, r6
 8009aea:	4639      	mov	r1, r7
 8009aec:	f7f7 f820 	bl	8000b30 <__aeabi_dcmple>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d06f      	beq.n	8009bd4 <_strtod_l+0xa34>
 8009af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d17a      	bne.n	8009bf0 <_strtod_l+0xa50>
 8009afa:	f1ba 0f00 	cmp.w	sl, #0
 8009afe:	d158      	bne.n	8009bb2 <_strtod_l+0xa12>
 8009b00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d15a      	bne.n	8009bc0 <_strtod_l+0xa20>
 8009b0a:	4b64      	ldr	r3, [pc, #400]	@ (8009c9c <_strtod_l+0xafc>)
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	4630      	mov	r0, r6
 8009b10:	4639      	mov	r1, r7
 8009b12:	f7f7 f803 	bl	8000b1c <__aeabi_dcmplt>
 8009b16:	2800      	cmp	r0, #0
 8009b18:	d159      	bne.n	8009bce <_strtod_l+0xa2e>
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	4639      	mov	r1, r7
 8009b1e:	4b60      	ldr	r3, [pc, #384]	@ (8009ca0 <_strtod_l+0xb00>)
 8009b20:	2200      	movs	r2, #0
 8009b22:	f7f6 fd89 	bl	8000638 <__aeabi_dmul>
 8009b26:	4606      	mov	r6, r0
 8009b28:	460f      	mov	r7, r1
 8009b2a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009b2e:	9606      	str	r6, [sp, #24]
 8009b30:	9307      	str	r3, [sp, #28]
 8009b32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b36:	4d57      	ldr	r5, [pc, #348]	@ (8009c94 <_strtod_l+0xaf4>)
 8009b38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009b3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b3e:	401d      	ands	r5, r3
 8009b40:	4b58      	ldr	r3, [pc, #352]	@ (8009ca4 <_strtod_l+0xb04>)
 8009b42:	429d      	cmp	r5, r3
 8009b44:	f040 80b2 	bne.w	8009cac <_strtod_l+0xb0c>
 8009b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b4a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009b4e:	ec4b ab10 	vmov	d0, sl, fp
 8009b52:	f7ff f9c9 	bl	8008ee8 <__ulp>
 8009b56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b5a:	ec51 0b10 	vmov	r0, r1, d0
 8009b5e:	f7f6 fd6b 	bl	8000638 <__aeabi_dmul>
 8009b62:	4652      	mov	r2, sl
 8009b64:	465b      	mov	r3, fp
 8009b66:	f7f6 fbb1 	bl	80002cc <__adddf3>
 8009b6a:	460b      	mov	r3, r1
 8009b6c:	4949      	ldr	r1, [pc, #292]	@ (8009c94 <_strtod_l+0xaf4>)
 8009b6e:	4a4e      	ldr	r2, [pc, #312]	@ (8009ca8 <_strtod_l+0xb08>)
 8009b70:	4019      	ands	r1, r3
 8009b72:	4291      	cmp	r1, r2
 8009b74:	4682      	mov	sl, r0
 8009b76:	d942      	bls.n	8009bfe <_strtod_l+0xa5e>
 8009b78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b7a:	4b47      	ldr	r3, [pc, #284]	@ (8009c98 <_strtod_l+0xaf8>)
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d103      	bne.n	8009b88 <_strtod_l+0x9e8>
 8009b80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b82:	3301      	adds	r3, #1
 8009b84:	f43f ad2f 	beq.w	80095e6 <_strtod_l+0x446>
 8009b88:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009c98 <_strtod_l+0xaf8>
 8009b8c:	f04f 3aff 	mov.w	sl, #4294967295
 8009b90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b92:	9805      	ldr	r0, [sp, #20]
 8009b94:	f7fe fe7c 	bl	8008890 <_Bfree>
 8009b98:	9805      	ldr	r0, [sp, #20]
 8009b9a:	4649      	mov	r1, r9
 8009b9c:	f7fe fe78 	bl	8008890 <_Bfree>
 8009ba0:	9805      	ldr	r0, [sp, #20]
 8009ba2:	4641      	mov	r1, r8
 8009ba4:	f7fe fe74 	bl	8008890 <_Bfree>
 8009ba8:	9805      	ldr	r0, [sp, #20]
 8009baa:	4621      	mov	r1, r4
 8009bac:	f7fe fe70 	bl	8008890 <_Bfree>
 8009bb0:	e619      	b.n	80097e6 <_strtod_l+0x646>
 8009bb2:	f1ba 0f01 	cmp.w	sl, #1
 8009bb6:	d103      	bne.n	8009bc0 <_strtod_l+0xa20>
 8009bb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	f43f ada6 	beq.w	800970c <_strtod_l+0x56c>
 8009bc0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009c70 <_strtod_l+0xad0>
 8009bc4:	4f35      	ldr	r7, [pc, #212]	@ (8009c9c <_strtod_l+0xafc>)
 8009bc6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009bca:	2600      	movs	r6, #0
 8009bcc:	e7b1      	b.n	8009b32 <_strtod_l+0x992>
 8009bce:	4f34      	ldr	r7, [pc, #208]	@ (8009ca0 <_strtod_l+0xb00>)
 8009bd0:	2600      	movs	r6, #0
 8009bd2:	e7aa      	b.n	8009b2a <_strtod_l+0x98a>
 8009bd4:	4b32      	ldr	r3, [pc, #200]	@ (8009ca0 <_strtod_l+0xb00>)
 8009bd6:	4630      	mov	r0, r6
 8009bd8:	4639      	mov	r1, r7
 8009bda:	2200      	movs	r2, #0
 8009bdc:	f7f6 fd2c 	bl	8000638 <__aeabi_dmul>
 8009be0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009be2:	4606      	mov	r6, r0
 8009be4:	460f      	mov	r7, r1
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d09f      	beq.n	8009b2a <_strtod_l+0x98a>
 8009bea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009bee:	e7a0      	b.n	8009b32 <_strtod_l+0x992>
 8009bf0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009c78 <_strtod_l+0xad8>
 8009bf4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009bf8:	ec57 6b17 	vmov	r6, r7, d7
 8009bfc:	e799      	b.n	8009b32 <_strtod_l+0x992>
 8009bfe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009c02:	9b08      	ldr	r3, [sp, #32]
 8009c04:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d1c1      	bne.n	8009b90 <_strtod_l+0x9f0>
 8009c0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c10:	0d1b      	lsrs	r3, r3, #20
 8009c12:	051b      	lsls	r3, r3, #20
 8009c14:	429d      	cmp	r5, r3
 8009c16:	d1bb      	bne.n	8009b90 <_strtod_l+0x9f0>
 8009c18:	4630      	mov	r0, r6
 8009c1a:	4639      	mov	r1, r7
 8009c1c:	f7f7 f86c 	bl	8000cf8 <__aeabi_d2lz>
 8009c20:	f7f6 fcdc 	bl	80005dc <__aeabi_l2d>
 8009c24:	4602      	mov	r2, r0
 8009c26:	460b      	mov	r3, r1
 8009c28:	4630      	mov	r0, r6
 8009c2a:	4639      	mov	r1, r7
 8009c2c:	f7f6 fb4c 	bl	80002c8 <__aeabi_dsub>
 8009c30:	460b      	mov	r3, r1
 8009c32:	4602      	mov	r2, r0
 8009c34:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009c38:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009c3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c3e:	ea46 060a 	orr.w	r6, r6, sl
 8009c42:	431e      	orrs	r6, r3
 8009c44:	d06f      	beq.n	8009d26 <_strtod_l+0xb86>
 8009c46:	a30e      	add	r3, pc, #56	@ (adr r3, 8009c80 <_strtod_l+0xae0>)
 8009c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c4c:	f7f6 ff66 	bl	8000b1c <__aeabi_dcmplt>
 8009c50:	2800      	cmp	r0, #0
 8009c52:	f47f acd3 	bne.w	80095fc <_strtod_l+0x45c>
 8009c56:	a30c      	add	r3, pc, #48	@ (adr r3, 8009c88 <_strtod_l+0xae8>)
 8009c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c60:	f7f6 ff7a 	bl	8000b58 <__aeabi_dcmpgt>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	d093      	beq.n	8009b90 <_strtod_l+0x9f0>
 8009c68:	e4c8      	b.n	80095fc <_strtod_l+0x45c>
 8009c6a:	bf00      	nop
 8009c6c:	f3af 8000 	nop.w
 8009c70:	00000000 	.word	0x00000000
 8009c74:	bff00000 	.word	0xbff00000
 8009c78:	00000000 	.word	0x00000000
 8009c7c:	3ff00000 	.word	0x3ff00000
 8009c80:	94a03595 	.word	0x94a03595
 8009c84:	3fdfffff 	.word	0x3fdfffff
 8009c88:	35afe535 	.word	0x35afe535
 8009c8c:	3fe00000 	.word	0x3fe00000
 8009c90:	000fffff 	.word	0x000fffff
 8009c94:	7ff00000 	.word	0x7ff00000
 8009c98:	7fefffff 	.word	0x7fefffff
 8009c9c:	3ff00000 	.word	0x3ff00000
 8009ca0:	3fe00000 	.word	0x3fe00000
 8009ca4:	7fe00000 	.word	0x7fe00000
 8009ca8:	7c9fffff 	.word	0x7c9fffff
 8009cac:	9b08      	ldr	r3, [sp, #32]
 8009cae:	b323      	cbz	r3, 8009cfa <_strtod_l+0xb5a>
 8009cb0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009cb4:	d821      	bhi.n	8009cfa <_strtod_l+0xb5a>
 8009cb6:	a328      	add	r3, pc, #160	@ (adr r3, 8009d58 <_strtod_l+0xbb8>)
 8009cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	4639      	mov	r1, r7
 8009cc0:	f7f6 ff36 	bl	8000b30 <__aeabi_dcmple>
 8009cc4:	b1a0      	cbz	r0, 8009cf0 <_strtod_l+0xb50>
 8009cc6:	4639      	mov	r1, r7
 8009cc8:	4630      	mov	r0, r6
 8009cca:	f7f6 ff8d 	bl	8000be8 <__aeabi_d2uiz>
 8009cce:	2801      	cmp	r0, #1
 8009cd0:	bf38      	it	cc
 8009cd2:	2001      	movcc	r0, #1
 8009cd4:	f7f6 fc36 	bl	8000544 <__aeabi_ui2d>
 8009cd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cda:	4606      	mov	r6, r0
 8009cdc:	460f      	mov	r7, r1
 8009cde:	b9fb      	cbnz	r3, 8009d20 <_strtod_l+0xb80>
 8009ce0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ce4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009ce6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009ce8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009cec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009cf0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009cf2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009cf6:	1b5b      	subs	r3, r3, r5
 8009cf8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009cfa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009cfe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009d02:	f7ff f8f1 	bl	8008ee8 <__ulp>
 8009d06:	4650      	mov	r0, sl
 8009d08:	ec53 2b10 	vmov	r2, r3, d0
 8009d0c:	4659      	mov	r1, fp
 8009d0e:	f7f6 fc93 	bl	8000638 <__aeabi_dmul>
 8009d12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009d16:	f7f6 fad9 	bl	80002cc <__adddf3>
 8009d1a:	4682      	mov	sl, r0
 8009d1c:	468b      	mov	fp, r1
 8009d1e:	e770      	b.n	8009c02 <_strtod_l+0xa62>
 8009d20:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009d24:	e7e0      	b.n	8009ce8 <_strtod_l+0xb48>
 8009d26:	a30e      	add	r3, pc, #56	@ (adr r3, 8009d60 <_strtod_l+0xbc0>)
 8009d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2c:	f7f6 fef6 	bl	8000b1c <__aeabi_dcmplt>
 8009d30:	e798      	b.n	8009c64 <_strtod_l+0xac4>
 8009d32:	2300      	movs	r3, #0
 8009d34:	930e      	str	r3, [sp, #56]	@ 0x38
 8009d36:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009d38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d3a:	6013      	str	r3, [r2, #0]
 8009d3c:	f7ff ba6d 	b.w	800921a <_strtod_l+0x7a>
 8009d40:	2a65      	cmp	r2, #101	@ 0x65
 8009d42:	f43f ab68 	beq.w	8009416 <_strtod_l+0x276>
 8009d46:	2a45      	cmp	r2, #69	@ 0x45
 8009d48:	f43f ab65 	beq.w	8009416 <_strtod_l+0x276>
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	f7ff bba0 	b.w	8009492 <_strtod_l+0x2f2>
 8009d52:	bf00      	nop
 8009d54:	f3af 8000 	nop.w
 8009d58:	ffc00000 	.word	0xffc00000
 8009d5c:	41dfffff 	.word	0x41dfffff
 8009d60:	94a03595 	.word	0x94a03595
 8009d64:	3fcfffff 	.word	0x3fcfffff

08009d68 <_strtod_r>:
 8009d68:	4b01      	ldr	r3, [pc, #4]	@ (8009d70 <_strtod_r+0x8>)
 8009d6a:	f7ff ba19 	b.w	80091a0 <_strtod_l>
 8009d6e:	bf00      	nop
 8009d70:	20000074 	.word	0x20000074

08009d74 <_strtol_l.isra.0>:
 8009d74:	2b24      	cmp	r3, #36	@ 0x24
 8009d76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d7a:	4686      	mov	lr, r0
 8009d7c:	4690      	mov	r8, r2
 8009d7e:	d801      	bhi.n	8009d84 <_strtol_l.isra.0+0x10>
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d106      	bne.n	8009d92 <_strtol_l.isra.0+0x1e>
 8009d84:	f7fd fda8 	bl	80078d8 <__errno>
 8009d88:	2316      	movs	r3, #22
 8009d8a:	6003      	str	r3, [r0, #0]
 8009d8c:	2000      	movs	r0, #0
 8009d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d92:	4834      	ldr	r0, [pc, #208]	@ (8009e64 <_strtol_l.isra.0+0xf0>)
 8009d94:	460d      	mov	r5, r1
 8009d96:	462a      	mov	r2, r5
 8009d98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d9c:	5d06      	ldrb	r6, [r0, r4]
 8009d9e:	f016 0608 	ands.w	r6, r6, #8
 8009da2:	d1f8      	bne.n	8009d96 <_strtol_l.isra.0+0x22>
 8009da4:	2c2d      	cmp	r4, #45	@ 0x2d
 8009da6:	d110      	bne.n	8009dca <_strtol_l.isra.0+0x56>
 8009da8:	782c      	ldrb	r4, [r5, #0]
 8009daa:	2601      	movs	r6, #1
 8009dac:	1c95      	adds	r5, r2, #2
 8009dae:	f033 0210 	bics.w	r2, r3, #16
 8009db2:	d115      	bne.n	8009de0 <_strtol_l.isra.0+0x6c>
 8009db4:	2c30      	cmp	r4, #48	@ 0x30
 8009db6:	d10d      	bne.n	8009dd4 <_strtol_l.isra.0+0x60>
 8009db8:	782a      	ldrb	r2, [r5, #0]
 8009dba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009dbe:	2a58      	cmp	r2, #88	@ 0x58
 8009dc0:	d108      	bne.n	8009dd4 <_strtol_l.isra.0+0x60>
 8009dc2:	786c      	ldrb	r4, [r5, #1]
 8009dc4:	3502      	adds	r5, #2
 8009dc6:	2310      	movs	r3, #16
 8009dc8:	e00a      	b.n	8009de0 <_strtol_l.isra.0+0x6c>
 8009dca:	2c2b      	cmp	r4, #43	@ 0x2b
 8009dcc:	bf04      	itt	eq
 8009dce:	782c      	ldrbeq	r4, [r5, #0]
 8009dd0:	1c95      	addeq	r5, r2, #2
 8009dd2:	e7ec      	b.n	8009dae <_strtol_l.isra.0+0x3a>
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d1f6      	bne.n	8009dc6 <_strtol_l.isra.0+0x52>
 8009dd8:	2c30      	cmp	r4, #48	@ 0x30
 8009dda:	bf14      	ite	ne
 8009ddc:	230a      	movne	r3, #10
 8009dde:	2308      	moveq	r3, #8
 8009de0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009de4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009de8:	2200      	movs	r2, #0
 8009dea:	fbbc f9f3 	udiv	r9, ip, r3
 8009dee:	4610      	mov	r0, r2
 8009df0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009df4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009df8:	2f09      	cmp	r7, #9
 8009dfa:	d80f      	bhi.n	8009e1c <_strtol_l.isra.0+0xa8>
 8009dfc:	463c      	mov	r4, r7
 8009dfe:	42a3      	cmp	r3, r4
 8009e00:	dd1b      	ble.n	8009e3a <_strtol_l.isra.0+0xc6>
 8009e02:	1c57      	adds	r7, r2, #1
 8009e04:	d007      	beq.n	8009e16 <_strtol_l.isra.0+0xa2>
 8009e06:	4581      	cmp	r9, r0
 8009e08:	d314      	bcc.n	8009e34 <_strtol_l.isra.0+0xc0>
 8009e0a:	d101      	bne.n	8009e10 <_strtol_l.isra.0+0x9c>
 8009e0c:	45a2      	cmp	sl, r4
 8009e0e:	db11      	blt.n	8009e34 <_strtol_l.isra.0+0xc0>
 8009e10:	fb00 4003 	mla	r0, r0, r3, r4
 8009e14:	2201      	movs	r2, #1
 8009e16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e1a:	e7eb      	b.n	8009df4 <_strtol_l.isra.0+0x80>
 8009e1c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009e20:	2f19      	cmp	r7, #25
 8009e22:	d801      	bhi.n	8009e28 <_strtol_l.isra.0+0xb4>
 8009e24:	3c37      	subs	r4, #55	@ 0x37
 8009e26:	e7ea      	b.n	8009dfe <_strtol_l.isra.0+0x8a>
 8009e28:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009e2c:	2f19      	cmp	r7, #25
 8009e2e:	d804      	bhi.n	8009e3a <_strtol_l.isra.0+0xc6>
 8009e30:	3c57      	subs	r4, #87	@ 0x57
 8009e32:	e7e4      	b.n	8009dfe <_strtol_l.isra.0+0x8a>
 8009e34:	f04f 32ff 	mov.w	r2, #4294967295
 8009e38:	e7ed      	b.n	8009e16 <_strtol_l.isra.0+0xa2>
 8009e3a:	1c53      	adds	r3, r2, #1
 8009e3c:	d108      	bne.n	8009e50 <_strtol_l.isra.0+0xdc>
 8009e3e:	2322      	movs	r3, #34	@ 0x22
 8009e40:	f8ce 3000 	str.w	r3, [lr]
 8009e44:	4660      	mov	r0, ip
 8009e46:	f1b8 0f00 	cmp.w	r8, #0
 8009e4a:	d0a0      	beq.n	8009d8e <_strtol_l.isra.0+0x1a>
 8009e4c:	1e69      	subs	r1, r5, #1
 8009e4e:	e006      	b.n	8009e5e <_strtol_l.isra.0+0xea>
 8009e50:	b106      	cbz	r6, 8009e54 <_strtol_l.isra.0+0xe0>
 8009e52:	4240      	negs	r0, r0
 8009e54:	f1b8 0f00 	cmp.w	r8, #0
 8009e58:	d099      	beq.n	8009d8e <_strtol_l.isra.0+0x1a>
 8009e5a:	2a00      	cmp	r2, #0
 8009e5c:	d1f6      	bne.n	8009e4c <_strtol_l.isra.0+0xd8>
 8009e5e:	f8c8 1000 	str.w	r1, [r8]
 8009e62:	e794      	b.n	8009d8e <_strtol_l.isra.0+0x1a>
 8009e64:	0800b491 	.word	0x0800b491

08009e68 <_strtol_r>:
 8009e68:	f7ff bf84 	b.w	8009d74 <_strtol_l.isra.0>

08009e6c <__ssputs_r>:
 8009e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e70:	688e      	ldr	r6, [r1, #8]
 8009e72:	461f      	mov	r7, r3
 8009e74:	42be      	cmp	r6, r7
 8009e76:	680b      	ldr	r3, [r1, #0]
 8009e78:	4682      	mov	sl, r0
 8009e7a:	460c      	mov	r4, r1
 8009e7c:	4690      	mov	r8, r2
 8009e7e:	d82d      	bhi.n	8009edc <__ssputs_r+0x70>
 8009e80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009e88:	d026      	beq.n	8009ed8 <__ssputs_r+0x6c>
 8009e8a:	6965      	ldr	r5, [r4, #20]
 8009e8c:	6909      	ldr	r1, [r1, #16]
 8009e8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e92:	eba3 0901 	sub.w	r9, r3, r1
 8009e96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e9a:	1c7b      	adds	r3, r7, #1
 8009e9c:	444b      	add	r3, r9
 8009e9e:	106d      	asrs	r5, r5, #1
 8009ea0:	429d      	cmp	r5, r3
 8009ea2:	bf38      	it	cc
 8009ea4:	461d      	movcc	r5, r3
 8009ea6:	0553      	lsls	r3, r2, #21
 8009ea8:	d527      	bpl.n	8009efa <__ssputs_r+0x8e>
 8009eaa:	4629      	mov	r1, r5
 8009eac:	f7fe fc24 	bl	80086f8 <_malloc_r>
 8009eb0:	4606      	mov	r6, r0
 8009eb2:	b360      	cbz	r0, 8009f0e <__ssputs_r+0xa2>
 8009eb4:	6921      	ldr	r1, [r4, #16]
 8009eb6:	464a      	mov	r2, r9
 8009eb8:	f7fd fd3b 	bl	8007932 <memcpy>
 8009ebc:	89a3      	ldrh	r3, [r4, #12]
 8009ebe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ec6:	81a3      	strh	r3, [r4, #12]
 8009ec8:	6126      	str	r6, [r4, #16]
 8009eca:	6165      	str	r5, [r4, #20]
 8009ecc:	444e      	add	r6, r9
 8009ece:	eba5 0509 	sub.w	r5, r5, r9
 8009ed2:	6026      	str	r6, [r4, #0]
 8009ed4:	60a5      	str	r5, [r4, #8]
 8009ed6:	463e      	mov	r6, r7
 8009ed8:	42be      	cmp	r6, r7
 8009eda:	d900      	bls.n	8009ede <__ssputs_r+0x72>
 8009edc:	463e      	mov	r6, r7
 8009ede:	6820      	ldr	r0, [r4, #0]
 8009ee0:	4632      	mov	r2, r6
 8009ee2:	4641      	mov	r1, r8
 8009ee4:	f000 fb6a 	bl	800a5bc <memmove>
 8009ee8:	68a3      	ldr	r3, [r4, #8]
 8009eea:	1b9b      	subs	r3, r3, r6
 8009eec:	60a3      	str	r3, [r4, #8]
 8009eee:	6823      	ldr	r3, [r4, #0]
 8009ef0:	4433      	add	r3, r6
 8009ef2:	6023      	str	r3, [r4, #0]
 8009ef4:	2000      	movs	r0, #0
 8009ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009efa:	462a      	mov	r2, r5
 8009efc:	f000 ff41 	bl	800ad82 <_realloc_r>
 8009f00:	4606      	mov	r6, r0
 8009f02:	2800      	cmp	r0, #0
 8009f04:	d1e0      	bne.n	8009ec8 <__ssputs_r+0x5c>
 8009f06:	6921      	ldr	r1, [r4, #16]
 8009f08:	4650      	mov	r0, sl
 8009f0a:	f7fe fb81 	bl	8008610 <_free_r>
 8009f0e:	230c      	movs	r3, #12
 8009f10:	f8ca 3000 	str.w	r3, [sl]
 8009f14:	89a3      	ldrh	r3, [r4, #12]
 8009f16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f1a:	81a3      	strh	r3, [r4, #12]
 8009f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f20:	e7e9      	b.n	8009ef6 <__ssputs_r+0x8a>
	...

08009f24 <_svfiprintf_r>:
 8009f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f28:	4698      	mov	r8, r3
 8009f2a:	898b      	ldrh	r3, [r1, #12]
 8009f2c:	061b      	lsls	r3, r3, #24
 8009f2e:	b09d      	sub	sp, #116	@ 0x74
 8009f30:	4607      	mov	r7, r0
 8009f32:	460d      	mov	r5, r1
 8009f34:	4614      	mov	r4, r2
 8009f36:	d510      	bpl.n	8009f5a <_svfiprintf_r+0x36>
 8009f38:	690b      	ldr	r3, [r1, #16]
 8009f3a:	b973      	cbnz	r3, 8009f5a <_svfiprintf_r+0x36>
 8009f3c:	2140      	movs	r1, #64	@ 0x40
 8009f3e:	f7fe fbdb 	bl	80086f8 <_malloc_r>
 8009f42:	6028      	str	r0, [r5, #0]
 8009f44:	6128      	str	r0, [r5, #16]
 8009f46:	b930      	cbnz	r0, 8009f56 <_svfiprintf_r+0x32>
 8009f48:	230c      	movs	r3, #12
 8009f4a:	603b      	str	r3, [r7, #0]
 8009f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f50:	b01d      	add	sp, #116	@ 0x74
 8009f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f56:	2340      	movs	r3, #64	@ 0x40
 8009f58:	616b      	str	r3, [r5, #20]
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f5e:	2320      	movs	r3, #32
 8009f60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f64:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f68:	2330      	movs	r3, #48	@ 0x30
 8009f6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a108 <_svfiprintf_r+0x1e4>
 8009f6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f72:	f04f 0901 	mov.w	r9, #1
 8009f76:	4623      	mov	r3, r4
 8009f78:	469a      	mov	sl, r3
 8009f7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f7e:	b10a      	cbz	r2, 8009f84 <_svfiprintf_r+0x60>
 8009f80:	2a25      	cmp	r2, #37	@ 0x25
 8009f82:	d1f9      	bne.n	8009f78 <_svfiprintf_r+0x54>
 8009f84:	ebba 0b04 	subs.w	fp, sl, r4
 8009f88:	d00b      	beq.n	8009fa2 <_svfiprintf_r+0x7e>
 8009f8a:	465b      	mov	r3, fp
 8009f8c:	4622      	mov	r2, r4
 8009f8e:	4629      	mov	r1, r5
 8009f90:	4638      	mov	r0, r7
 8009f92:	f7ff ff6b 	bl	8009e6c <__ssputs_r>
 8009f96:	3001      	adds	r0, #1
 8009f98:	f000 80a7 	beq.w	800a0ea <_svfiprintf_r+0x1c6>
 8009f9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f9e:	445a      	add	r2, fp
 8009fa0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f000 809f 	beq.w	800a0ea <_svfiprintf_r+0x1c6>
 8009fac:	2300      	movs	r3, #0
 8009fae:	f04f 32ff 	mov.w	r2, #4294967295
 8009fb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fb6:	f10a 0a01 	add.w	sl, sl, #1
 8009fba:	9304      	str	r3, [sp, #16]
 8009fbc:	9307      	str	r3, [sp, #28]
 8009fbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fc4:	4654      	mov	r4, sl
 8009fc6:	2205      	movs	r2, #5
 8009fc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fcc:	484e      	ldr	r0, [pc, #312]	@ (800a108 <_svfiprintf_r+0x1e4>)
 8009fce:	f7f6 f91f 	bl	8000210 <memchr>
 8009fd2:	9a04      	ldr	r2, [sp, #16]
 8009fd4:	b9d8      	cbnz	r0, 800a00e <_svfiprintf_r+0xea>
 8009fd6:	06d0      	lsls	r0, r2, #27
 8009fd8:	bf44      	itt	mi
 8009fda:	2320      	movmi	r3, #32
 8009fdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fe0:	0711      	lsls	r1, r2, #28
 8009fe2:	bf44      	itt	mi
 8009fe4:	232b      	movmi	r3, #43	@ 0x2b
 8009fe6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fea:	f89a 3000 	ldrb.w	r3, [sl]
 8009fee:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ff0:	d015      	beq.n	800a01e <_svfiprintf_r+0xfa>
 8009ff2:	9a07      	ldr	r2, [sp, #28]
 8009ff4:	4654      	mov	r4, sl
 8009ff6:	2000      	movs	r0, #0
 8009ff8:	f04f 0c0a 	mov.w	ip, #10
 8009ffc:	4621      	mov	r1, r4
 8009ffe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a002:	3b30      	subs	r3, #48	@ 0x30
 800a004:	2b09      	cmp	r3, #9
 800a006:	d94b      	bls.n	800a0a0 <_svfiprintf_r+0x17c>
 800a008:	b1b0      	cbz	r0, 800a038 <_svfiprintf_r+0x114>
 800a00a:	9207      	str	r2, [sp, #28]
 800a00c:	e014      	b.n	800a038 <_svfiprintf_r+0x114>
 800a00e:	eba0 0308 	sub.w	r3, r0, r8
 800a012:	fa09 f303 	lsl.w	r3, r9, r3
 800a016:	4313      	orrs	r3, r2
 800a018:	9304      	str	r3, [sp, #16]
 800a01a:	46a2      	mov	sl, r4
 800a01c:	e7d2      	b.n	8009fc4 <_svfiprintf_r+0xa0>
 800a01e:	9b03      	ldr	r3, [sp, #12]
 800a020:	1d19      	adds	r1, r3, #4
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	9103      	str	r1, [sp, #12]
 800a026:	2b00      	cmp	r3, #0
 800a028:	bfbb      	ittet	lt
 800a02a:	425b      	neglt	r3, r3
 800a02c:	f042 0202 	orrlt.w	r2, r2, #2
 800a030:	9307      	strge	r3, [sp, #28]
 800a032:	9307      	strlt	r3, [sp, #28]
 800a034:	bfb8      	it	lt
 800a036:	9204      	strlt	r2, [sp, #16]
 800a038:	7823      	ldrb	r3, [r4, #0]
 800a03a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a03c:	d10a      	bne.n	800a054 <_svfiprintf_r+0x130>
 800a03e:	7863      	ldrb	r3, [r4, #1]
 800a040:	2b2a      	cmp	r3, #42	@ 0x2a
 800a042:	d132      	bne.n	800a0aa <_svfiprintf_r+0x186>
 800a044:	9b03      	ldr	r3, [sp, #12]
 800a046:	1d1a      	adds	r2, r3, #4
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	9203      	str	r2, [sp, #12]
 800a04c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a050:	3402      	adds	r4, #2
 800a052:	9305      	str	r3, [sp, #20]
 800a054:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a118 <_svfiprintf_r+0x1f4>
 800a058:	7821      	ldrb	r1, [r4, #0]
 800a05a:	2203      	movs	r2, #3
 800a05c:	4650      	mov	r0, sl
 800a05e:	f7f6 f8d7 	bl	8000210 <memchr>
 800a062:	b138      	cbz	r0, 800a074 <_svfiprintf_r+0x150>
 800a064:	9b04      	ldr	r3, [sp, #16]
 800a066:	eba0 000a 	sub.w	r0, r0, sl
 800a06a:	2240      	movs	r2, #64	@ 0x40
 800a06c:	4082      	lsls	r2, r0
 800a06e:	4313      	orrs	r3, r2
 800a070:	3401      	adds	r4, #1
 800a072:	9304      	str	r3, [sp, #16]
 800a074:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a078:	4824      	ldr	r0, [pc, #144]	@ (800a10c <_svfiprintf_r+0x1e8>)
 800a07a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a07e:	2206      	movs	r2, #6
 800a080:	f7f6 f8c6 	bl	8000210 <memchr>
 800a084:	2800      	cmp	r0, #0
 800a086:	d036      	beq.n	800a0f6 <_svfiprintf_r+0x1d2>
 800a088:	4b21      	ldr	r3, [pc, #132]	@ (800a110 <_svfiprintf_r+0x1ec>)
 800a08a:	bb1b      	cbnz	r3, 800a0d4 <_svfiprintf_r+0x1b0>
 800a08c:	9b03      	ldr	r3, [sp, #12]
 800a08e:	3307      	adds	r3, #7
 800a090:	f023 0307 	bic.w	r3, r3, #7
 800a094:	3308      	adds	r3, #8
 800a096:	9303      	str	r3, [sp, #12]
 800a098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a09a:	4433      	add	r3, r6
 800a09c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a09e:	e76a      	b.n	8009f76 <_svfiprintf_r+0x52>
 800a0a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0a4:	460c      	mov	r4, r1
 800a0a6:	2001      	movs	r0, #1
 800a0a8:	e7a8      	b.n	8009ffc <_svfiprintf_r+0xd8>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	3401      	adds	r4, #1
 800a0ae:	9305      	str	r3, [sp, #20]
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	f04f 0c0a 	mov.w	ip, #10
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0bc:	3a30      	subs	r2, #48	@ 0x30
 800a0be:	2a09      	cmp	r2, #9
 800a0c0:	d903      	bls.n	800a0ca <_svfiprintf_r+0x1a6>
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d0c6      	beq.n	800a054 <_svfiprintf_r+0x130>
 800a0c6:	9105      	str	r1, [sp, #20]
 800a0c8:	e7c4      	b.n	800a054 <_svfiprintf_r+0x130>
 800a0ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0ce:	4604      	mov	r4, r0
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	e7f0      	b.n	800a0b6 <_svfiprintf_r+0x192>
 800a0d4:	ab03      	add	r3, sp, #12
 800a0d6:	9300      	str	r3, [sp, #0]
 800a0d8:	462a      	mov	r2, r5
 800a0da:	4b0e      	ldr	r3, [pc, #56]	@ (800a114 <_svfiprintf_r+0x1f0>)
 800a0dc:	a904      	add	r1, sp, #16
 800a0de:	4638      	mov	r0, r7
 800a0e0:	f7fc fbb8 	bl	8006854 <_printf_float>
 800a0e4:	1c42      	adds	r2, r0, #1
 800a0e6:	4606      	mov	r6, r0
 800a0e8:	d1d6      	bne.n	800a098 <_svfiprintf_r+0x174>
 800a0ea:	89ab      	ldrh	r3, [r5, #12]
 800a0ec:	065b      	lsls	r3, r3, #25
 800a0ee:	f53f af2d 	bmi.w	8009f4c <_svfiprintf_r+0x28>
 800a0f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0f4:	e72c      	b.n	8009f50 <_svfiprintf_r+0x2c>
 800a0f6:	ab03      	add	r3, sp, #12
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	462a      	mov	r2, r5
 800a0fc:	4b05      	ldr	r3, [pc, #20]	@ (800a114 <_svfiprintf_r+0x1f0>)
 800a0fe:	a904      	add	r1, sp, #16
 800a100:	4638      	mov	r0, r7
 800a102:	f7fc fe3f 	bl	8006d84 <_printf_i>
 800a106:	e7ed      	b.n	800a0e4 <_svfiprintf_r+0x1c0>
 800a108:	0800b28d 	.word	0x0800b28d
 800a10c:	0800b297 	.word	0x0800b297
 800a110:	08006855 	.word	0x08006855
 800a114:	08009e6d 	.word	0x08009e6d
 800a118:	0800b293 	.word	0x0800b293

0800a11c <__sfputc_r>:
 800a11c:	6893      	ldr	r3, [r2, #8]
 800a11e:	3b01      	subs	r3, #1
 800a120:	2b00      	cmp	r3, #0
 800a122:	b410      	push	{r4}
 800a124:	6093      	str	r3, [r2, #8]
 800a126:	da08      	bge.n	800a13a <__sfputc_r+0x1e>
 800a128:	6994      	ldr	r4, [r2, #24]
 800a12a:	42a3      	cmp	r3, r4
 800a12c:	db01      	blt.n	800a132 <__sfputc_r+0x16>
 800a12e:	290a      	cmp	r1, #10
 800a130:	d103      	bne.n	800a13a <__sfputc_r+0x1e>
 800a132:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a136:	f7fd bae8 	b.w	800770a <__swbuf_r>
 800a13a:	6813      	ldr	r3, [r2, #0]
 800a13c:	1c58      	adds	r0, r3, #1
 800a13e:	6010      	str	r0, [r2, #0]
 800a140:	7019      	strb	r1, [r3, #0]
 800a142:	4608      	mov	r0, r1
 800a144:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a148:	4770      	bx	lr

0800a14a <__sfputs_r>:
 800a14a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14c:	4606      	mov	r6, r0
 800a14e:	460f      	mov	r7, r1
 800a150:	4614      	mov	r4, r2
 800a152:	18d5      	adds	r5, r2, r3
 800a154:	42ac      	cmp	r4, r5
 800a156:	d101      	bne.n	800a15c <__sfputs_r+0x12>
 800a158:	2000      	movs	r0, #0
 800a15a:	e007      	b.n	800a16c <__sfputs_r+0x22>
 800a15c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a160:	463a      	mov	r2, r7
 800a162:	4630      	mov	r0, r6
 800a164:	f7ff ffda 	bl	800a11c <__sfputc_r>
 800a168:	1c43      	adds	r3, r0, #1
 800a16a:	d1f3      	bne.n	800a154 <__sfputs_r+0xa>
 800a16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a170 <_vfiprintf_r>:
 800a170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a174:	460d      	mov	r5, r1
 800a176:	b09d      	sub	sp, #116	@ 0x74
 800a178:	4614      	mov	r4, r2
 800a17a:	4698      	mov	r8, r3
 800a17c:	4606      	mov	r6, r0
 800a17e:	b118      	cbz	r0, 800a188 <_vfiprintf_r+0x18>
 800a180:	6a03      	ldr	r3, [r0, #32]
 800a182:	b90b      	cbnz	r3, 800a188 <_vfiprintf_r+0x18>
 800a184:	f7fd f9b6 	bl	80074f4 <__sinit>
 800a188:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a18a:	07d9      	lsls	r1, r3, #31
 800a18c:	d405      	bmi.n	800a19a <_vfiprintf_r+0x2a>
 800a18e:	89ab      	ldrh	r3, [r5, #12]
 800a190:	059a      	lsls	r2, r3, #22
 800a192:	d402      	bmi.n	800a19a <_vfiprintf_r+0x2a>
 800a194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a196:	f7fd fbca 	bl	800792e <__retarget_lock_acquire_recursive>
 800a19a:	89ab      	ldrh	r3, [r5, #12]
 800a19c:	071b      	lsls	r3, r3, #28
 800a19e:	d501      	bpl.n	800a1a4 <_vfiprintf_r+0x34>
 800a1a0:	692b      	ldr	r3, [r5, #16]
 800a1a2:	b99b      	cbnz	r3, 800a1cc <_vfiprintf_r+0x5c>
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	f7fd faee 	bl	8007788 <__swsetup_r>
 800a1ac:	b170      	cbz	r0, 800a1cc <_vfiprintf_r+0x5c>
 800a1ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1b0:	07dc      	lsls	r4, r3, #31
 800a1b2:	d504      	bpl.n	800a1be <_vfiprintf_r+0x4e>
 800a1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b8:	b01d      	add	sp, #116	@ 0x74
 800a1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1be:	89ab      	ldrh	r3, [r5, #12]
 800a1c0:	0598      	lsls	r0, r3, #22
 800a1c2:	d4f7      	bmi.n	800a1b4 <_vfiprintf_r+0x44>
 800a1c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1c6:	f7fd fbb3 	bl	8007930 <__retarget_lock_release_recursive>
 800a1ca:	e7f3      	b.n	800a1b4 <_vfiprintf_r+0x44>
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1d0:	2320      	movs	r3, #32
 800a1d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1da:	2330      	movs	r3, #48	@ 0x30
 800a1dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a38c <_vfiprintf_r+0x21c>
 800a1e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1e4:	f04f 0901 	mov.w	r9, #1
 800a1e8:	4623      	mov	r3, r4
 800a1ea:	469a      	mov	sl, r3
 800a1ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1f0:	b10a      	cbz	r2, 800a1f6 <_vfiprintf_r+0x86>
 800a1f2:	2a25      	cmp	r2, #37	@ 0x25
 800a1f4:	d1f9      	bne.n	800a1ea <_vfiprintf_r+0x7a>
 800a1f6:	ebba 0b04 	subs.w	fp, sl, r4
 800a1fa:	d00b      	beq.n	800a214 <_vfiprintf_r+0xa4>
 800a1fc:	465b      	mov	r3, fp
 800a1fe:	4622      	mov	r2, r4
 800a200:	4629      	mov	r1, r5
 800a202:	4630      	mov	r0, r6
 800a204:	f7ff ffa1 	bl	800a14a <__sfputs_r>
 800a208:	3001      	adds	r0, #1
 800a20a:	f000 80a7 	beq.w	800a35c <_vfiprintf_r+0x1ec>
 800a20e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a210:	445a      	add	r2, fp
 800a212:	9209      	str	r2, [sp, #36]	@ 0x24
 800a214:	f89a 3000 	ldrb.w	r3, [sl]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	f000 809f 	beq.w	800a35c <_vfiprintf_r+0x1ec>
 800a21e:	2300      	movs	r3, #0
 800a220:	f04f 32ff 	mov.w	r2, #4294967295
 800a224:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a228:	f10a 0a01 	add.w	sl, sl, #1
 800a22c:	9304      	str	r3, [sp, #16]
 800a22e:	9307      	str	r3, [sp, #28]
 800a230:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a234:	931a      	str	r3, [sp, #104]	@ 0x68
 800a236:	4654      	mov	r4, sl
 800a238:	2205      	movs	r2, #5
 800a23a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a23e:	4853      	ldr	r0, [pc, #332]	@ (800a38c <_vfiprintf_r+0x21c>)
 800a240:	f7f5 ffe6 	bl	8000210 <memchr>
 800a244:	9a04      	ldr	r2, [sp, #16]
 800a246:	b9d8      	cbnz	r0, 800a280 <_vfiprintf_r+0x110>
 800a248:	06d1      	lsls	r1, r2, #27
 800a24a:	bf44      	itt	mi
 800a24c:	2320      	movmi	r3, #32
 800a24e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a252:	0713      	lsls	r3, r2, #28
 800a254:	bf44      	itt	mi
 800a256:	232b      	movmi	r3, #43	@ 0x2b
 800a258:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a25c:	f89a 3000 	ldrb.w	r3, [sl]
 800a260:	2b2a      	cmp	r3, #42	@ 0x2a
 800a262:	d015      	beq.n	800a290 <_vfiprintf_r+0x120>
 800a264:	9a07      	ldr	r2, [sp, #28]
 800a266:	4654      	mov	r4, sl
 800a268:	2000      	movs	r0, #0
 800a26a:	f04f 0c0a 	mov.w	ip, #10
 800a26e:	4621      	mov	r1, r4
 800a270:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a274:	3b30      	subs	r3, #48	@ 0x30
 800a276:	2b09      	cmp	r3, #9
 800a278:	d94b      	bls.n	800a312 <_vfiprintf_r+0x1a2>
 800a27a:	b1b0      	cbz	r0, 800a2aa <_vfiprintf_r+0x13a>
 800a27c:	9207      	str	r2, [sp, #28]
 800a27e:	e014      	b.n	800a2aa <_vfiprintf_r+0x13a>
 800a280:	eba0 0308 	sub.w	r3, r0, r8
 800a284:	fa09 f303 	lsl.w	r3, r9, r3
 800a288:	4313      	orrs	r3, r2
 800a28a:	9304      	str	r3, [sp, #16]
 800a28c:	46a2      	mov	sl, r4
 800a28e:	e7d2      	b.n	800a236 <_vfiprintf_r+0xc6>
 800a290:	9b03      	ldr	r3, [sp, #12]
 800a292:	1d19      	adds	r1, r3, #4
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	9103      	str	r1, [sp, #12]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	bfbb      	ittet	lt
 800a29c:	425b      	neglt	r3, r3
 800a29e:	f042 0202 	orrlt.w	r2, r2, #2
 800a2a2:	9307      	strge	r3, [sp, #28]
 800a2a4:	9307      	strlt	r3, [sp, #28]
 800a2a6:	bfb8      	it	lt
 800a2a8:	9204      	strlt	r2, [sp, #16]
 800a2aa:	7823      	ldrb	r3, [r4, #0]
 800a2ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2ae:	d10a      	bne.n	800a2c6 <_vfiprintf_r+0x156>
 800a2b0:	7863      	ldrb	r3, [r4, #1]
 800a2b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2b4:	d132      	bne.n	800a31c <_vfiprintf_r+0x1ac>
 800a2b6:	9b03      	ldr	r3, [sp, #12]
 800a2b8:	1d1a      	adds	r2, r3, #4
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	9203      	str	r2, [sp, #12]
 800a2be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a2c2:	3402      	adds	r4, #2
 800a2c4:	9305      	str	r3, [sp, #20]
 800a2c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a39c <_vfiprintf_r+0x22c>
 800a2ca:	7821      	ldrb	r1, [r4, #0]
 800a2cc:	2203      	movs	r2, #3
 800a2ce:	4650      	mov	r0, sl
 800a2d0:	f7f5 ff9e 	bl	8000210 <memchr>
 800a2d4:	b138      	cbz	r0, 800a2e6 <_vfiprintf_r+0x176>
 800a2d6:	9b04      	ldr	r3, [sp, #16]
 800a2d8:	eba0 000a 	sub.w	r0, r0, sl
 800a2dc:	2240      	movs	r2, #64	@ 0x40
 800a2de:	4082      	lsls	r2, r0
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	3401      	adds	r4, #1
 800a2e4:	9304      	str	r3, [sp, #16]
 800a2e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2ea:	4829      	ldr	r0, [pc, #164]	@ (800a390 <_vfiprintf_r+0x220>)
 800a2ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2f0:	2206      	movs	r2, #6
 800a2f2:	f7f5 ff8d 	bl	8000210 <memchr>
 800a2f6:	2800      	cmp	r0, #0
 800a2f8:	d03f      	beq.n	800a37a <_vfiprintf_r+0x20a>
 800a2fa:	4b26      	ldr	r3, [pc, #152]	@ (800a394 <_vfiprintf_r+0x224>)
 800a2fc:	bb1b      	cbnz	r3, 800a346 <_vfiprintf_r+0x1d6>
 800a2fe:	9b03      	ldr	r3, [sp, #12]
 800a300:	3307      	adds	r3, #7
 800a302:	f023 0307 	bic.w	r3, r3, #7
 800a306:	3308      	adds	r3, #8
 800a308:	9303      	str	r3, [sp, #12]
 800a30a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a30c:	443b      	add	r3, r7
 800a30e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a310:	e76a      	b.n	800a1e8 <_vfiprintf_r+0x78>
 800a312:	fb0c 3202 	mla	r2, ip, r2, r3
 800a316:	460c      	mov	r4, r1
 800a318:	2001      	movs	r0, #1
 800a31a:	e7a8      	b.n	800a26e <_vfiprintf_r+0xfe>
 800a31c:	2300      	movs	r3, #0
 800a31e:	3401      	adds	r4, #1
 800a320:	9305      	str	r3, [sp, #20]
 800a322:	4619      	mov	r1, r3
 800a324:	f04f 0c0a 	mov.w	ip, #10
 800a328:	4620      	mov	r0, r4
 800a32a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a32e:	3a30      	subs	r2, #48	@ 0x30
 800a330:	2a09      	cmp	r2, #9
 800a332:	d903      	bls.n	800a33c <_vfiprintf_r+0x1cc>
 800a334:	2b00      	cmp	r3, #0
 800a336:	d0c6      	beq.n	800a2c6 <_vfiprintf_r+0x156>
 800a338:	9105      	str	r1, [sp, #20]
 800a33a:	e7c4      	b.n	800a2c6 <_vfiprintf_r+0x156>
 800a33c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a340:	4604      	mov	r4, r0
 800a342:	2301      	movs	r3, #1
 800a344:	e7f0      	b.n	800a328 <_vfiprintf_r+0x1b8>
 800a346:	ab03      	add	r3, sp, #12
 800a348:	9300      	str	r3, [sp, #0]
 800a34a:	462a      	mov	r2, r5
 800a34c:	4b12      	ldr	r3, [pc, #72]	@ (800a398 <_vfiprintf_r+0x228>)
 800a34e:	a904      	add	r1, sp, #16
 800a350:	4630      	mov	r0, r6
 800a352:	f7fc fa7f 	bl	8006854 <_printf_float>
 800a356:	4607      	mov	r7, r0
 800a358:	1c78      	adds	r0, r7, #1
 800a35a:	d1d6      	bne.n	800a30a <_vfiprintf_r+0x19a>
 800a35c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a35e:	07d9      	lsls	r1, r3, #31
 800a360:	d405      	bmi.n	800a36e <_vfiprintf_r+0x1fe>
 800a362:	89ab      	ldrh	r3, [r5, #12]
 800a364:	059a      	lsls	r2, r3, #22
 800a366:	d402      	bmi.n	800a36e <_vfiprintf_r+0x1fe>
 800a368:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a36a:	f7fd fae1 	bl	8007930 <__retarget_lock_release_recursive>
 800a36e:	89ab      	ldrh	r3, [r5, #12]
 800a370:	065b      	lsls	r3, r3, #25
 800a372:	f53f af1f 	bmi.w	800a1b4 <_vfiprintf_r+0x44>
 800a376:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a378:	e71e      	b.n	800a1b8 <_vfiprintf_r+0x48>
 800a37a:	ab03      	add	r3, sp, #12
 800a37c:	9300      	str	r3, [sp, #0]
 800a37e:	462a      	mov	r2, r5
 800a380:	4b05      	ldr	r3, [pc, #20]	@ (800a398 <_vfiprintf_r+0x228>)
 800a382:	a904      	add	r1, sp, #16
 800a384:	4630      	mov	r0, r6
 800a386:	f7fc fcfd 	bl	8006d84 <_printf_i>
 800a38a:	e7e4      	b.n	800a356 <_vfiprintf_r+0x1e6>
 800a38c:	0800b28d 	.word	0x0800b28d
 800a390:	0800b297 	.word	0x0800b297
 800a394:	08006855 	.word	0x08006855
 800a398:	0800a14b 	.word	0x0800a14b
 800a39c:	0800b293 	.word	0x0800b293

0800a3a0 <__sflush_r>:
 800a3a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a3a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3a8:	0716      	lsls	r6, r2, #28
 800a3aa:	4605      	mov	r5, r0
 800a3ac:	460c      	mov	r4, r1
 800a3ae:	d454      	bmi.n	800a45a <__sflush_r+0xba>
 800a3b0:	684b      	ldr	r3, [r1, #4]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	dc02      	bgt.n	800a3bc <__sflush_r+0x1c>
 800a3b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	dd48      	ble.n	800a44e <__sflush_r+0xae>
 800a3bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3be:	2e00      	cmp	r6, #0
 800a3c0:	d045      	beq.n	800a44e <__sflush_r+0xae>
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a3c8:	682f      	ldr	r7, [r5, #0]
 800a3ca:	6a21      	ldr	r1, [r4, #32]
 800a3cc:	602b      	str	r3, [r5, #0]
 800a3ce:	d030      	beq.n	800a432 <__sflush_r+0x92>
 800a3d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a3d2:	89a3      	ldrh	r3, [r4, #12]
 800a3d4:	0759      	lsls	r1, r3, #29
 800a3d6:	d505      	bpl.n	800a3e4 <__sflush_r+0x44>
 800a3d8:	6863      	ldr	r3, [r4, #4]
 800a3da:	1ad2      	subs	r2, r2, r3
 800a3dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a3de:	b10b      	cbz	r3, 800a3e4 <__sflush_r+0x44>
 800a3e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a3e2:	1ad2      	subs	r2, r2, r3
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a3e8:	6a21      	ldr	r1, [r4, #32]
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	47b0      	blx	r6
 800a3ee:	1c43      	adds	r3, r0, #1
 800a3f0:	89a3      	ldrh	r3, [r4, #12]
 800a3f2:	d106      	bne.n	800a402 <__sflush_r+0x62>
 800a3f4:	6829      	ldr	r1, [r5, #0]
 800a3f6:	291d      	cmp	r1, #29
 800a3f8:	d82b      	bhi.n	800a452 <__sflush_r+0xb2>
 800a3fa:	4a2a      	ldr	r2, [pc, #168]	@ (800a4a4 <__sflush_r+0x104>)
 800a3fc:	40ca      	lsrs	r2, r1
 800a3fe:	07d6      	lsls	r6, r2, #31
 800a400:	d527      	bpl.n	800a452 <__sflush_r+0xb2>
 800a402:	2200      	movs	r2, #0
 800a404:	6062      	str	r2, [r4, #4]
 800a406:	04d9      	lsls	r1, r3, #19
 800a408:	6922      	ldr	r2, [r4, #16]
 800a40a:	6022      	str	r2, [r4, #0]
 800a40c:	d504      	bpl.n	800a418 <__sflush_r+0x78>
 800a40e:	1c42      	adds	r2, r0, #1
 800a410:	d101      	bne.n	800a416 <__sflush_r+0x76>
 800a412:	682b      	ldr	r3, [r5, #0]
 800a414:	b903      	cbnz	r3, 800a418 <__sflush_r+0x78>
 800a416:	6560      	str	r0, [r4, #84]	@ 0x54
 800a418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a41a:	602f      	str	r7, [r5, #0]
 800a41c:	b1b9      	cbz	r1, 800a44e <__sflush_r+0xae>
 800a41e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a422:	4299      	cmp	r1, r3
 800a424:	d002      	beq.n	800a42c <__sflush_r+0x8c>
 800a426:	4628      	mov	r0, r5
 800a428:	f7fe f8f2 	bl	8008610 <_free_r>
 800a42c:	2300      	movs	r3, #0
 800a42e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a430:	e00d      	b.n	800a44e <__sflush_r+0xae>
 800a432:	2301      	movs	r3, #1
 800a434:	4628      	mov	r0, r5
 800a436:	47b0      	blx	r6
 800a438:	4602      	mov	r2, r0
 800a43a:	1c50      	adds	r0, r2, #1
 800a43c:	d1c9      	bne.n	800a3d2 <__sflush_r+0x32>
 800a43e:	682b      	ldr	r3, [r5, #0]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d0c6      	beq.n	800a3d2 <__sflush_r+0x32>
 800a444:	2b1d      	cmp	r3, #29
 800a446:	d001      	beq.n	800a44c <__sflush_r+0xac>
 800a448:	2b16      	cmp	r3, #22
 800a44a:	d11e      	bne.n	800a48a <__sflush_r+0xea>
 800a44c:	602f      	str	r7, [r5, #0]
 800a44e:	2000      	movs	r0, #0
 800a450:	e022      	b.n	800a498 <__sflush_r+0xf8>
 800a452:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a456:	b21b      	sxth	r3, r3
 800a458:	e01b      	b.n	800a492 <__sflush_r+0xf2>
 800a45a:	690f      	ldr	r7, [r1, #16]
 800a45c:	2f00      	cmp	r7, #0
 800a45e:	d0f6      	beq.n	800a44e <__sflush_r+0xae>
 800a460:	0793      	lsls	r3, r2, #30
 800a462:	680e      	ldr	r6, [r1, #0]
 800a464:	bf08      	it	eq
 800a466:	694b      	ldreq	r3, [r1, #20]
 800a468:	600f      	str	r7, [r1, #0]
 800a46a:	bf18      	it	ne
 800a46c:	2300      	movne	r3, #0
 800a46e:	eba6 0807 	sub.w	r8, r6, r7
 800a472:	608b      	str	r3, [r1, #8]
 800a474:	f1b8 0f00 	cmp.w	r8, #0
 800a478:	dde9      	ble.n	800a44e <__sflush_r+0xae>
 800a47a:	6a21      	ldr	r1, [r4, #32]
 800a47c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a47e:	4643      	mov	r3, r8
 800a480:	463a      	mov	r2, r7
 800a482:	4628      	mov	r0, r5
 800a484:	47b0      	blx	r6
 800a486:	2800      	cmp	r0, #0
 800a488:	dc08      	bgt.n	800a49c <__sflush_r+0xfc>
 800a48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a48e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a492:	81a3      	strh	r3, [r4, #12]
 800a494:	f04f 30ff 	mov.w	r0, #4294967295
 800a498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a49c:	4407      	add	r7, r0
 800a49e:	eba8 0800 	sub.w	r8, r8, r0
 800a4a2:	e7e7      	b.n	800a474 <__sflush_r+0xd4>
 800a4a4:	20400001 	.word	0x20400001

0800a4a8 <_fflush_r>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	690b      	ldr	r3, [r1, #16]
 800a4ac:	4605      	mov	r5, r0
 800a4ae:	460c      	mov	r4, r1
 800a4b0:	b913      	cbnz	r3, 800a4b8 <_fflush_r+0x10>
 800a4b2:	2500      	movs	r5, #0
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	bd38      	pop	{r3, r4, r5, pc}
 800a4b8:	b118      	cbz	r0, 800a4c2 <_fflush_r+0x1a>
 800a4ba:	6a03      	ldr	r3, [r0, #32]
 800a4bc:	b90b      	cbnz	r3, 800a4c2 <_fflush_r+0x1a>
 800a4be:	f7fd f819 	bl	80074f4 <__sinit>
 800a4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d0f3      	beq.n	800a4b2 <_fflush_r+0xa>
 800a4ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a4cc:	07d0      	lsls	r0, r2, #31
 800a4ce:	d404      	bmi.n	800a4da <_fflush_r+0x32>
 800a4d0:	0599      	lsls	r1, r3, #22
 800a4d2:	d402      	bmi.n	800a4da <_fflush_r+0x32>
 800a4d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4d6:	f7fd fa2a 	bl	800792e <__retarget_lock_acquire_recursive>
 800a4da:	4628      	mov	r0, r5
 800a4dc:	4621      	mov	r1, r4
 800a4de:	f7ff ff5f 	bl	800a3a0 <__sflush_r>
 800a4e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a4e4:	07da      	lsls	r2, r3, #31
 800a4e6:	4605      	mov	r5, r0
 800a4e8:	d4e4      	bmi.n	800a4b4 <_fflush_r+0xc>
 800a4ea:	89a3      	ldrh	r3, [r4, #12]
 800a4ec:	059b      	lsls	r3, r3, #22
 800a4ee:	d4e1      	bmi.n	800a4b4 <_fflush_r+0xc>
 800a4f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4f2:	f7fd fa1d 	bl	8007930 <__retarget_lock_release_recursive>
 800a4f6:	e7dd      	b.n	800a4b4 <_fflush_r+0xc>

0800a4f8 <__swhatbuf_r>:
 800a4f8:	b570      	push	{r4, r5, r6, lr}
 800a4fa:	460c      	mov	r4, r1
 800a4fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a500:	2900      	cmp	r1, #0
 800a502:	b096      	sub	sp, #88	@ 0x58
 800a504:	4615      	mov	r5, r2
 800a506:	461e      	mov	r6, r3
 800a508:	da0d      	bge.n	800a526 <__swhatbuf_r+0x2e>
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a510:	f04f 0100 	mov.w	r1, #0
 800a514:	bf14      	ite	ne
 800a516:	2340      	movne	r3, #64	@ 0x40
 800a518:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a51c:	2000      	movs	r0, #0
 800a51e:	6031      	str	r1, [r6, #0]
 800a520:	602b      	str	r3, [r5, #0]
 800a522:	b016      	add	sp, #88	@ 0x58
 800a524:	bd70      	pop	{r4, r5, r6, pc}
 800a526:	466a      	mov	r2, sp
 800a528:	f000 f874 	bl	800a614 <_fstat_r>
 800a52c:	2800      	cmp	r0, #0
 800a52e:	dbec      	blt.n	800a50a <__swhatbuf_r+0x12>
 800a530:	9901      	ldr	r1, [sp, #4]
 800a532:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a536:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a53a:	4259      	negs	r1, r3
 800a53c:	4159      	adcs	r1, r3
 800a53e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a542:	e7eb      	b.n	800a51c <__swhatbuf_r+0x24>

0800a544 <__smakebuf_r>:
 800a544:	898b      	ldrh	r3, [r1, #12]
 800a546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a548:	079d      	lsls	r5, r3, #30
 800a54a:	4606      	mov	r6, r0
 800a54c:	460c      	mov	r4, r1
 800a54e:	d507      	bpl.n	800a560 <__smakebuf_r+0x1c>
 800a550:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	6123      	str	r3, [r4, #16]
 800a558:	2301      	movs	r3, #1
 800a55a:	6163      	str	r3, [r4, #20]
 800a55c:	b003      	add	sp, #12
 800a55e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a560:	ab01      	add	r3, sp, #4
 800a562:	466a      	mov	r2, sp
 800a564:	f7ff ffc8 	bl	800a4f8 <__swhatbuf_r>
 800a568:	9f00      	ldr	r7, [sp, #0]
 800a56a:	4605      	mov	r5, r0
 800a56c:	4639      	mov	r1, r7
 800a56e:	4630      	mov	r0, r6
 800a570:	f7fe f8c2 	bl	80086f8 <_malloc_r>
 800a574:	b948      	cbnz	r0, 800a58a <__smakebuf_r+0x46>
 800a576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a57a:	059a      	lsls	r2, r3, #22
 800a57c:	d4ee      	bmi.n	800a55c <__smakebuf_r+0x18>
 800a57e:	f023 0303 	bic.w	r3, r3, #3
 800a582:	f043 0302 	orr.w	r3, r3, #2
 800a586:	81a3      	strh	r3, [r4, #12]
 800a588:	e7e2      	b.n	800a550 <__smakebuf_r+0xc>
 800a58a:	89a3      	ldrh	r3, [r4, #12]
 800a58c:	6020      	str	r0, [r4, #0]
 800a58e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a592:	81a3      	strh	r3, [r4, #12]
 800a594:	9b01      	ldr	r3, [sp, #4]
 800a596:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a59a:	b15b      	cbz	r3, 800a5b4 <__smakebuf_r+0x70>
 800a59c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	f000 f849 	bl	800a638 <_isatty_r>
 800a5a6:	b128      	cbz	r0, 800a5b4 <__smakebuf_r+0x70>
 800a5a8:	89a3      	ldrh	r3, [r4, #12]
 800a5aa:	f023 0303 	bic.w	r3, r3, #3
 800a5ae:	f043 0301 	orr.w	r3, r3, #1
 800a5b2:	81a3      	strh	r3, [r4, #12]
 800a5b4:	89a3      	ldrh	r3, [r4, #12]
 800a5b6:	431d      	orrs	r5, r3
 800a5b8:	81a5      	strh	r5, [r4, #12]
 800a5ba:	e7cf      	b.n	800a55c <__smakebuf_r+0x18>

0800a5bc <memmove>:
 800a5bc:	4288      	cmp	r0, r1
 800a5be:	b510      	push	{r4, lr}
 800a5c0:	eb01 0402 	add.w	r4, r1, r2
 800a5c4:	d902      	bls.n	800a5cc <memmove+0x10>
 800a5c6:	4284      	cmp	r4, r0
 800a5c8:	4623      	mov	r3, r4
 800a5ca:	d807      	bhi.n	800a5dc <memmove+0x20>
 800a5cc:	1e43      	subs	r3, r0, #1
 800a5ce:	42a1      	cmp	r1, r4
 800a5d0:	d008      	beq.n	800a5e4 <memmove+0x28>
 800a5d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5da:	e7f8      	b.n	800a5ce <memmove+0x12>
 800a5dc:	4402      	add	r2, r0
 800a5de:	4601      	mov	r1, r0
 800a5e0:	428a      	cmp	r2, r1
 800a5e2:	d100      	bne.n	800a5e6 <memmove+0x2a>
 800a5e4:	bd10      	pop	{r4, pc}
 800a5e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5ee:	e7f7      	b.n	800a5e0 <memmove+0x24>

0800a5f0 <strncmp>:
 800a5f0:	b510      	push	{r4, lr}
 800a5f2:	b16a      	cbz	r2, 800a610 <strncmp+0x20>
 800a5f4:	3901      	subs	r1, #1
 800a5f6:	1884      	adds	r4, r0, r2
 800a5f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a600:	429a      	cmp	r2, r3
 800a602:	d103      	bne.n	800a60c <strncmp+0x1c>
 800a604:	42a0      	cmp	r0, r4
 800a606:	d001      	beq.n	800a60c <strncmp+0x1c>
 800a608:	2a00      	cmp	r2, #0
 800a60a:	d1f5      	bne.n	800a5f8 <strncmp+0x8>
 800a60c:	1ad0      	subs	r0, r2, r3
 800a60e:	bd10      	pop	{r4, pc}
 800a610:	4610      	mov	r0, r2
 800a612:	e7fc      	b.n	800a60e <strncmp+0x1e>

0800a614 <_fstat_r>:
 800a614:	b538      	push	{r3, r4, r5, lr}
 800a616:	4d07      	ldr	r5, [pc, #28]	@ (800a634 <_fstat_r+0x20>)
 800a618:	2300      	movs	r3, #0
 800a61a:	4604      	mov	r4, r0
 800a61c:	4608      	mov	r0, r1
 800a61e:	4611      	mov	r1, r2
 800a620:	602b      	str	r3, [r5, #0]
 800a622:	f7f7 febb 	bl	800239c <_fstat>
 800a626:	1c43      	adds	r3, r0, #1
 800a628:	d102      	bne.n	800a630 <_fstat_r+0x1c>
 800a62a:	682b      	ldr	r3, [r5, #0]
 800a62c:	b103      	cbz	r3, 800a630 <_fstat_r+0x1c>
 800a62e:	6023      	str	r3, [r4, #0]
 800a630:	bd38      	pop	{r3, r4, r5, pc}
 800a632:	bf00      	nop
 800a634:	20000614 	.word	0x20000614

0800a638 <_isatty_r>:
 800a638:	b538      	push	{r3, r4, r5, lr}
 800a63a:	4d06      	ldr	r5, [pc, #24]	@ (800a654 <_isatty_r+0x1c>)
 800a63c:	2300      	movs	r3, #0
 800a63e:	4604      	mov	r4, r0
 800a640:	4608      	mov	r0, r1
 800a642:	602b      	str	r3, [r5, #0]
 800a644:	f7f7 feba 	bl	80023bc <_isatty>
 800a648:	1c43      	adds	r3, r0, #1
 800a64a:	d102      	bne.n	800a652 <_isatty_r+0x1a>
 800a64c:	682b      	ldr	r3, [r5, #0]
 800a64e:	b103      	cbz	r3, 800a652 <_isatty_r+0x1a>
 800a650:	6023      	str	r3, [r4, #0]
 800a652:	bd38      	pop	{r3, r4, r5, pc}
 800a654:	20000614 	.word	0x20000614

0800a658 <_sbrk_r>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	4d06      	ldr	r5, [pc, #24]	@ (800a674 <_sbrk_r+0x1c>)
 800a65c:	2300      	movs	r3, #0
 800a65e:	4604      	mov	r4, r0
 800a660:	4608      	mov	r0, r1
 800a662:	602b      	str	r3, [r5, #0]
 800a664:	f7f7 fec2 	bl	80023ec <_sbrk>
 800a668:	1c43      	adds	r3, r0, #1
 800a66a:	d102      	bne.n	800a672 <_sbrk_r+0x1a>
 800a66c:	682b      	ldr	r3, [r5, #0]
 800a66e:	b103      	cbz	r3, 800a672 <_sbrk_r+0x1a>
 800a670:	6023      	str	r3, [r4, #0]
 800a672:	bd38      	pop	{r3, r4, r5, pc}
 800a674:	20000614 	.word	0x20000614

0800a678 <nan>:
 800a678:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a680 <nan+0x8>
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop
 800a680:	00000000 	.word	0x00000000
 800a684:	7ff80000 	.word	0x7ff80000

0800a688 <__assert_func>:
 800a688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a68a:	4614      	mov	r4, r2
 800a68c:	461a      	mov	r2, r3
 800a68e:	4b09      	ldr	r3, [pc, #36]	@ (800a6b4 <__assert_func+0x2c>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4605      	mov	r5, r0
 800a694:	68d8      	ldr	r0, [r3, #12]
 800a696:	b14c      	cbz	r4, 800a6ac <__assert_func+0x24>
 800a698:	4b07      	ldr	r3, [pc, #28]	@ (800a6b8 <__assert_func+0x30>)
 800a69a:	9100      	str	r1, [sp, #0]
 800a69c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a6a0:	4906      	ldr	r1, [pc, #24]	@ (800a6bc <__assert_func+0x34>)
 800a6a2:	462b      	mov	r3, r5
 800a6a4:	f000 fba8 	bl	800adf8 <fiprintf>
 800a6a8:	f000 fbb8 	bl	800ae1c <abort>
 800a6ac:	4b04      	ldr	r3, [pc, #16]	@ (800a6c0 <__assert_func+0x38>)
 800a6ae:	461c      	mov	r4, r3
 800a6b0:	e7f3      	b.n	800a69a <__assert_func+0x12>
 800a6b2:	bf00      	nop
 800a6b4:	20000024 	.word	0x20000024
 800a6b8:	0800b2a6 	.word	0x0800b2a6
 800a6bc:	0800b2b3 	.word	0x0800b2b3
 800a6c0:	0800b2e1 	.word	0x0800b2e1

0800a6c4 <_calloc_r>:
 800a6c4:	b570      	push	{r4, r5, r6, lr}
 800a6c6:	fba1 5402 	umull	r5, r4, r1, r2
 800a6ca:	b934      	cbnz	r4, 800a6da <_calloc_r+0x16>
 800a6cc:	4629      	mov	r1, r5
 800a6ce:	f7fe f813 	bl	80086f8 <_malloc_r>
 800a6d2:	4606      	mov	r6, r0
 800a6d4:	b928      	cbnz	r0, 800a6e2 <_calloc_r+0x1e>
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	bd70      	pop	{r4, r5, r6, pc}
 800a6da:	220c      	movs	r2, #12
 800a6dc:	6002      	str	r2, [r0, #0]
 800a6de:	2600      	movs	r6, #0
 800a6e0:	e7f9      	b.n	800a6d6 <_calloc_r+0x12>
 800a6e2:	462a      	mov	r2, r5
 800a6e4:	4621      	mov	r1, r4
 800a6e6:	f7fd f8a5 	bl	8007834 <memset>
 800a6ea:	e7f4      	b.n	800a6d6 <_calloc_r+0x12>

0800a6ec <rshift>:
 800a6ec:	6903      	ldr	r3, [r0, #16]
 800a6ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a6f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a6fa:	f100 0414 	add.w	r4, r0, #20
 800a6fe:	dd45      	ble.n	800a78c <rshift+0xa0>
 800a700:	f011 011f 	ands.w	r1, r1, #31
 800a704:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a708:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a70c:	d10c      	bne.n	800a728 <rshift+0x3c>
 800a70e:	f100 0710 	add.w	r7, r0, #16
 800a712:	4629      	mov	r1, r5
 800a714:	42b1      	cmp	r1, r6
 800a716:	d334      	bcc.n	800a782 <rshift+0x96>
 800a718:	1a9b      	subs	r3, r3, r2
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	1eea      	subs	r2, r5, #3
 800a71e:	4296      	cmp	r6, r2
 800a720:	bf38      	it	cc
 800a722:	2300      	movcc	r3, #0
 800a724:	4423      	add	r3, r4
 800a726:	e015      	b.n	800a754 <rshift+0x68>
 800a728:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a72c:	f1c1 0820 	rsb	r8, r1, #32
 800a730:	40cf      	lsrs	r7, r1
 800a732:	f105 0e04 	add.w	lr, r5, #4
 800a736:	46a1      	mov	r9, r4
 800a738:	4576      	cmp	r6, lr
 800a73a:	46f4      	mov	ip, lr
 800a73c:	d815      	bhi.n	800a76a <rshift+0x7e>
 800a73e:	1a9a      	subs	r2, r3, r2
 800a740:	0092      	lsls	r2, r2, #2
 800a742:	3a04      	subs	r2, #4
 800a744:	3501      	adds	r5, #1
 800a746:	42ae      	cmp	r6, r5
 800a748:	bf38      	it	cc
 800a74a:	2200      	movcc	r2, #0
 800a74c:	18a3      	adds	r3, r4, r2
 800a74e:	50a7      	str	r7, [r4, r2]
 800a750:	b107      	cbz	r7, 800a754 <rshift+0x68>
 800a752:	3304      	adds	r3, #4
 800a754:	1b1a      	subs	r2, r3, r4
 800a756:	42a3      	cmp	r3, r4
 800a758:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a75c:	bf08      	it	eq
 800a75e:	2300      	moveq	r3, #0
 800a760:	6102      	str	r2, [r0, #16]
 800a762:	bf08      	it	eq
 800a764:	6143      	streq	r3, [r0, #20]
 800a766:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a76a:	f8dc c000 	ldr.w	ip, [ip]
 800a76e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a772:	ea4c 0707 	orr.w	r7, ip, r7
 800a776:	f849 7b04 	str.w	r7, [r9], #4
 800a77a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a77e:	40cf      	lsrs	r7, r1
 800a780:	e7da      	b.n	800a738 <rshift+0x4c>
 800a782:	f851 cb04 	ldr.w	ip, [r1], #4
 800a786:	f847 cf04 	str.w	ip, [r7, #4]!
 800a78a:	e7c3      	b.n	800a714 <rshift+0x28>
 800a78c:	4623      	mov	r3, r4
 800a78e:	e7e1      	b.n	800a754 <rshift+0x68>

0800a790 <__hexdig_fun>:
 800a790:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a794:	2b09      	cmp	r3, #9
 800a796:	d802      	bhi.n	800a79e <__hexdig_fun+0xe>
 800a798:	3820      	subs	r0, #32
 800a79a:	b2c0      	uxtb	r0, r0
 800a79c:	4770      	bx	lr
 800a79e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a7a2:	2b05      	cmp	r3, #5
 800a7a4:	d801      	bhi.n	800a7aa <__hexdig_fun+0x1a>
 800a7a6:	3847      	subs	r0, #71	@ 0x47
 800a7a8:	e7f7      	b.n	800a79a <__hexdig_fun+0xa>
 800a7aa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a7ae:	2b05      	cmp	r3, #5
 800a7b0:	d801      	bhi.n	800a7b6 <__hexdig_fun+0x26>
 800a7b2:	3827      	subs	r0, #39	@ 0x27
 800a7b4:	e7f1      	b.n	800a79a <__hexdig_fun+0xa>
 800a7b6:	2000      	movs	r0, #0
 800a7b8:	4770      	bx	lr
	...

0800a7bc <__gethex>:
 800a7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c0:	b085      	sub	sp, #20
 800a7c2:	468a      	mov	sl, r1
 800a7c4:	9302      	str	r3, [sp, #8]
 800a7c6:	680b      	ldr	r3, [r1, #0]
 800a7c8:	9001      	str	r0, [sp, #4]
 800a7ca:	4690      	mov	r8, r2
 800a7cc:	1c9c      	adds	r4, r3, #2
 800a7ce:	46a1      	mov	r9, r4
 800a7d0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a7d4:	2830      	cmp	r0, #48	@ 0x30
 800a7d6:	d0fa      	beq.n	800a7ce <__gethex+0x12>
 800a7d8:	eba9 0303 	sub.w	r3, r9, r3
 800a7dc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a7e0:	f7ff ffd6 	bl	800a790 <__hexdig_fun>
 800a7e4:	4605      	mov	r5, r0
 800a7e6:	2800      	cmp	r0, #0
 800a7e8:	d168      	bne.n	800a8bc <__gethex+0x100>
 800a7ea:	49a0      	ldr	r1, [pc, #640]	@ (800aa6c <__gethex+0x2b0>)
 800a7ec:	2201      	movs	r2, #1
 800a7ee:	4648      	mov	r0, r9
 800a7f0:	f7ff fefe 	bl	800a5f0 <strncmp>
 800a7f4:	4607      	mov	r7, r0
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	d167      	bne.n	800a8ca <__gethex+0x10e>
 800a7fa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a7fe:	4626      	mov	r6, r4
 800a800:	f7ff ffc6 	bl	800a790 <__hexdig_fun>
 800a804:	2800      	cmp	r0, #0
 800a806:	d062      	beq.n	800a8ce <__gethex+0x112>
 800a808:	4623      	mov	r3, r4
 800a80a:	7818      	ldrb	r0, [r3, #0]
 800a80c:	2830      	cmp	r0, #48	@ 0x30
 800a80e:	4699      	mov	r9, r3
 800a810:	f103 0301 	add.w	r3, r3, #1
 800a814:	d0f9      	beq.n	800a80a <__gethex+0x4e>
 800a816:	f7ff ffbb 	bl	800a790 <__hexdig_fun>
 800a81a:	fab0 f580 	clz	r5, r0
 800a81e:	096d      	lsrs	r5, r5, #5
 800a820:	f04f 0b01 	mov.w	fp, #1
 800a824:	464a      	mov	r2, r9
 800a826:	4616      	mov	r6, r2
 800a828:	3201      	adds	r2, #1
 800a82a:	7830      	ldrb	r0, [r6, #0]
 800a82c:	f7ff ffb0 	bl	800a790 <__hexdig_fun>
 800a830:	2800      	cmp	r0, #0
 800a832:	d1f8      	bne.n	800a826 <__gethex+0x6a>
 800a834:	498d      	ldr	r1, [pc, #564]	@ (800aa6c <__gethex+0x2b0>)
 800a836:	2201      	movs	r2, #1
 800a838:	4630      	mov	r0, r6
 800a83a:	f7ff fed9 	bl	800a5f0 <strncmp>
 800a83e:	2800      	cmp	r0, #0
 800a840:	d13f      	bne.n	800a8c2 <__gethex+0x106>
 800a842:	b944      	cbnz	r4, 800a856 <__gethex+0x9a>
 800a844:	1c74      	adds	r4, r6, #1
 800a846:	4622      	mov	r2, r4
 800a848:	4616      	mov	r6, r2
 800a84a:	3201      	adds	r2, #1
 800a84c:	7830      	ldrb	r0, [r6, #0]
 800a84e:	f7ff ff9f 	bl	800a790 <__hexdig_fun>
 800a852:	2800      	cmp	r0, #0
 800a854:	d1f8      	bne.n	800a848 <__gethex+0x8c>
 800a856:	1ba4      	subs	r4, r4, r6
 800a858:	00a7      	lsls	r7, r4, #2
 800a85a:	7833      	ldrb	r3, [r6, #0]
 800a85c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a860:	2b50      	cmp	r3, #80	@ 0x50
 800a862:	d13e      	bne.n	800a8e2 <__gethex+0x126>
 800a864:	7873      	ldrb	r3, [r6, #1]
 800a866:	2b2b      	cmp	r3, #43	@ 0x2b
 800a868:	d033      	beq.n	800a8d2 <__gethex+0x116>
 800a86a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a86c:	d034      	beq.n	800a8d8 <__gethex+0x11c>
 800a86e:	1c71      	adds	r1, r6, #1
 800a870:	2400      	movs	r4, #0
 800a872:	7808      	ldrb	r0, [r1, #0]
 800a874:	f7ff ff8c 	bl	800a790 <__hexdig_fun>
 800a878:	1e43      	subs	r3, r0, #1
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	2b18      	cmp	r3, #24
 800a87e:	d830      	bhi.n	800a8e2 <__gethex+0x126>
 800a880:	f1a0 0210 	sub.w	r2, r0, #16
 800a884:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a888:	f7ff ff82 	bl	800a790 <__hexdig_fun>
 800a88c:	f100 3cff 	add.w	ip, r0, #4294967295
 800a890:	fa5f fc8c 	uxtb.w	ip, ip
 800a894:	f1bc 0f18 	cmp.w	ip, #24
 800a898:	f04f 030a 	mov.w	r3, #10
 800a89c:	d91e      	bls.n	800a8dc <__gethex+0x120>
 800a89e:	b104      	cbz	r4, 800a8a2 <__gethex+0xe6>
 800a8a0:	4252      	negs	r2, r2
 800a8a2:	4417      	add	r7, r2
 800a8a4:	f8ca 1000 	str.w	r1, [sl]
 800a8a8:	b1ed      	cbz	r5, 800a8e6 <__gethex+0x12a>
 800a8aa:	f1bb 0f00 	cmp.w	fp, #0
 800a8ae:	bf0c      	ite	eq
 800a8b0:	2506      	moveq	r5, #6
 800a8b2:	2500      	movne	r5, #0
 800a8b4:	4628      	mov	r0, r5
 800a8b6:	b005      	add	sp, #20
 800a8b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8bc:	2500      	movs	r5, #0
 800a8be:	462c      	mov	r4, r5
 800a8c0:	e7b0      	b.n	800a824 <__gethex+0x68>
 800a8c2:	2c00      	cmp	r4, #0
 800a8c4:	d1c7      	bne.n	800a856 <__gethex+0x9a>
 800a8c6:	4627      	mov	r7, r4
 800a8c8:	e7c7      	b.n	800a85a <__gethex+0x9e>
 800a8ca:	464e      	mov	r6, r9
 800a8cc:	462f      	mov	r7, r5
 800a8ce:	2501      	movs	r5, #1
 800a8d0:	e7c3      	b.n	800a85a <__gethex+0x9e>
 800a8d2:	2400      	movs	r4, #0
 800a8d4:	1cb1      	adds	r1, r6, #2
 800a8d6:	e7cc      	b.n	800a872 <__gethex+0xb6>
 800a8d8:	2401      	movs	r4, #1
 800a8da:	e7fb      	b.n	800a8d4 <__gethex+0x118>
 800a8dc:	fb03 0002 	mla	r0, r3, r2, r0
 800a8e0:	e7ce      	b.n	800a880 <__gethex+0xc4>
 800a8e2:	4631      	mov	r1, r6
 800a8e4:	e7de      	b.n	800a8a4 <__gethex+0xe8>
 800a8e6:	eba6 0309 	sub.w	r3, r6, r9
 800a8ea:	3b01      	subs	r3, #1
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	2b07      	cmp	r3, #7
 800a8f0:	dc0a      	bgt.n	800a908 <__gethex+0x14c>
 800a8f2:	9801      	ldr	r0, [sp, #4]
 800a8f4:	f7fd ff8c 	bl	8008810 <_Balloc>
 800a8f8:	4604      	mov	r4, r0
 800a8fa:	b940      	cbnz	r0, 800a90e <__gethex+0x152>
 800a8fc:	4b5c      	ldr	r3, [pc, #368]	@ (800aa70 <__gethex+0x2b4>)
 800a8fe:	4602      	mov	r2, r0
 800a900:	21e4      	movs	r1, #228	@ 0xe4
 800a902:	485c      	ldr	r0, [pc, #368]	@ (800aa74 <__gethex+0x2b8>)
 800a904:	f7ff fec0 	bl	800a688 <__assert_func>
 800a908:	3101      	adds	r1, #1
 800a90a:	105b      	asrs	r3, r3, #1
 800a90c:	e7ef      	b.n	800a8ee <__gethex+0x132>
 800a90e:	f100 0a14 	add.w	sl, r0, #20
 800a912:	2300      	movs	r3, #0
 800a914:	4655      	mov	r5, sl
 800a916:	469b      	mov	fp, r3
 800a918:	45b1      	cmp	r9, r6
 800a91a:	d337      	bcc.n	800a98c <__gethex+0x1d0>
 800a91c:	f845 bb04 	str.w	fp, [r5], #4
 800a920:	eba5 050a 	sub.w	r5, r5, sl
 800a924:	10ad      	asrs	r5, r5, #2
 800a926:	6125      	str	r5, [r4, #16]
 800a928:	4658      	mov	r0, fp
 800a92a:	f7fe f863 	bl	80089f4 <__hi0bits>
 800a92e:	016d      	lsls	r5, r5, #5
 800a930:	f8d8 6000 	ldr.w	r6, [r8]
 800a934:	1a2d      	subs	r5, r5, r0
 800a936:	42b5      	cmp	r5, r6
 800a938:	dd54      	ble.n	800a9e4 <__gethex+0x228>
 800a93a:	1bad      	subs	r5, r5, r6
 800a93c:	4629      	mov	r1, r5
 800a93e:	4620      	mov	r0, r4
 800a940:	f7fe fbef 	bl	8009122 <__any_on>
 800a944:	4681      	mov	r9, r0
 800a946:	b178      	cbz	r0, 800a968 <__gethex+0x1ac>
 800a948:	1e6b      	subs	r3, r5, #1
 800a94a:	1159      	asrs	r1, r3, #5
 800a94c:	f003 021f 	and.w	r2, r3, #31
 800a950:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a954:	f04f 0901 	mov.w	r9, #1
 800a958:	fa09 f202 	lsl.w	r2, r9, r2
 800a95c:	420a      	tst	r2, r1
 800a95e:	d003      	beq.n	800a968 <__gethex+0x1ac>
 800a960:	454b      	cmp	r3, r9
 800a962:	dc36      	bgt.n	800a9d2 <__gethex+0x216>
 800a964:	f04f 0902 	mov.w	r9, #2
 800a968:	4629      	mov	r1, r5
 800a96a:	4620      	mov	r0, r4
 800a96c:	f7ff febe 	bl	800a6ec <rshift>
 800a970:	442f      	add	r7, r5
 800a972:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a976:	42bb      	cmp	r3, r7
 800a978:	da42      	bge.n	800aa00 <__gethex+0x244>
 800a97a:	9801      	ldr	r0, [sp, #4]
 800a97c:	4621      	mov	r1, r4
 800a97e:	f7fd ff87 	bl	8008890 <_Bfree>
 800a982:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a984:	2300      	movs	r3, #0
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	25a3      	movs	r5, #163	@ 0xa3
 800a98a:	e793      	b.n	800a8b4 <__gethex+0xf8>
 800a98c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a990:	2a2e      	cmp	r2, #46	@ 0x2e
 800a992:	d012      	beq.n	800a9ba <__gethex+0x1fe>
 800a994:	2b20      	cmp	r3, #32
 800a996:	d104      	bne.n	800a9a2 <__gethex+0x1e6>
 800a998:	f845 bb04 	str.w	fp, [r5], #4
 800a99c:	f04f 0b00 	mov.w	fp, #0
 800a9a0:	465b      	mov	r3, fp
 800a9a2:	7830      	ldrb	r0, [r6, #0]
 800a9a4:	9303      	str	r3, [sp, #12]
 800a9a6:	f7ff fef3 	bl	800a790 <__hexdig_fun>
 800a9aa:	9b03      	ldr	r3, [sp, #12]
 800a9ac:	f000 000f 	and.w	r0, r0, #15
 800a9b0:	4098      	lsls	r0, r3
 800a9b2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a9b6:	3304      	adds	r3, #4
 800a9b8:	e7ae      	b.n	800a918 <__gethex+0x15c>
 800a9ba:	45b1      	cmp	r9, r6
 800a9bc:	d8ea      	bhi.n	800a994 <__gethex+0x1d8>
 800a9be:	492b      	ldr	r1, [pc, #172]	@ (800aa6c <__gethex+0x2b0>)
 800a9c0:	9303      	str	r3, [sp, #12]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	f7ff fe13 	bl	800a5f0 <strncmp>
 800a9ca:	9b03      	ldr	r3, [sp, #12]
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	d1e1      	bne.n	800a994 <__gethex+0x1d8>
 800a9d0:	e7a2      	b.n	800a918 <__gethex+0x15c>
 800a9d2:	1ea9      	subs	r1, r5, #2
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f7fe fba4 	bl	8009122 <__any_on>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	d0c2      	beq.n	800a964 <__gethex+0x1a8>
 800a9de:	f04f 0903 	mov.w	r9, #3
 800a9e2:	e7c1      	b.n	800a968 <__gethex+0x1ac>
 800a9e4:	da09      	bge.n	800a9fa <__gethex+0x23e>
 800a9e6:	1b75      	subs	r5, r6, r5
 800a9e8:	4621      	mov	r1, r4
 800a9ea:	9801      	ldr	r0, [sp, #4]
 800a9ec:	462a      	mov	r2, r5
 800a9ee:	f7fe f95f 	bl	8008cb0 <__lshift>
 800a9f2:	1b7f      	subs	r7, r7, r5
 800a9f4:	4604      	mov	r4, r0
 800a9f6:	f100 0a14 	add.w	sl, r0, #20
 800a9fa:	f04f 0900 	mov.w	r9, #0
 800a9fe:	e7b8      	b.n	800a972 <__gethex+0x1b6>
 800aa00:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aa04:	42bd      	cmp	r5, r7
 800aa06:	dd6f      	ble.n	800aae8 <__gethex+0x32c>
 800aa08:	1bed      	subs	r5, r5, r7
 800aa0a:	42ae      	cmp	r6, r5
 800aa0c:	dc34      	bgt.n	800aa78 <__gethex+0x2bc>
 800aa0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d022      	beq.n	800aa5c <__gethex+0x2a0>
 800aa16:	2b03      	cmp	r3, #3
 800aa18:	d024      	beq.n	800aa64 <__gethex+0x2a8>
 800aa1a:	2b01      	cmp	r3, #1
 800aa1c:	d115      	bne.n	800aa4a <__gethex+0x28e>
 800aa1e:	42ae      	cmp	r6, r5
 800aa20:	d113      	bne.n	800aa4a <__gethex+0x28e>
 800aa22:	2e01      	cmp	r6, #1
 800aa24:	d10b      	bne.n	800aa3e <__gethex+0x282>
 800aa26:	9a02      	ldr	r2, [sp, #8]
 800aa28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aa2c:	6013      	str	r3, [r2, #0]
 800aa2e:	2301      	movs	r3, #1
 800aa30:	6123      	str	r3, [r4, #16]
 800aa32:	f8ca 3000 	str.w	r3, [sl]
 800aa36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa38:	2562      	movs	r5, #98	@ 0x62
 800aa3a:	601c      	str	r4, [r3, #0]
 800aa3c:	e73a      	b.n	800a8b4 <__gethex+0xf8>
 800aa3e:	1e71      	subs	r1, r6, #1
 800aa40:	4620      	mov	r0, r4
 800aa42:	f7fe fb6e 	bl	8009122 <__any_on>
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d1ed      	bne.n	800aa26 <__gethex+0x26a>
 800aa4a:	9801      	ldr	r0, [sp, #4]
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	f7fd ff1f 	bl	8008890 <_Bfree>
 800aa52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa54:	2300      	movs	r3, #0
 800aa56:	6013      	str	r3, [r2, #0]
 800aa58:	2550      	movs	r5, #80	@ 0x50
 800aa5a:	e72b      	b.n	800a8b4 <__gethex+0xf8>
 800aa5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d1f3      	bne.n	800aa4a <__gethex+0x28e>
 800aa62:	e7e0      	b.n	800aa26 <__gethex+0x26a>
 800aa64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d1dd      	bne.n	800aa26 <__gethex+0x26a>
 800aa6a:	e7ee      	b.n	800aa4a <__gethex+0x28e>
 800aa6c:	0800b28b 	.word	0x0800b28b
 800aa70:	0800b221 	.word	0x0800b221
 800aa74:	0800b2e2 	.word	0x0800b2e2
 800aa78:	1e6f      	subs	r7, r5, #1
 800aa7a:	f1b9 0f00 	cmp.w	r9, #0
 800aa7e:	d130      	bne.n	800aae2 <__gethex+0x326>
 800aa80:	b127      	cbz	r7, 800aa8c <__gethex+0x2d0>
 800aa82:	4639      	mov	r1, r7
 800aa84:	4620      	mov	r0, r4
 800aa86:	f7fe fb4c 	bl	8009122 <__any_on>
 800aa8a:	4681      	mov	r9, r0
 800aa8c:	117a      	asrs	r2, r7, #5
 800aa8e:	2301      	movs	r3, #1
 800aa90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aa94:	f007 071f 	and.w	r7, r7, #31
 800aa98:	40bb      	lsls	r3, r7
 800aa9a:	4213      	tst	r3, r2
 800aa9c:	4629      	mov	r1, r5
 800aa9e:	4620      	mov	r0, r4
 800aaa0:	bf18      	it	ne
 800aaa2:	f049 0902 	orrne.w	r9, r9, #2
 800aaa6:	f7ff fe21 	bl	800a6ec <rshift>
 800aaaa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aaae:	1b76      	subs	r6, r6, r5
 800aab0:	2502      	movs	r5, #2
 800aab2:	f1b9 0f00 	cmp.w	r9, #0
 800aab6:	d047      	beq.n	800ab48 <__gethex+0x38c>
 800aab8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d015      	beq.n	800aaec <__gethex+0x330>
 800aac0:	2b03      	cmp	r3, #3
 800aac2:	d017      	beq.n	800aaf4 <__gethex+0x338>
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d109      	bne.n	800aadc <__gethex+0x320>
 800aac8:	f019 0f02 	tst.w	r9, #2
 800aacc:	d006      	beq.n	800aadc <__gethex+0x320>
 800aace:	f8da 3000 	ldr.w	r3, [sl]
 800aad2:	ea49 0903 	orr.w	r9, r9, r3
 800aad6:	f019 0f01 	tst.w	r9, #1
 800aada:	d10e      	bne.n	800aafa <__gethex+0x33e>
 800aadc:	f045 0510 	orr.w	r5, r5, #16
 800aae0:	e032      	b.n	800ab48 <__gethex+0x38c>
 800aae2:	f04f 0901 	mov.w	r9, #1
 800aae6:	e7d1      	b.n	800aa8c <__gethex+0x2d0>
 800aae8:	2501      	movs	r5, #1
 800aaea:	e7e2      	b.n	800aab2 <__gethex+0x2f6>
 800aaec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaee:	f1c3 0301 	rsb	r3, r3, #1
 800aaf2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aaf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d0f0      	beq.n	800aadc <__gethex+0x320>
 800aafa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aafe:	f104 0314 	add.w	r3, r4, #20
 800ab02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ab06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ab0a:	f04f 0c00 	mov.w	ip, #0
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab14:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ab18:	d01b      	beq.n	800ab52 <__gethex+0x396>
 800ab1a:	3201      	adds	r2, #1
 800ab1c:	6002      	str	r2, [r0, #0]
 800ab1e:	2d02      	cmp	r5, #2
 800ab20:	f104 0314 	add.w	r3, r4, #20
 800ab24:	d13c      	bne.n	800aba0 <__gethex+0x3e4>
 800ab26:	f8d8 2000 	ldr.w	r2, [r8]
 800ab2a:	3a01      	subs	r2, #1
 800ab2c:	42b2      	cmp	r2, r6
 800ab2e:	d109      	bne.n	800ab44 <__gethex+0x388>
 800ab30:	1171      	asrs	r1, r6, #5
 800ab32:	2201      	movs	r2, #1
 800ab34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab38:	f006 061f 	and.w	r6, r6, #31
 800ab3c:	fa02 f606 	lsl.w	r6, r2, r6
 800ab40:	421e      	tst	r6, r3
 800ab42:	d13a      	bne.n	800abba <__gethex+0x3fe>
 800ab44:	f045 0520 	orr.w	r5, r5, #32
 800ab48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab4a:	601c      	str	r4, [r3, #0]
 800ab4c:	9b02      	ldr	r3, [sp, #8]
 800ab4e:	601f      	str	r7, [r3, #0]
 800ab50:	e6b0      	b.n	800a8b4 <__gethex+0xf8>
 800ab52:	4299      	cmp	r1, r3
 800ab54:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab58:	d8d9      	bhi.n	800ab0e <__gethex+0x352>
 800ab5a:	68a3      	ldr	r3, [r4, #8]
 800ab5c:	459b      	cmp	fp, r3
 800ab5e:	db17      	blt.n	800ab90 <__gethex+0x3d4>
 800ab60:	6861      	ldr	r1, [r4, #4]
 800ab62:	9801      	ldr	r0, [sp, #4]
 800ab64:	3101      	adds	r1, #1
 800ab66:	f7fd fe53 	bl	8008810 <_Balloc>
 800ab6a:	4681      	mov	r9, r0
 800ab6c:	b918      	cbnz	r0, 800ab76 <__gethex+0x3ba>
 800ab6e:	4b1a      	ldr	r3, [pc, #104]	@ (800abd8 <__gethex+0x41c>)
 800ab70:	4602      	mov	r2, r0
 800ab72:	2184      	movs	r1, #132	@ 0x84
 800ab74:	e6c5      	b.n	800a902 <__gethex+0x146>
 800ab76:	6922      	ldr	r2, [r4, #16]
 800ab78:	3202      	adds	r2, #2
 800ab7a:	f104 010c 	add.w	r1, r4, #12
 800ab7e:	0092      	lsls	r2, r2, #2
 800ab80:	300c      	adds	r0, #12
 800ab82:	f7fc fed6 	bl	8007932 <memcpy>
 800ab86:	4621      	mov	r1, r4
 800ab88:	9801      	ldr	r0, [sp, #4]
 800ab8a:	f7fd fe81 	bl	8008890 <_Bfree>
 800ab8e:	464c      	mov	r4, r9
 800ab90:	6923      	ldr	r3, [r4, #16]
 800ab92:	1c5a      	adds	r2, r3, #1
 800ab94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab98:	6122      	str	r2, [r4, #16]
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	615a      	str	r2, [r3, #20]
 800ab9e:	e7be      	b.n	800ab1e <__gethex+0x362>
 800aba0:	6922      	ldr	r2, [r4, #16]
 800aba2:	455a      	cmp	r2, fp
 800aba4:	dd0b      	ble.n	800abbe <__gethex+0x402>
 800aba6:	2101      	movs	r1, #1
 800aba8:	4620      	mov	r0, r4
 800abaa:	f7ff fd9f 	bl	800a6ec <rshift>
 800abae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abb2:	3701      	adds	r7, #1
 800abb4:	42bb      	cmp	r3, r7
 800abb6:	f6ff aee0 	blt.w	800a97a <__gethex+0x1be>
 800abba:	2501      	movs	r5, #1
 800abbc:	e7c2      	b.n	800ab44 <__gethex+0x388>
 800abbe:	f016 061f 	ands.w	r6, r6, #31
 800abc2:	d0fa      	beq.n	800abba <__gethex+0x3fe>
 800abc4:	4453      	add	r3, sl
 800abc6:	f1c6 0620 	rsb	r6, r6, #32
 800abca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800abce:	f7fd ff11 	bl	80089f4 <__hi0bits>
 800abd2:	42b0      	cmp	r0, r6
 800abd4:	dbe7      	blt.n	800aba6 <__gethex+0x3ea>
 800abd6:	e7f0      	b.n	800abba <__gethex+0x3fe>
 800abd8:	0800b221 	.word	0x0800b221

0800abdc <L_shift>:
 800abdc:	f1c2 0208 	rsb	r2, r2, #8
 800abe0:	0092      	lsls	r2, r2, #2
 800abe2:	b570      	push	{r4, r5, r6, lr}
 800abe4:	f1c2 0620 	rsb	r6, r2, #32
 800abe8:	6843      	ldr	r3, [r0, #4]
 800abea:	6804      	ldr	r4, [r0, #0]
 800abec:	fa03 f506 	lsl.w	r5, r3, r6
 800abf0:	432c      	orrs	r4, r5
 800abf2:	40d3      	lsrs	r3, r2
 800abf4:	6004      	str	r4, [r0, #0]
 800abf6:	f840 3f04 	str.w	r3, [r0, #4]!
 800abfa:	4288      	cmp	r0, r1
 800abfc:	d3f4      	bcc.n	800abe8 <L_shift+0xc>
 800abfe:	bd70      	pop	{r4, r5, r6, pc}

0800ac00 <__match>:
 800ac00:	b530      	push	{r4, r5, lr}
 800ac02:	6803      	ldr	r3, [r0, #0]
 800ac04:	3301      	adds	r3, #1
 800ac06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac0a:	b914      	cbnz	r4, 800ac12 <__match+0x12>
 800ac0c:	6003      	str	r3, [r0, #0]
 800ac0e:	2001      	movs	r0, #1
 800ac10:	bd30      	pop	{r4, r5, pc}
 800ac12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac16:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ac1a:	2d19      	cmp	r5, #25
 800ac1c:	bf98      	it	ls
 800ac1e:	3220      	addls	r2, #32
 800ac20:	42a2      	cmp	r2, r4
 800ac22:	d0f0      	beq.n	800ac06 <__match+0x6>
 800ac24:	2000      	movs	r0, #0
 800ac26:	e7f3      	b.n	800ac10 <__match+0x10>

0800ac28 <__hexnan>:
 800ac28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac2c:	680b      	ldr	r3, [r1, #0]
 800ac2e:	6801      	ldr	r1, [r0, #0]
 800ac30:	115e      	asrs	r6, r3, #5
 800ac32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ac36:	f013 031f 	ands.w	r3, r3, #31
 800ac3a:	b087      	sub	sp, #28
 800ac3c:	bf18      	it	ne
 800ac3e:	3604      	addne	r6, #4
 800ac40:	2500      	movs	r5, #0
 800ac42:	1f37      	subs	r7, r6, #4
 800ac44:	4682      	mov	sl, r0
 800ac46:	4690      	mov	r8, r2
 800ac48:	9301      	str	r3, [sp, #4]
 800ac4a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac4e:	46b9      	mov	r9, r7
 800ac50:	463c      	mov	r4, r7
 800ac52:	9502      	str	r5, [sp, #8]
 800ac54:	46ab      	mov	fp, r5
 800ac56:	784a      	ldrb	r2, [r1, #1]
 800ac58:	1c4b      	adds	r3, r1, #1
 800ac5a:	9303      	str	r3, [sp, #12]
 800ac5c:	b342      	cbz	r2, 800acb0 <__hexnan+0x88>
 800ac5e:	4610      	mov	r0, r2
 800ac60:	9105      	str	r1, [sp, #20]
 800ac62:	9204      	str	r2, [sp, #16]
 800ac64:	f7ff fd94 	bl	800a790 <__hexdig_fun>
 800ac68:	2800      	cmp	r0, #0
 800ac6a:	d151      	bne.n	800ad10 <__hexnan+0xe8>
 800ac6c:	9a04      	ldr	r2, [sp, #16]
 800ac6e:	9905      	ldr	r1, [sp, #20]
 800ac70:	2a20      	cmp	r2, #32
 800ac72:	d818      	bhi.n	800aca6 <__hexnan+0x7e>
 800ac74:	9b02      	ldr	r3, [sp, #8]
 800ac76:	459b      	cmp	fp, r3
 800ac78:	dd13      	ble.n	800aca2 <__hexnan+0x7a>
 800ac7a:	454c      	cmp	r4, r9
 800ac7c:	d206      	bcs.n	800ac8c <__hexnan+0x64>
 800ac7e:	2d07      	cmp	r5, #7
 800ac80:	dc04      	bgt.n	800ac8c <__hexnan+0x64>
 800ac82:	462a      	mov	r2, r5
 800ac84:	4649      	mov	r1, r9
 800ac86:	4620      	mov	r0, r4
 800ac88:	f7ff ffa8 	bl	800abdc <L_shift>
 800ac8c:	4544      	cmp	r4, r8
 800ac8e:	d952      	bls.n	800ad36 <__hexnan+0x10e>
 800ac90:	2300      	movs	r3, #0
 800ac92:	f1a4 0904 	sub.w	r9, r4, #4
 800ac96:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac9a:	f8cd b008 	str.w	fp, [sp, #8]
 800ac9e:	464c      	mov	r4, r9
 800aca0:	461d      	mov	r5, r3
 800aca2:	9903      	ldr	r1, [sp, #12]
 800aca4:	e7d7      	b.n	800ac56 <__hexnan+0x2e>
 800aca6:	2a29      	cmp	r2, #41	@ 0x29
 800aca8:	d157      	bne.n	800ad5a <__hexnan+0x132>
 800acaa:	3102      	adds	r1, #2
 800acac:	f8ca 1000 	str.w	r1, [sl]
 800acb0:	f1bb 0f00 	cmp.w	fp, #0
 800acb4:	d051      	beq.n	800ad5a <__hexnan+0x132>
 800acb6:	454c      	cmp	r4, r9
 800acb8:	d206      	bcs.n	800acc8 <__hexnan+0xa0>
 800acba:	2d07      	cmp	r5, #7
 800acbc:	dc04      	bgt.n	800acc8 <__hexnan+0xa0>
 800acbe:	462a      	mov	r2, r5
 800acc0:	4649      	mov	r1, r9
 800acc2:	4620      	mov	r0, r4
 800acc4:	f7ff ff8a 	bl	800abdc <L_shift>
 800acc8:	4544      	cmp	r4, r8
 800acca:	d936      	bls.n	800ad3a <__hexnan+0x112>
 800accc:	f1a8 0204 	sub.w	r2, r8, #4
 800acd0:	4623      	mov	r3, r4
 800acd2:	f853 1b04 	ldr.w	r1, [r3], #4
 800acd6:	f842 1f04 	str.w	r1, [r2, #4]!
 800acda:	429f      	cmp	r7, r3
 800acdc:	d2f9      	bcs.n	800acd2 <__hexnan+0xaa>
 800acde:	1b3b      	subs	r3, r7, r4
 800ace0:	f023 0303 	bic.w	r3, r3, #3
 800ace4:	3304      	adds	r3, #4
 800ace6:	3401      	adds	r4, #1
 800ace8:	3e03      	subs	r6, #3
 800acea:	42b4      	cmp	r4, r6
 800acec:	bf88      	it	hi
 800acee:	2304      	movhi	r3, #4
 800acf0:	4443      	add	r3, r8
 800acf2:	2200      	movs	r2, #0
 800acf4:	f843 2b04 	str.w	r2, [r3], #4
 800acf8:	429f      	cmp	r7, r3
 800acfa:	d2fb      	bcs.n	800acf4 <__hexnan+0xcc>
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	b91b      	cbnz	r3, 800ad08 <__hexnan+0xe0>
 800ad00:	4547      	cmp	r7, r8
 800ad02:	d128      	bne.n	800ad56 <__hexnan+0x12e>
 800ad04:	2301      	movs	r3, #1
 800ad06:	603b      	str	r3, [r7, #0]
 800ad08:	2005      	movs	r0, #5
 800ad0a:	b007      	add	sp, #28
 800ad0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad10:	3501      	adds	r5, #1
 800ad12:	2d08      	cmp	r5, #8
 800ad14:	f10b 0b01 	add.w	fp, fp, #1
 800ad18:	dd06      	ble.n	800ad28 <__hexnan+0x100>
 800ad1a:	4544      	cmp	r4, r8
 800ad1c:	d9c1      	bls.n	800aca2 <__hexnan+0x7a>
 800ad1e:	2300      	movs	r3, #0
 800ad20:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad24:	2501      	movs	r5, #1
 800ad26:	3c04      	subs	r4, #4
 800ad28:	6822      	ldr	r2, [r4, #0]
 800ad2a:	f000 000f 	and.w	r0, r0, #15
 800ad2e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ad32:	6020      	str	r0, [r4, #0]
 800ad34:	e7b5      	b.n	800aca2 <__hexnan+0x7a>
 800ad36:	2508      	movs	r5, #8
 800ad38:	e7b3      	b.n	800aca2 <__hexnan+0x7a>
 800ad3a:	9b01      	ldr	r3, [sp, #4]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d0dd      	beq.n	800acfc <__hexnan+0xd4>
 800ad40:	f1c3 0320 	rsb	r3, r3, #32
 800ad44:	f04f 32ff 	mov.w	r2, #4294967295
 800ad48:	40da      	lsrs	r2, r3
 800ad4a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ad4e:	4013      	ands	r3, r2
 800ad50:	f846 3c04 	str.w	r3, [r6, #-4]
 800ad54:	e7d2      	b.n	800acfc <__hexnan+0xd4>
 800ad56:	3f04      	subs	r7, #4
 800ad58:	e7d0      	b.n	800acfc <__hexnan+0xd4>
 800ad5a:	2004      	movs	r0, #4
 800ad5c:	e7d5      	b.n	800ad0a <__hexnan+0xe2>

0800ad5e <__ascii_mbtowc>:
 800ad5e:	b082      	sub	sp, #8
 800ad60:	b901      	cbnz	r1, 800ad64 <__ascii_mbtowc+0x6>
 800ad62:	a901      	add	r1, sp, #4
 800ad64:	b142      	cbz	r2, 800ad78 <__ascii_mbtowc+0x1a>
 800ad66:	b14b      	cbz	r3, 800ad7c <__ascii_mbtowc+0x1e>
 800ad68:	7813      	ldrb	r3, [r2, #0]
 800ad6a:	600b      	str	r3, [r1, #0]
 800ad6c:	7812      	ldrb	r2, [r2, #0]
 800ad6e:	1e10      	subs	r0, r2, #0
 800ad70:	bf18      	it	ne
 800ad72:	2001      	movne	r0, #1
 800ad74:	b002      	add	sp, #8
 800ad76:	4770      	bx	lr
 800ad78:	4610      	mov	r0, r2
 800ad7a:	e7fb      	b.n	800ad74 <__ascii_mbtowc+0x16>
 800ad7c:	f06f 0001 	mvn.w	r0, #1
 800ad80:	e7f8      	b.n	800ad74 <__ascii_mbtowc+0x16>

0800ad82 <_realloc_r>:
 800ad82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad86:	4607      	mov	r7, r0
 800ad88:	4614      	mov	r4, r2
 800ad8a:	460d      	mov	r5, r1
 800ad8c:	b921      	cbnz	r1, 800ad98 <_realloc_r+0x16>
 800ad8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad92:	4611      	mov	r1, r2
 800ad94:	f7fd bcb0 	b.w	80086f8 <_malloc_r>
 800ad98:	b92a      	cbnz	r2, 800ada6 <_realloc_r+0x24>
 800ad9a:	f7fd fc39 	bl	8008610 <_free_r>
 800ad9e:	4625      	mov	r5, r4
 800ada0:	4628      	mov	r0, r5
 800ada2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ada6:	f000 f840 	bl	800ae2a <_malloc_usable_size_r>
 800adaa:	4284      	cmp	r4, r0
 800adac:	4606      	mov	r6, r0
 800adae:	d802      	bhi.n	800adb6 <_realloc_r+0x34>
 800adb0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adb4:	d8f4      	bhi.n	800ada0 <_realloc_r+0x1e>
 800adb6:	4621      	mov	r1, r4
 800adb8:	4638      	mov	r0, r7
 800adba:	f7fd fc9d 	bl	80086f8 <_malloc_r>
 800adbe:	4680      	mov	r8, r0
 800adc0:	b908      	cbnz	r0, 800adc6 <_realloc_r+0x44>
 800adc2:	4645      	mov	r5, r8
 800adc4:	e7ec      	b.n	800ada0 <_realloc_r+0x1e>
 800adc6:	42b4      	cmp	r4, r6
 800adc8:	4622      	mov	r2, r4
 800adca:	4629      	mov	r1, r5
 800adcc:	bf28      	it	cs
 800adce:	4632      	movcs	r2, r6
 800add0:	f7fc fdaf 	bl	8007932 <memcpy>
 800add4:	4629      	mov	r1, r5
 800add6:	4638      	mov	r0, r7
 800add8:	f7fd fc1a 	bl	8008610 <_free_r>
 800addc:	e7f1      	b.n	800adc2 <_realloc_r+0x40>

0800adde <__ascii_wctomb>:
 800adde:	4603      	mov	r3, r0
 800ade0:	4608      	mov	r0, r1
 800ade2:	b141      	cbz	r1, 800adf6 <__ascii_wctomb+0x18>
 800ade4:	2aff      	cmp	r2, #255	@ 0xff
 800ade6:	d904      	bls.n	800adf2 <__ascii_wctomb+0x14>
 800ade8:	228a      	movs	r2, #138	@ 0x8a
 800adea:	601a      	str	r2, [r3, #0]
 800adec:	f04f 30ff 	mov.w	r0, #4294967295
 800adf0:	4770      	bx	lr
 800adf2:	700a      	strb	r2, [r1, #0]
 800adf4:	2001      	movs	r0, #1
 800adf6:	4770      	bx	lr

0800adf8 <fiprintf>:
 800adf8:	b40e      	push	{r1, r2, r3}
 800adfa:	b503      	push	{r0, r1, lr}
 800adfc:	4601      	mov	r1, r0
 800adfe:	ab03      	add	r3, sp, #12
 800ae00:	4805      	ldr	r0, [pc, #20]	@ (800ae18 <fiprintf+0x20>)
 800ae02:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae06:	6800      	ldr	r0, [r0, #0]
 800ae08:	9301      	str	r3, [sp, #4]
 800ae0a:	f7ff f9b1 	bl	800a170 <_vfiprintf_r>
 800ae0e:	b002      	add	sp, #8
 800ae10:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae14:	b003      	add	sp, #12
 800ae16:	4770      	bx	lr
 800ae18:	20000024 	.word	0x20000024

0800ae1c <abort>:
 800ae1c:	b508      	push	{r3, lr}
 800ae1e:	2006      	movs	r0, #6
 800ae20:	f000 f834 	bl	800ae8c <raise>
 800ae24:	2001      	movs	r0, #1
 800ae26:	f7f7 fa85 	bl	8002334 <_exit>

0800ae2a <_malloc_usable_size_r>:
 800ae2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae2e:	1f18      	subs	r0, r3, #4
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	bfbc      	itt	lt
 800ae34:	580b      	ldrlt	r3, [r1, r0]
 800ae36:	18c0      	addlt	r0, r0, r3
 800ae38:	4770      	bx	lr

0800ae3a <_raise_r>:
 800ae3a:	291f      	cmp	r1, #31
 800ae3c:	b538      	push	{r3, r4, r5, lr}
 800ae3e:	4605      	mov	r5, r0
 800ae40:	460c      	mov	r4, r1
 800ae42:	d904      	bls.n	800ae4e <_raise_r+0x14>
 800ae44:	2316      	movs	r3, #22
 800ae46:	6003      	str	r3, [r0, #0]
 800ae48:	f04f 30ff 	mov.w	r0, #4294967295
 800ae4c:	bd38      	pop	{r3, r4, r5, pc}
 800ae4e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ae50:	b112      	cbz	r2, 800ae58 <_raise_r+0x1e>
 800ae52:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae56:	b94b      	cbnz	r3, 800ae6c <_raise_r+0x32>
 800ae58:	4628      	mov	r0, r5
 800ae5a:	f000 f831 	bl	800aec0 <_getpid_r>
 800ae5e:	4622      	mov	r2, r4
 800ae60:	4601      	mov	r1, r0
 800ae62:	4628      	mov	r0, r5
 800ae64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae68:	f000 b818 	b.w	800ae9c <_kill_r>
 800ae6c:	2b01      	cmp	r3, #1
 800ae6e:	d00a      	beq.n	800ae86 <_raise_r+0x4c>
 800ae70:	1c59      	adds	r1, r3, #1
 800ae72:	d103      	bne.n	800ae7c <_raise_r+0x42>
 800ae74:	2316      	movs	r3, #22
 800ae76:	6003      	str	r3, [r0, #0]
 800ae78:	2001      	movs	r0, #1
 800ae7a:	e7e7      	b.n	800ae4c <_raise_r+0x12>
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ae82:	4620      	mov	r0, r4
 800ae84:	4798      	blx	r3
 800ae86:	2000      	movs	r0, #0
 800ae88:	e7e0      	b.n	800ae4c <_raise_r+0x12>
	...

0800ae8c <raise>:
 800ae8c:	4b02      	ldr	r3, [pc, #8]	@ (800ae98 <raise+0xc>)
 800ae8e:	4601      	mov	r1, r0
 800ae90:	6818      	ldr	r0, [r3, #0]
 800ae92:	f7ff bfd2 	b.w	800ae3a <_raise_r>
 800ae96:	bf00      	nop
 800ae98:	20000024 	.word	0x20000024

0800ae9c <_kill_r>:
 800ae9c:	b538      	push	{r3, r4, r5, lr}
 800ae9e:	4d07      	ldr	r5, [pc, #28]	@ (800aebc <_kill_r+0x20>)
 800aea0:	2300      	movs	r3, #0
 800aea2:	4604      	mov	r4, r0
 800aea4:	4608      	mov	r0, r1
 800aea6:	4611      	mov	r1, r2
 800aea8:	602b      	str	r3, [r5, #0]
 800aeaa:	f7f7 fa33 	bl	8002314 <_kill>
 800aeae:	1c43      	adds	r3, r0, #1
 800aeb0:	d102      	bne.n	800aeb8 <_kill_r+0x1c>
 800aeb2:	682b      	ldr	r3, [r5, #0]
 800aeb4:	b103      	cbz	r3, 800aeb8 <_kill_r+0x1c>
 800aeb6:	6023      	str	r3, [r4, #0]
 800aeb8:	bd38      	pop	{r3, r4, r5, pc}
 800aeba:	bf00      	nop
 800aebc:	20000614 	.word	0x20000614

0800aec0 <_getpid_r>:
 800aec0:	f7f7 ba20 	b.w	8002304 <_getpid>

0800aec4 <_init>:
 800aec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aec6:	bf00      	nop
 800aec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeca:	bc08      	pop	{r3}
 800aecc:	469e      	mov	lr, r3
 800aece:	4770      	bx	lr

0800aed0 <_fini>:
 800aed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aed2:	bf00      	nop
 800aed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aed6:	bc08      	pop	{r3}
 800aed8:	469e      	mov	lr, r3
 800aeda:	4770      	bx	lr
