## Courses and Tutorials
 - [Synopsys curricula](https://www.synopsys.com/community/university-program/curriculum-programs.html) for Bachelor and Master Programs in IC design and EDA development
 - Rob A. Rutenbar, coursera [VLSI CAD Part I: Logic](https://www.coursera.org/learn/vlsi-cad-logic) and [VLSI CAD Part II: Layout](https://www.coursera.org/learn/vlsi-cad-layout)
   - CMU [EE760: VLSI CAD - Logic to Layout](https://course.ece.cmu.edu/~ee760/)
 - Yibo Lin, PKU [04834590: Optimization and Machine Learning in VLSI Design Automation](https://limbo018.gitee.io/courses/spring2021-VLSICAD)
 - Kurt Keutzer and Sanjit A. Seshia, UC Berkeley [EECS 244: Introduction to Computer Aided Design of Integrated Circuits](https://people.eecs.berkeley.edu/~keutzer/classes/244fa2005/244fa2005-h6.htm)
 - Song Chen, USTC [VLSI-CAD: VLSI Design Optimization](http://staff.ustc.edu.cn/~songch/vlsi-cad.htm)
 - Sung Kyu Lim, Georgia Tech [ECE6133: Physical Design Automation of VLSI Systems](http://limsk.ece.gatech.edu/course/ece6133/)
 - David Z. Pan, UT Austin [EE 382V: VLSI Physical Design Automation](http://users.ece.utexas.edu/~dpan/EE382V_PDA/)
 - Sanjit A. Seshia, UC Berkeley [EECS 219C: Formal Methods: Specification, Verification, and Synthesis](https://people.eecs.berkeley.edu/~sseshia/219c/)
 - Chung-Kuan Cheng, UCSD [CSE245: Computer Aided Circuit Simulation and Verification](https://cseweb.ucsd.edu/classes/wi15/cse245-a/)
 - Zhiru Zhang, Cornell [ECE 5775: High-Level Digital Design Automation](https://www.csl.cornell.edu/courses/ece5775/)
 - Robert Brayton, UC Berkeley [EECS 219B: Logic Synthesis for Hardware Systems](https://people.eecs.berkeley.edu/~brayton/courses/219b/)
 - Alan Mishchenko, UC Berkeley [EECS 290A: Advanced Methods in Logic Synthesis and Equivalence Checking ](https://people.eecs.berkeley.edu/~alanmi/courses/2008_290A/)
 - Priyank Kalla, U of Utah [ECE/CS 5740/6740: CAD of Digital Circuits Logic Synthesis and Optimization](https://my.ece.utah.edu/~kalla/ECE5740/5740.pdf)
 - Adnan Aziz, UT Austin [Introduction to Logic Synthesis](http://users.ece.utexas.edu/~adnan/syn-07/)
 - Charlie Chen, UW-Madison [ECE902: Optimization, Modeling, and Simulation for VLSI CAD](http://homepages.cae.wisc.edu/~ece902/index.html)

<!--- - Gogul Ilango's notes [ASIC Design](https://gogul09.github.io/asic-design)-->

## Misc.
+ [Computer Engineering Resources](https://github.com/rajesh-s/computer-engineering-resources)
  - A curated catalogue of Computer Engineering/Computer Architecture/Computer Systems resources.
