design_1_ws2811_drv_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ws2811_drv_0_0_1/sim/design_1_ws2811_drv_0_0.vhd,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_1,../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/5c35/simulation/fifo_generator_vlog_beh.v,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_1,../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_1,../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_fifo_generator_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_bitreg_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_bitreg_0_2/sim/design_1_bitreg_0_2.vhd,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_uart_mock_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_mock_0_0/sim/design_1_uart_mock_0_0.vhd,incdir="$ref_dir/../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../ldtv.srcs/sources_1/bd/design_1/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
