Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 16 19:37:46 2024
| Host         : PC_CSDVerisure running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file audioSystem_timing_summary_routed.rpt -rpx audioSystem_timing_summary_routed.rpx
| Design       : audioSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: BTNL (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: BTNR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/r_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_audioInterface/OUTPUT/sample_req_aux_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_controller/PLAYING_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_led_driver/counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_led_driver/counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_led_driver/counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_led_driver/counter_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 501 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     67.662        0.000                      0                 2859        0.049        0.000                      0                 2859        3.000        0.000                       0                   507  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100Mhz               {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz         67.662        0.000                      0                 2859        0.225        0.000                      0                 2859       41.167        0.000                       0                   503  
  clkfbout_clk_12Mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz_1       67.673        0.000                      0                 2859        0.225        0.000                      0                 2859       41.167        0.000                       0                   503  
  clkfbout_clk_12Mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_12Mhz_1  clk_12Mhz_clk_12Mhz         67.662        0.000                      0                 2859        0.049        0.000                      0                 2859  
clk_12Mhz_clk_12Mhz    clk_12Mhz_clk_12Mhz_1       67.662        0.000                      0                 2859        0.049        0.000                      0                 2859  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.662ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.194ns  (logic 0.704ns (4.633%)  route 14.490ns (95.367%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.913    13.594    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.718 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_268/O
                         net (fo=1, routed)           0.559    14.278    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_135
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.939    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.939    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 67.662    

Slack (MET) :             67.761ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 0.704ns (4.679%)  route 14.343ns (95.321%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.739    12.420    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.544 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_353/O
                         net (fo=1, routed)           1.586    14.130    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_180
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 67.761    

Slack (MET) :             68.064ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.734ns  (logic 0.704ns (4.778%)  route 14.030ns (95.222%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.516    13.197    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.321 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_272/O
                         net (fo=1, routed)           0.497    13.818    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_137
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.701    82.014    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.882    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.882    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 68.064    

Slack (MET) :             68.112ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.749ns  (logic 0.704ns (4.773%)  route 14.045ns (95.227%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.234    11.915    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.039 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_304/O
                         net (fo=1, routed)           1.793    13.832    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_154
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.944    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 68.112    

Slack (MET) :             68.159ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.630ns  (logic 0.580ns (3.964%)  route 14.050ns (96.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        13.033    13.713    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.872    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.872    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                 68.159    

Slack (MET) :             68.298ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 0.580ns (4.003%)  route 13.909ns (95.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.891    13.572    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.761    82.074    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.870    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.870    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                 68.298    

Slack (MET) :             68.346ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 0.580ns (4.031%)  route 13.810ns (95.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.793    13.473    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.819    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.819    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                 68.346    

Slack (MET) :             68.484ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.249ns  (logic 0.580ns (4.071%)  route 13.669ns (95.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.651    13.332    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.707    82.020    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.816    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                 68.484    

Slack (MET) :             68.651ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.133ns  (logic 0.580ns (4.104%)  route 13.553ns (95.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.535    13.216    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.867    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.867    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 68.651    

Slack (MET) :             68.652ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 0.642ns (4.559%)  route 13.441ns (95.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 81.860 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.617    -0.923    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y77         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        13.098    12.693    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.817 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_227/O
                         net (fo=1, routed)           0.343    13.160    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_114
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.548    81.860    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.348    
                         clock uncertainty           -0.176    82.171    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.811    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.811    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                 68.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.238%)  route 0.144ns (46.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/Q
                         net (fo=2, routed)           0.144    -0.303    u_filterBlock/FIR/B[9]
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/C
                         clock pessimism              0.241    -0.611    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.083    -0.528    u_filterBlock/FIR/r2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.023%)  route 0.155ns (44.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.155    -0.308    u_audioInterface/INPUT/data0_reg[6]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.259 r  u_audioInterface/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    u_audioInterface/INPUT/sample_out_next[6]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.484    u_audioInterface/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.059%)  route 0.164ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/Q
                         net (fo=2, routed)           0.164    -0.284    u_filterBlock/FIR/B[11]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.824    -0.849    u_filterBlock/FIR/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.085    -0.510    u_filterBlock/FIR/r2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/r1_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_controller/sample_to_jack_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.291%)  route 0.187ns (49.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/CLK
    SLICE_X59Y75         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  u_filterBlock/FIR/r1_reg_reg[10]/Q
                         net (fo=4, routed)           0.187    -0.283    u_filterBlock/FIR/r1_reg[10]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.048    -0.235 r  u_filterBlock/FIR/sample_to_jack[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    u_controller/D[3]
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_controller/CLK
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X58Y76         FDCE (Hold_fdce_C_D)         0.131    -0.466    u_controller/sample_to_jack_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y74         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.175    -0.293    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.825    -0.848    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X69Y73         FDCE (Hold_fdce_C_D)         0.070    -0.525    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X66Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.157    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.070    -0.523    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.128    -0.483 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/Q
                         net (fo=2, routed)           0.102    -0.382    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]_1[7]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.098    -0.284 r  u_filterBlock/FIR/COUNTER/r1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    u_filterBlock/FIR/COUNTER_n_50
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/C
                         clock pessimism              0.241    -0.611    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.092    -0.519    u_filterBlock/FIR/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.856%)  route 0.169ns (47.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[4]/Q
                         net (fo=4, routed)           0.169    -0.294    u_audioInterface/INPUT/data0_reg[4]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.245 r  u_audioInterface/INPUT/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_audioInterface/INPUT/sample_out_next[4]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.484    u_audioInterface/INPUT/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.379%)  route 0.162ns (46.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.561    -0.603    u_audioInterface/INPUT/CLK
    SLICE_X68Y81         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_audioInterface/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.162    -0.300    u_audioInterface/INPUT/data0_reg[0]
    SLICE_X68Y80         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  u_audioInterface/INPUT/data0_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    u_audioInterface/INPUT/data0_next[4]
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X68Y80         FDCE (Hold_fdce_C_D)         0.092    -0.498    u_audioInterface/INPUT/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.554    -0.610    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/Q
                         net (fo=2, routed)           0.175    -0.271    u_filterBlock/SAMPLE_REGISTER/s_reg1[3]
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/C
                         clock pessimism              0.241    -0.610    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.090    -0.520    u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y5      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y16     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y26     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y19     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y36     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y19     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y10     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y18     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y70     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y73     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_376_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz
  To Clock:  clkfbout_clk_12Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u_clk_12Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.673ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.194ns  (logic 0.704ns (4.633%)  route 14.490ns (95.367%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.913    13.594    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.718 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_268/O
                         net (fo=1, routed)           0.559    14.278    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_135
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.166    82.393    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.950    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 67.673    

Slack (MET) :             67.772ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 0.704ns (4.679%)  route 14.343ns (95.321%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.739    12.420    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.544 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_353/O
                         net (fo=1, routed)           1.586    14.130    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_180
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.166    82.345    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.902    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.902    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 67.772    

Slack (MET) :             68.075ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.734ns  (logic 0.704ns (4.778%)  route 14.030ns (95.222%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.516    13.197    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.321 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_272/O
                         net (fo=1, routed)           0.497    13.818    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_137
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.701    82.014    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.166    82.336    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 68.075    

Slack (MET) :             68.123ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.749ns  (logic 0.704ns (4.773%)  route 14.045ns (95.227%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.234    11.915    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.039 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_304/O
                         net (fo=1, routed)           1.793    13.832    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_154
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.166    82.398    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.955    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.955    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 68.123    

Slack (MET) :             68.170ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.630ns  (logic 0.580ns (3.964%)  route 14.050ns (96.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        13.033    13.713    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.166    82.398    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.883    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.883    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                 68.170    

Slack (MET) :             68.309ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 0.580ns (4.003%)  route 13.909ns (95.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.891    13.572    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.761    82.074    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.166    82.396    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.881    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.881    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                 68.309    

Slack (MET) :             68.357ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 0.580ns (4.031%)  route 13.810ns (95.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.793    13.473    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.166    82.345    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.830    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.830    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                 68.357    

Slack (MET) :             68.495ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.249ns  (logic 0.580ns (4.071%)  route 13.669ns (95.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.651    13.332    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.707    82.020    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.166    82.342    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.827    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.827    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                 68.495    

Slack (MET) :             68.662ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.133ns  (logic 0.580ns (4.104%)  route 13.553ns (95.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.535    13.216    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.166    82.393    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.878    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.878    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 68.662    

Slack (MET) :             68.662ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 0.642ns (4.559%)  route 13.441ns (95.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 81.860 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.617    -0.923    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y77         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        13.098    12.693    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.817 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_227/O
                         net (fo=1, routed)           0.343    13.160    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_114
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.548    81.860    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.348    
                         clock uncertainty           -0.166    82.182    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.822    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.822    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                 68.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.238%)  route 0.144ns (46.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/Q
                         net (fo=2, routed)           0.144    -0.303    u_filterBlock/FIR/B[9]
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/C
                         clock pessimism              0.241    -0.611    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.083    -0.528    u_filterBlock/FIR/r2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.023%)  route 0.155ns (44.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.155    -0.308    u_audioInterface/INPUT/data0_reg[6]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.259 r  u_audioInterface/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    u_audioInterface/INPUT/sample_out_next[6]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.484    u_audioInterface/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.059%)  route 0.164ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/Q
                         net (fo=2, routed)           0.164    -0.284    u_filterBlock/FIR/B[11]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.824    -0.849    u_filterBlock/FIR/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.085    -0.510    u_filterBlock/FIR/r2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/r1_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_controller/sample_to_jack_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.291%)  route 0.187ns (49.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/CLK
    SLICE_X59Y75         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  u_filterBlock/FIR/r1_reg_reg[10]/Q
                         net (fo=4, routed)           0.187    -0.283    u_filterBlock/FIR/r1_reg[10]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.048    -0.235 r  u_filterBlock/FIR/sample_to_jack[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    u_controller/D[3]
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_controller/CLK
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X58Y76         FDCE (Hold_fdce_C_D)         0.131    -0.466    u_controller/sample_to_jack_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y74         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.175    -0.293    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.825    -0.848    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X69Y73         FDCE (Hold_fdce_C_D)         0.070    -0.525    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X66Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.157    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.070    -0.523    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.128    -0.483 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/Q
                         net (fo=2, routed)           0.102    -0.382    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]_1[7]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.098    -0.284 r  u_filterBlock/FIR/COUNTER/r1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    u_filterBlock/FIR/COUNTER_n_50
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/C
                         clock pessimism              0.241    -0.611    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.092    -0.519    u_filterBlock/FIR/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.856%)  route 0.169ns (47.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[4]/Q
                         net (fo=4, routed)           0.169    -0.294    u_audioInterface/INPUT/data0_reg[4]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.245 r  u_audioInterface/INPUT/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_audioInterface/INPUT/sample_out_next[4]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.484    u_audioInterface/INPUT/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.379%)  route 0.162ns (46.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.561    -0.603    u_audioInterface/INPUT/CLK
    SLICE_X68Y81         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_audioInterface/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.162    -0.300    u_audioInterface/INPUT/data0_reg[0]
    SLICE_X68Y80         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  u_audioInterface/INPUT/data0_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    u_audioInterface/INPUT/data0_next[4]
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X68Y80         FDCE (Hold_fdce_C_D)         0.092    -0.498    u_audioInterface/INPUT/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.554    -0.610    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/Q
                         net (fo=2, routed)           0.175    -0.271    u_filterBlock/SAMPLE_REGISTER/s_reg1[3]
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/C
                         clock pessimism              0.241    -0.610    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.090    -0.520    u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y5      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y10     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y16     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y26     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y19     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y36     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y23     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y19     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y10     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y18     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y70     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y73     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_376_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y80     u_audioInterface/INPUT/data0_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X70Y80     u_audioInterface/INPUT/data1_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz_1
  To Clock:  clkfbout_clk_12Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u_clk_12Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       67.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.662ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.194ns  (logic 0.704ns (4.633%)  route 14.490ns (95.367%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.913    13.594    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.718 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_268/O
                         net (fo=1, routed)           0.559    14.278    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_135
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.939    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.939    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 67.662    

Slack (MET) :             67.761ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 0.704ns (4.679%)  route 14.343ns (95.321%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.739    12.420    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.544 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_353/O
                         net (fo=1, routed)           1.586    14.130    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_180
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 67.761    

Slack (MET) :             68.064ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.734ns  (logic 0.704ns (4.778%)  route 14.030ns (95.222%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.516    13.197    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.321 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_272/O
                         net (fo=1, routed)           0.497    13.818    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_137
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.701    82.014    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.882    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.882    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 68.064    

Slack (MET) :             68.112ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.749ns  (logic 0.704ns (4.773%)  route 14.045ns (95.227%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.234    11.915    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.039 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_304/O
                         net (fo=1, routed)           1.793    13.832    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_154
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.944    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 68.112    

Slack (MET) :             68.159ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.630ns  (logic 0.580ns (3.964%)  route 14.050ns (96.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        13.033    13.713    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.872    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.872    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                 68.159    

Slack (MET) :             68.298ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 0.580ns (4.003%)  route 13.909ns (95.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.891    13.572    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.761    82.074    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.870    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.870    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                 68.298    

Slack (MET) :             68.346ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 0.580ns (4.031%)  route 13.810ns (95.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.793    13.473    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.819    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.819    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                 68.346    

Slack (MET) :             68.484ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.249ns  (logic 0.580ns (4.071%)  route 13.669ns (95.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.651    13.332    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.707    82.020    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.816    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                 68.484    

Slack (MET) :             68.651ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.133ns  (logic 0.580ns (4.104%)  route 13.553ns (95.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.535    13.216    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.867    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.867    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 68.651    

Slack (MET) :             68.652ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 0.642ns (4.559%)  route 13.441ns (95.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 81.860 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.617    -0.923    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y77         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        13.098    12.693    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.817 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_227/O
                         net (fo=1, routed)           0.343    13.160    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_114
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.548    81.860    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.348    
                         clock uncertainty           -0.176    82.171    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.811    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.811    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                 68.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.238%)  route 0.144ns (46.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/Q
                         net (fo=2, routed)           0.144    -0.303    u_filterBlock/FIR/B[9]
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/C
                         clock pessimism              0.241    -0.611    
                         clock uncertainty            0.176    -0.435    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.083    -0.352    u_filterBlock/FIR/r2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.023%)  route 0.155ns (44.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.155    -0.308    u_audioInterface/INPUT/data0_reg[6]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.259 r  u_audioInterface/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    u_audioInterface/INPUT/sample_out_next[6]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.176    -0.415    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.308    u_audioInterface/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.059%)  route 0.164ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/Q
                         net (fo=2, routed)           0.164    -0.284    u_filterBlock/FIR/B[11]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.824    -0.849    u_filterBlock/FIR/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.085    -0.334    u_filterBlock/FIR/r2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/r1_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_controller/sample_to_jack_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.291%)  route 0.187ns (49.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/CLK
    SLICE_X59Y75         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  u_filterBlock/FIR/r1_reg_reg[10]/Q
                         net (fo=4, routed)           0.187    -0.283    u_filterBlock/FIR/r1_reg[10]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.048    -0.235 r  u_filterBlock/FIR/sample_to_jack[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    u_controller/D[3]
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_controller/CLK
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X58Y76         FDCE (Hold_fdce_C_D)         0.131    -0.290    u_controller/sample_to_jack_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y74         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.175    -0.293    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.825    -0.848    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X69Y73         FDCE (Hold_fdce_C_D)         0.070    -0.349    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X66Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.157    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.176    -0.417    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.070    -0.347    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.128    -0.483 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/Q
                         net (fo=2, routed)           0.102    -0.382    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]_1[7]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.098    -0.284 r  u_filterBlock/FIR/COUNTER/r1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    u_filterBlock/FIR/COUNTER_n_50
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/C
                         clock pessimism              0.241    -0.611    
                         clock uncertainty            0.176    -0.435    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.092    -0.343    u_filterBlock/FIR/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.856%)  route 0.169ns (47.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[4]/Q
                         net (fo=4, routed)           0.169    -0.294    u_audioInterface/INPUT/data0_reg[4]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.245 r  u_audioInterface/INPUT/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_audioInterface/INPUT/sample_out_next[4]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.176    -0.415    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.308    u_audioInterface/INPUT/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.379%)  route 0.162ns (46.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.561    -0.603    u_audioInterface/INPUT/CLK
    SLICE_X68Y81         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_audioInterface/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.162    -0.300    u_audioInterface/INPUT/data0_reg[0]
    SLICE_X68Y80         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  u_audioInterface/INPUT/data0_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    u_audioInterface/INPUT/data0_next[4]
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X68Y80         FDCE (Hold_fdce_C_D)         0.092    -0.322    u_audioInterface/INPUT/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.554    -0.610    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/Q
                         net (fo=2, routed)           0.175    -0.271    u_filterBlock/SAMPLE_REGISTER/s_reg1[3]
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/C
                         clock pessimism              0.241    -0.610    
                         clock uncertainty            0.176    -0.434    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.090    -0.344    u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       67.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.662ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.194ns  (logic 0.704ns (4.633%)  route 14.490ns (95.367%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.913    13.594    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.718 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_268/O
                         net (fo=1, routed)           0.559    14.278    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_135
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.939    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.939    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 67.662    

Slack (MET) :             67.761ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 0.704ns (4.679%)  route 14.343ns (95.321%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.739    12.420    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.544 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_353/O
                         net (fo=1, routed)           1.586    14.130    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_180
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 67.761    

Slack (MET) :             68.064ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.734ns  (logic 0.704ns (4.778%)  route 14.030ns (95.222%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 82.014 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.516    13.197    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y19         LUT3 (Prop_lut3_I0_O)        0.124    13.321 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_272/O
                         net (fo=1, routed)           0.497    13.818    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_137
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.701    82.014    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.502    
                         clock uncertainty           -0.176    82.325    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.882    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.882    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                 68.064    

Slack (MET) :             68.112ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.749ns  (logic 0.704ns (4.773%)  route 14.045ns (95.227%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 f  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 f  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        11.234    11.915    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.124    12.039 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_304/O
                         net (fo=1, routed)           1.793    13.832    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_154
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.944    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.944    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                 68.112    

Slack (MET) :             68.159ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.630ns  (logic 0.580ns (3.964%)  route 14.050ns (96.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        13.033    13.713    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.763    82.076    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.872    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.872    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                 68.159    

Slack (MET) :             68.298ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 0.580ns (4.003%)  route 13.909ns (95.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.891    13.572    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.761    82.074    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.870    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.870    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                 68.298    

Slack (MET) :             68.346ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 0.580ns (4.031%)  route 13.810ns (95.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 82.023 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.793    13.473    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.710    82.023    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.511    
                         clock uncertainty           -0.176    82.334    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.819    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.819    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                 68.346    

Slack (MET) :             68.484ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.249ns  (logic 0.580ns (4.071%)  route 13.669ns (95.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 82.020 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.651    13.332    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.707    82.020    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.508    
                         clock uncertainty           -0.176    82.331    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.816    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                 68.484    

Slack (MET) :             68.651ns  (required time - arrival time)
  Source:                 u_controller/fin_idx_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.133ns  (logic 0.580ns (4.104%)  route 13.553ns (95.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 82.071 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.623    -0.917    u_controller/CLK
    SLICE_X48Y81         FDCE                                         r  u_controller/fin_idx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  u_controller/fin_idx_reg[15]/Q
                         net (fo=6, routed)           1.018     0.557    u_controller/addr_idx_reg[18]_0[0]
    SLICE_X51Y79         LUT3 (Prop_lut3_I0_O)        0.124     0.681 r  u_controller/u_blk_mem_gen_0_i_5/O
                         net (fo=192, routed)        12.535    13.216    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.758    82.071    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.559    
                         clock uncertainty           -0.176    82.382    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    81.867    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.867    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 68.651    

Slack (MET) :             68.652ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 0.642ns (4.559%)  route 13.441ns (95.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 81.860 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.617    -0.923    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y77         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        13.098    12.693    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.124    12.817 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_227/O
                         net (fo=1, routed)           0.343    13.160    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_114
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         1.548    81.860    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.348    
                         clock uncertainty           -0.176    82.171    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.811    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.811    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                 68.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.238%)  route 0.144ns (46.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[9]/Q
                         net (fo=2, routed)           0.144    -0.303    u_filterBlock/FIR/B[9]
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[9]/C
                         clock pessimism              0.241    -0.611    
                         clock uncertainty            0.176    -0.435    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.083    -0.352    u_filterBlock/FIR/r2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.023%)  route 0.155ns (44.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[6]/Q
                         net (fo=3, routed)           0.155    -0.308    u_audioInterface/INPUT/data0_reg[6]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.259 r  u_audioInterface/INPUT/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    u_audioInterface/INPUT/sample_out_next[6]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[6]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.176    -0.415    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.308    u_audioInterface/INPUT/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.059%)  route 0.164ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.447 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/Q
                         net (fo=2, routed)           0.164    -0.284    u_filterBlock/FIR/B[11]
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.824    -0.849    u_filterBlock/FIR/CLK
    SLICE_X60Y77         FDCE                                         r  u_filterBlock/FIR/r2_reg_reg[11]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X60Y77         FDCE (Hold_fdce_C_D)         0.085    -0.334    u_filterBlock/FIR/r2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/r1_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_controller/sample_to_jack_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.291%)  route 0.187ns (49.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/CLK
    SLICE_X59Y75         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  u_filterBlock/FIR/r1_reg_reg[10]/Q
                         net (fo=4, routed)           0.187    -0.283    u_filterBlock/FIR/r1_reg[10]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.048    -0.235 r  u_filterBlock/FIR/sample_to_jack[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    u_controller/D[3]
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_controller/CLK
    SLICE_X58Y76         FDCE                                         r  u_controller/sample_to_jack_reg[3]/C
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X58Y76         FDCE (Hold_fdce_C_D)         0.131    -0.290    u_controller/sample_to_jack_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y74         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.175    -0.293    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.825    -0.848    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X69Y73         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X69Y73         FDCE (Hold_fdce_C_D)         0.070    -0.349    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.555    -0.609    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X66Y75         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.157    -0.288    u_filterBlock/FIR/MULTIPLIER/r0_reg[14]
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X65Y77         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.176    -0.417    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.070    -0.347    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r1_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.553    -0.611    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.128    -0.483 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[7]/Q
                         net (fo=2, routed)           0.102    -0.382    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]_1[7]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.098    -0.284 r  u_filterBlock/FIR/COUNTER/r1_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    u_filterBlock/FIR/COUNTER_n_50
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.821    -0.852    u_filterBlock/FIR/CLK
    SLICE_X61Y74         FDCE                                         r  u_filterBlock/FIR/r1_reg_reg[7]/C
                         clock pessimism              0.241    -0.611    
                         clock uncertainty            0.176    -0.435    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.092    -0.343    u_filterBlock/FIR/r1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.856%)  route 0.169ns (47.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.560    -0.604    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_audioInterface/INPUT/data0_reg_reg[4]/Q
                         net (fo=4, routed)           0.169    -0.294    u_audioInterface/INPUT/data0_reg[4]
    SLICE_X69Y80         LUT3 (Prop_lut3_I0_O)        0.049    -0.245 r  u_audioInterface/INPUT/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_audioInterface/INPUT/sample_out_next[4]
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X69Y80         FDCE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[4]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.176    -0.415    
    SLICE_X69Y80         FDCE (Hold_fdce_C_D)         0.107    -0.308    u_audioInterface/INPUT/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/data0_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.379%)  route 0.162ns (46.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.561    -0.603    u_audioInterface/INPUT/CLK
    SLICE_X68Y81         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  u_audioInterface/INPUT/data0_reg_reg[0]/Q
                         net (fo=8, routed)           0.162    -0.300    u_audioInterface/INPUT/data0_reg[0]
    SLICE_X68Y80         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  u_audioInterface/INPUT/data0_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    u_audioInterface/INPUT/data0_next[4]
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.830    -0.843    u_audioInterface/INPUT/CLK
    SLICE_X68Y80         FDCE                                         r  u_audioInterface/INPUT/data0_reg_reg[4]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.176    -0.414    
    SLICE_X68Y80         FDCE (Hold_fdce_C_D)         0.092    -0.322    u_audioInterface/INPUT/data0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.554    -0.610    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[3]/Q
                         net (fo=2, routed)           0.175    -0.271    u_filterBlock/SAMPLE_REGISTER/s_reg1[3]
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=501, routed)         0.822    -0.851    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X60Y76         FDCE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]/C
                         clock pessimism              0.241    -0.610    
                         clock uncertainty            0.176    -0.434    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.090    -0.344    u_filterBlock/SAMPLE_REGISTER/s_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.073    





