"use strict";(self.webpackChunkwiki_loliot_net=self.webpackChunkwiki_loliot_net||[]).push([[30822],{28453:(e,s,n)=>{n.d(s,{R:()=>l,x:()=>r});var t=n(96540);const c={},i=t.createContext(c);function l(e){const s=t.useContext(i);return t.useMemo((function(){return"function"==typeof e?e(s):{...s,...e}}),[s,e])}function r(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(c):e.components||c:l(e.components),t.createElement(i.Provider,{value:s},e.children)}},93822:(e,s,n)=>{n.r(s),n.d(s,{assets:()=>o,contentTitle:()=>r,default:()=>m,frontMatter:()=>l,metadata:()=>t,toc:()=>a});const t=JSON.parse('{"id":"mcu/sam/sam-sam4s2a-fcpu","title":"SAM4S2A Set F_CPU","description":"SAM4S2A Set F_CPU","source":"@site/docs/mcu/sam/sam-sam4s2a-fcpu.mdx","sourceDirName":"mcu/sam","slug":"/mcu/sam/sam-sam4s2a-fcpu","permalink":"/docs/mcu/sam/sam-sam4s2a-fcpu","draft":false,"unlisted":false,"editUrl":"https://github.com/hhk7734/wiki/tree/main/docs/mcu/sam/sam-sam4s2a-fcpu.mdx","tags":[],"version":"current","lastUpdatedAt":1743437321000,"frontMatter":{"id":"sam-sam4s2a-fcpu","title":"SAM4S2A Set F_CPU","sidebar_label":"Set F_CPU","description":"SAM4S2A Set F_CPU","keywords":["SAM","F_CPU"]},"sidebar":"sam","previous":{"title":"Development environment","permalink":"/docs/mcu/sam/sam-development-environment"},"next":{"title":"USART","permalink":"/docs/mcu/sam/sam-sam4s2a-usart"}}');var c=n(74848),i=n(28453);const l={id:"sam-sam4s2a-fcpu",title:"SAM4S2A Set F_CPU",sidebar_label:"Set F_CPU",description:"SAM4S2A Set F_CPU",keywords:["SAM","F_CPU"]},r=void 0,o={},a=[{value:"F_CPU",id:"f_cpu",level:2},{value:"Examples",id:"examples",level:2}];function d(e){const s={code:"code",h2:"h2",li:"li",p:"p",pre:"pre",strong:"strong",ul:"ul",...(0,i.R)(),...e.components};return(0,c.jsxs)(c.Fragment,{children:[(0,c.jsx)(s.h2,{id:"f_cpu",children:"F_CPU"}),"\n",(0,c.jsxs)(s.p,{children:["SAM 32bit\uc5d0\uc11c\ub294 \uba87\uac00\uc9c0 \ub2e8\uacc4\ub97c \uac70\uccd0 \ucd5c\uc885 \ud074\ub7ed\uc774 \uc815\ud574\uc9c0\uae30 \ub54c\ubb38\uc5d0 ",(0,c.jsx)(s.strong,{children:"F_CPU"}),"\ub294 \ud074\ub7ed \uad00\ub828 \ud568\uc218 \ub9e4\ud06c\ub85c\ub85c \uc815\uc758\ub418\uc5b4 \uc788\uc2b5\ub2c8\ub2e4."]}),"\n",(0,c.jsx)(s.h2,{id:"examples",children:"Examples"}),"\n",(0,c.jsx)(s.p,{children:"120MHz system clock\uc744 \uc5bb\uae30 \uc704\ud574 \uc544\ub798\uc640 \uac19\uc774 \uac12\uc744 \uacb0\uc815\ud569\ub2c8\ub2e4."}),"\n",(0,c.jsxs)(s.ul,{children:["\n",(0,c.jsx)(s.li,{children:"Internal 12MHz RC oscillator"}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.code,{children:"System clock source"}),": PLLA"]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.code,{children:"System clock prescaler"}),": 2 (divided by 2)"]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.code,{children:"PLLA source"}),": Internal 12MHz RC oscillator"]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.code,{children:"PLLA output"}),": Internal 12MHz RC oscillator * 20 / 1"]}),"\n",(0,c.jsxs)(s.li,{children:[(0,c.jsx)(s.code,{children:"System clock"}),": 12 * 20 / 1 / 2 = 120MHz"]}),"\n"]}),"\n",(0,c.jsxs)(s.p,{children:["\uc704\uc5d0\uc11c \uacb0\uc815\ub41c \uac12\uc744 \ubc14\ud0d5\uc73c\ub85c ",(0,c.jsx)(s.code,{children:"src\\config\\conf_clock.h"}),"\ub97c \uc124\uc815\ud558\uba74 \uc544\ub798\uc640 \uac19\uc2b5\ub2c8\ub2e4."]}),"\n",(0,c.jsx)(s.pre,{children:(0,c.jsx)(s.code,{className:"language-c",children:"#define CONFIG_SYSCLK_SOURCE        SYSCLK_SRC_PLLACK\n#define CONFIG_SYSCLK_PRES          SYSCLK_PRES_2\n#define CONFIG_PLL0_SOURCE          PLL_SRC_MAINCK_12M_RC\n#define CONFIG_PLL0_MUL             20\n#define CONFIG_PLL0_DIV             1\n"})})]})}function m(e={}){const{wrapper:s}={...(0,i.R)(),...e.components};return s?(0,c.jsx)(s,{...e,children:(0,c.jsx)(d,{...e})}):d(e)}}}]);