
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249529                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489160                       # Number of bytes of host memory used
host_op_rate                                   289097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17435.49                       # Real time elapsed on the host
host_tick_rate                               59264437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4350657155                       # Number of instructions simulated
sim_ops                                    5040546345                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   131                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4261578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8522947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     91.172736                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       180024985                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    197454846                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      2030860                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    342568587                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     14647205                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14848746                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       201541                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       455037385                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        40452550                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         774306810                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        759032974                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1963061                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          438918218                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     163747750                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     19284511                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    103664629                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2350657154                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2722537429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2464468705                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.104716                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.280781                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1741201258     70.65%     70.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    227518913      9.23%     79.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    128987230      5.23%     85.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48077484      1.95%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     75550564      3.07%     90.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24452175      0.99%     91.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26166844      1.06%     92.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     28766487      1.17%     93.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    163747750      6.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2464468705                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     38641374                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2284547838                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             510789628                       # Number of loads committed
system.switch_cpus.commit.membars            21426873                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1570610282     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     81367440      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     35634873      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     23569968      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      9700377      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     32140605      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     38679660      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5412819      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     33558759      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2142624      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       133914      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    510789628     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    378796480     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2722537429                       # Class of committed instruction
system.switch_cpus.commit.refs              889586108                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         318704473                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2350657154                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2722537429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.054152                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.054152                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1859753380                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         67823                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    179381168                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2845932953                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        168173363                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         366838591                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        2006742                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          6496                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      81175815                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           455037385                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         310541653                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2163836090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        496616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2486145401                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         4149082                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.183635                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    312037213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    235124740                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.003308                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477947894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.158065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.498090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1931850344     77.96%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         60860589      2.46%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44345392      1.79%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         74904871      3.02%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         55344232      2.23%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         29483768      1.19%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         49084528      1.98%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24536340      0.99%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        207537830      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477947894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2317331                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        446552998                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.136258                       # Inst execution rate
system.switch_cpus.iew.exec_refs            945653882                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          382581774                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       188160551                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     527310368                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     19353462                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6880                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    385596177                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2826166209                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     563072108                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3101273                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2815588808                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1817634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      20345887                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        2006742                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      23278398                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1428                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     77759707                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        69694                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     37349777                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     16520733                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      6799695                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        69694                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1093593                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1223738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2772787729                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2776826693                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594672                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1648898386                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.120615                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2777366900                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3062441272                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1806092994                       # number of integer regfile writes
system.switch_cpus.ipc                       0.948630                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.948630                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1596589908     56.64%     56.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     81405055      2.89%     59.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     37794954      1.34%     60.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     23570881      0.84%     61.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10213303      0.36%     62.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     33179943      1.18%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     38679670      1.37%     64.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6479064      0.23%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     41501268      1.47%     66.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2142624      0.08%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       133917      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    563139297     19.98%     86.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    383860135     13.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2818690083                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            62448220                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022155                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5439832      8.71%      8.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        4253085      6.81%     15.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            77      0.00%     15.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3962416      6.35%     21.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2497314      4.00%     25.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     25.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1058739      1.70%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22655251     36.28%     63.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22581503     36.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2487938075                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7408863492                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2433134683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2486163079                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2806812744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2818690083                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     19353465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    103628733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10844                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        68954                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    208182314                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477947894                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.137510                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.890899                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1529432344     61.72%     61.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    295084546     11.91%     73.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    192407005      7.76%     81.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    135420476      5.47%     86.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    121156094      4.89%     91.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     74717612      3.02%     94.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     63177482      2.55%     97.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37165909      1.50%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     29386426      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477947894                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.137509                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      393200164                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    768923630                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    343692010                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    443701201                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     30005008                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     24396707                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    527310368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    385596177                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3968218158                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      222275825                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       232733895                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2956546248                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       65982904                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        206464572                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      245456894                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        202289                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5278330668                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2833527232                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3097081036                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         408283484                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      304317226                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        2006742                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     661486202                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        140534728                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3047092297                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    966972996                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     26371104                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         439751444                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     19353532                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    491263697                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5126921310                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5665886887                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        406966036                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       256534568                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8486469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        42402                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16972939                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42402                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4239143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2023661                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2237706                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22437                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4239143                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6400399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6384128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12784527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12784527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    401482240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    403028608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    804510848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               804510848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4261580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4261580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4261580                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14267865312                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14396967014                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40572400881                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8439015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5046264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7715584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47455                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            54                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8438961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25459248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25459408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1473154432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1473168000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4275433                       # Total snoops (count)
system.tol2bus.snoopTraffic                 259028736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12761902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12719158     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42744      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12761902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12119505771                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17694177776                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            112590                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    273088384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         273091200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    128391040                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      128391040                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2133503                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2133525                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1003055                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1003055                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    264286407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            264289132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     124252838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           124252838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     124252838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    264286407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           388541970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2006110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4245714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000174352172                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       113898                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       113898                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7594093                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1893746                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2133525                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1003055                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4267050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2006110                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 21292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           246888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           174330                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           165390                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           165743                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           160993                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           180059                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           177280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           152324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           212490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           403169                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          456994                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          444741                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          387421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          289713                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          291972                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          336251                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           103308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            98396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            93142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            95734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            95545                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           108050                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            97612                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           103924                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           102276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           258908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          189418                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          156210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          164072                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          102082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          104020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          133388                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.27                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                110077726388                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               21228790000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           189685688888                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25926.52                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44676.52                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2258266                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1038782                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                53.19                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               51.78                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4267050                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2006110                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2120975                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2120219                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2324                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2228                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 85084                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 88349                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                112438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                113327                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                113968                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                113965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                113951                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                113969                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                113962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                114072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                114506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                114972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                115325                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                116424                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                115723                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                114020                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                113917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                113906                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  4173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2954784                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   135.413128                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   129.913166                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    48.629613                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       168727      5.71%      5.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2590405     87.67%     93.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       158072      5.35%     98.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        28396      0.96%     99.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6717      0.23%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1786      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          501      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          133      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           47      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2954784                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       113898                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     37.276651                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    35.353708                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.006984                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              8      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           161      0.14%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          967      0.85%      1.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         3234      2.84%      3.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         7175      6.30%     10.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        11273      9.90%     20.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        14387     12.63%     32.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        15730     13.81%     46.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        15160     13.31%     59.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        13039     11.45%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        10573      9.28%     80.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         7622      6.69%     87.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         5331      4.68%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         3557      3.12%     95.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2322      2.04%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1396      1.23%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          885      0.78%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          475      0.42%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          314      0.28%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          144      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           58      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           37      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           25      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       113898                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       113898                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.612996                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.586218                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.961630                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           25518     22.40%     22.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2941      2.58%     24.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           79075     69.43%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            3010      2.64%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3196      2.81%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             136      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              22      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       113898                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             271728512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1362688                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              128389440                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              273091200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           128391040                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      262.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      124.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   264.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   124.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304524500                       # Total gap between requests
system.mem_ctrls0.avgGap                    329436.69                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    271725696                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    128389440                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2725.236831401428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 262967640.190833687782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 124251289.293680310249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4267006                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2006110                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1689738                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 189683999150                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24090775758855                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38403.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     44453.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12008701.30                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         13061544720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          6942349095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        20154442140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6318152280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    422416975980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     41069316000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      591530425335                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       572.464667                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 103086921807                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 895713688469                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8035691580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4271056185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        10160269980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4153611420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    385152704430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     72449860320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      565790839035                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       547.554699                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 184812443740                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 813988166536                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    272387072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         272391040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    130637568                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      130637568                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2128024                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2128055                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1020606                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1020606                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    263607699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            263611539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     126426957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           126426957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     126426957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    263607699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           390038497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2041212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4233134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000174101198                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       115886                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       115886                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7593091                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1926899                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2128055                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1020606                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4256110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2041212                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 22914                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           226004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           171118                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           179642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           186003                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           160510                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           175203                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           185399                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           148972                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           207946                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           406642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          457878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          458968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          365667                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          286836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          281141                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          335267                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           103930                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            93408                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           105288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           114912                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           101818                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           107144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           107552                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            93462                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           103516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           254219                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          202306                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          149994                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          139194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          105114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          105708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          153626                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                109621310694                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               21165980000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           188993735694                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25895.64                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44645.64                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2253474                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1055364                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.23                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               51.70                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4256110                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2041212                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2115195                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2114332                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1835                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1743                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 86807                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 89986                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                114476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                115349                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                115955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                115957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                115943                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                115955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                115963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                116077                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                116527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                116965                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                117235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                118364                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                117711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                116007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                115906                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                115892                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  4074                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    46                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2965535                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.408482                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.861952                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    48.810548                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       171987      5.80%      5.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2596761     87.56%     93.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       158684      5.35%     98.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        28607      0.96%     99.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         7050      0.24%     99.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1812      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          470      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          103      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           61      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2965535                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       115886                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     36.528778                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    34.637812                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.780270                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             12      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           179      0.15%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1145      0.99%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         3684      3.18%      4.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         7870      6.79%     11.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        12269     10.59%     21.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        15400     13.29%     35.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        16190     13.97%     48.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        15461     13.34%     62.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        12844     11.08%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        10056      8.68%     82.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         7498      6.47%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         5089      4.39%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         3228      2.79%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         2103      1.81%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1230      1.06%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          753      0.65%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          429      0.37%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          211      0.18%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          119      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           63      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           27      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       115886                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       115886                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.613784                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.587224                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.957487                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           25855     22.31%     22.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2864      2.47%     24.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           80864     69.78%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2953      2.55%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3218      2.78%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             103      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              26      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       115886                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             270924544                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1466496                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              130636224                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              272391040                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           130637568                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      262.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      126.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   263.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   126.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304419416                       # Total gap between requests
system.mem_ctrls1.avgGap                    328172.65                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    270920576                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    130636224                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3840.106444247467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 262188470.205855756998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 126425656.661934375763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4256048                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2041212                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2563750                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 188991171944                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24090109265357                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41350.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     44405.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  11801865.39                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         12986796060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6902615445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19994463300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6335393940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    422478282330                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     41017499520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      591282695715                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       572.224922                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 102968793830                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 895831816446                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8187223800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4351589880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        10230556140                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4319623080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    384702918000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     72828628800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      566188184820                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       547.939238                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 185797841234                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 813002769042                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4224888                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4224888                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4224888                       # number of overall hits
system.l2.overall_hits::total                 4224888                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4261528                       # number of demand (read+write) misses
system.l2.demand_misses::total                4261581                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4261528                       # number of overall misses
system.l2.overall_misses::total               4261581                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4906839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 409423413159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     409428319998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4906839                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 409423413159                       # number of overall miss cycles
system.l2.overall_miss_latency::total    409428319998                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8486416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8486469                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8486416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8486469                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.502159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.502162                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.502159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.502162                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92581.867925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 96074.321971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96074.278536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92581.867925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 96074.321971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96074.278536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2023661                       # number of writebacks
system.l2.writebacks::total                   2023661                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4261527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4261580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4261527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4261580                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4453561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 372995277888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 372999731449                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4453561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 372995277888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 372999731449                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.502159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.502162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.502159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.502162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84029.452830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87526.203140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87526.159652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84029.452830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87526.203140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87526.159652                       # average overall mshr miss latency
system.l2.replacements                        4275432                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3022603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3022603                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3022603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3022603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           53                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               53                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           53                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           53                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        28207                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         28207                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        25018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25018                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22437                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2190689901                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2190689901                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        47455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.472806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.472806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97637.380265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97637.380265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1998888525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1998888525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.472806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89088.939029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89088.939029                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4906839                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4906839                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92581.867925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92581.867925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4453561                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4453561                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84029.452830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84029.452830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4199870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4199870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4239091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4239091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 407232723258                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 407232723258                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8438961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8438961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.502324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.502324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96066.048891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96066.048891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4239090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4239090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 370996389363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 370996389363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.502324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.502324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87517.931764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87517.931764                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    17000272                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4276456                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.975318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.581386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.381003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.007797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1011.029814                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 275839048                       # Number of tag accesses
system.l2.tags.data_accesses                275839048                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    310541580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2310745973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204393                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    310541580                       # number of overall hits
system.cpu.icache.overall_hits::total      2310745973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           72                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           72                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6332562                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6332562                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6332562                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6332562                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    310541652                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2310746910                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    310541652                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2310746910                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87952.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6758.337247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87952.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6758.337247                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu.icache.writebacks::total               294                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4976061                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4976061                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4976061                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4976061                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92149.277778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92149.277778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92149.277778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92149.277778                       # average overall mshr miss latency
system.cpu.icache.replacements                    294                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    310541580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2310745973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           72                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6332562                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6332562                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    310541652                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2310746910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87952.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6758.337247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4976061                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4976061                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92149.277778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92149.277778                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2310746892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               919                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2514414.463547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.284564                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.659220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       90119130409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      90119130409                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718235994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    762700680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1480936674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718235994                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    762700680                       # number of overall hits
system.cpu.dcache.overall_hits::total      1480936674                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7282369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     30110439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       37392808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7282369                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     30110439                       # number of overall misses
system.cpu.dcache.overall_misses::total      37392808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1947129399501                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1947129399501                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1947129399501                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1947129399501                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    792811119                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1518329482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    792811119                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1518329482                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024628                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037979                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024628                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64666.257423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52072.296884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64666.257423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52072.296884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50522                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6621                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1446                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.939142                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   150.477273                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6013822                       # number of writebacks
system.cpu.dcache.writebacks::total           6013822                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     21624119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21624119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     21624119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21624119                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8486320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8486320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8486320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8486320                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 458471438130                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 458471438130                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 458471438130                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 458471438130                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54024.764342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54024.764342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54024.764342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54024.764342                       # average overall mshr miss latency
system.cpu.dcache.replacements               15768628                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411987411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    403340754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       815328165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6833275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     29958265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      36791540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1934226475515                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1934226475515                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    433299019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    852119705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.069140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64564.035184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52572.588033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     21519399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     21519399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8438866                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8438866                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 455998192365                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 455998192365                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54035.482062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54035.482062                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306248583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    359359926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      665608509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       449094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       152174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       601268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12902923986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12902923986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    359512100                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    666209777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84790.594885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21459.522186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       104720                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104720                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        47454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2473245765                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2473245765                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 52118.804843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52118.804843                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     19284371                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     35312046                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          201                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          300                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     12298164                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12298164                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     19284572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     35312346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 61184.895522                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40993.880000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          105                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           96                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1791849                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1791849                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 18665.093750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18665.093750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     19284380                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     35312154                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     19284380                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     35312154                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1567329758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15768884                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.393829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.185616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.813703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.555413                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.444585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       50862296308                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      50862296308                       # Number of data accesses

---------- End Simulation Statistics   ----------
