;redcode
;assert 1
	SPL 0, <74
	MOV @-17, <-32
	ADD 110, -10
	MOV -7, <-20
	CMP -1, 2
	CMP <300, 90
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP 861, 1
	SUB @0, @2
	MOV -17, <-32
	MOV -17, <-32
	MOV -17, <-32
	SUB <127, @106
	DJN -1, @-20
	MOV -7, <-20
	SUB <127, @106
	MOV -1, <-20
	SUB <0, @2
	SUB @127, 606
	SUB <0, @2
	ADD 1, 100
	SUB #0, -30
	JMP 0
	ADD 10, 20
	JMP 0
	ADD 10, 20
	SUB @121, 103
	SUB @121, 103
	ADD 10, 20
	MOV -17, <-32
	ADD 10, 20
	SUB @127, 606
	SUB <127, @106
	SUB @0, @2
	ADD <127, @106
	SUB #100, @-602
	SUB #100, @-602
	CMP -1, 2
	CMP #0, -30
	ADD <127, @106
	SPL 0, <301
	CMP <300, 90
	MOV -17, <-32
	MOV -17, <-32
	MOV -9, <-20
	SUB 0, 0
	CMP <300, 90
	MOV -17, <-32
