
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: _43_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: counter_val_o[3] (output port clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012533    0.062558    0.042335    0.042335 ^ clk_i (in)
                                                         clk_i (net)
                      0.062563    0.000000    0.042335 ^ clkbuf_0_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.019029    0.041028    0.130889    0.173225 ^ clkbuf_0_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_i (net)
                      0.041029    0.000268    0.173492 ^ clkbuf_1_0__f_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.015121    0.037696    0.119268    0.292760 ^ clkbuf_1_0__f_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_i (net)
                      0.037696    0.000381    0.293141 ^ _43_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.039058    0.199803    0.430274    0.723415 ^ _43_/Q (sky130_fd_sc_hd__dfxtp_2)
                                                         counter_val_o[3] (net)
                      0.199803    0.000358    0.723774 ^ counter_val_o[3] (out)
                                              0.723774   data arrival time

                                 20.000000   20.000000   clock clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.100000   19.900000   clock uncertainty
                                  0.000000   19.900000   clock reconvergence pessimism
                                 -4.000000   15.900000   output external delay
                                             15.900000   data required time
---------------------------------------------------------------------------------------------
                                             15.900000   data required time
                                             -0.723774   data arrival time
---------------------------------------------------------------------------------------------
                                             15.176227   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
