#pragma once

/**
@file
@brief Defines `ymir::sys::Bus`, a memory bus interconnecting various components in the system.
*/

#include <ymir/core/types.hpp>

#include <ymir/hw/hw_defs.hpp>

#include <ymir/util/bit_ops.hpp>
#include <ymir/util/data_ops.hpp>
#include <ymir/util/function_info.hpp>
#include <ymir/util/inline.hpp>
#include <ymir/util/type_traits_ex.hpp>
#include <ymir/util/unreachable.hpp>

#include <bit>
#include <concepts>
#include <cstring>
#include <type_traits>

namespace ymir::sys {

using FnRead8 = uint8 (*)(uint32 address, void *ctx);   ///< Function signature for 8-bit reads.
using FnRead16 = uint16 (*)(uint32 address, void *ctx); ///< Function signature for 16-bit reads.
using FnRead32 = uint32 (*)(uint32 address, void *ctx); ///< Function signature for 32-bit reads.

using FnWrite8 = void (*)(uint32 address, uint8 value, void *ctx);   ///< Function signature for 8-bit writes.
using FnWrite16 = void (*)(uint32 address, uint16 value, void *ctx); ///< Function signature for 16-bit writes.
using FnWrite32 = void (*)(uint32 address, uint32 value, void *ctx); ///< Function signature for 32-bit writes.

/// @brief Function signature for bus wait checks.
using FnBusWait = bool (*)(uint32 address, uint32 size, bool write, void *ctx);

/// @brief Specifies valid bus handler function types.
/// @tparam T the type to check
template <typename T>
concept bus_handler_fn =
    fninfo::IsAssignable<FnRead8, T> || fninfo::IsAssignable<FnRead16, T> || fninfo::IsAssignable<FnRead32, T> ||
    fninfo::IsAssignable<FnWrite8, T> || fninfo::IsAssignable<FnWrite16, T> || fninfo::IsAssignable<FnWrite32, T> ||
    fninfo::IsAssignable<FnBusWait, T>;

/// @brief Represents a memory bus interconnecting various components in the system.
///
/// `Read` and `Write` perform reads and writes with all side-effects and restrictions imposed by the hardware.
/// `Peek` and `Poke` bypass restrictions and don't cause any side-effects. These are meant to be used by debuggers.
///
/// `Map` methods assign read/write functions to a range of addresses. `MapNormal` refers to the regular `Read`/`Write`
/// functions and `MapSideEffectFree` refers to the `Peek`/`Poke` variants. `Unmap` clears the assignments.
///
/// @tparam addressBits number of valid address bits
template <uint32 addressBits, uint32 pageGranularityBits>
class Bus {
    static constexpr uint32 kAddressMask = (1u << addressBits) - 1;
    static constexpr uint32 kPageSize = 1u << pageGranularityBits;
    static constexpr uint32 kPageMask = kPageSize - 1;
    static constexpr uint32 kPageCount = (1u << (addressBits - pageGranularityBits));

public:
    /// @brief Maps both normal (read/write) and side-effect-free (peek/poke) handlers to the specified range.
    ///
    /// The same handler of a given type will be used for both categories.
    ///
    /// Only the handlers of the specified types are modified; all others are left untouched.
    ///
    /// Handler types must be unique.
    ///
    /// Replaces arrays previously mapped to the region.
    ///
    /// @tparam ...THandlers the types of the handlers; automatically deduced from function arguments.
    /// @param[in] start the lower bound of the address range to map the handlers into
    /// @param[in] end the upper bound of the address range to map the handlers into
    /// @param[in] context a user pointer to any object that's passed as the context pointer to handlers
    /// @param[in] ...handlers the handlers to map
    template <bus_handler_fn... THandlers>
        requires util::unique_types<THandlers...>
    void MapBoth(uint32 start, uint32 end, void *context, THandlers &&...handlers) {
        Map<true, true, THandlers...>(start, end, context, std::forward<THandlers>(handlers)...);
    }

    /// @brief Maps normal (read/write) handlers to the specified range.
    ///
    /// Only the handlers of the specified types are modified; all others (including side-effect-free versions) are left
    /// untouched.
    ///
    /// Handler types must be unique.
    ///
    /// Replaces arrays previously mapped to the region.
    ///
    /// @tparam ...THandlers the types of the handlers; automatically deduced from function arguments.
    /// @param[in] start the lower bound of the address range to map the handlers into
    /// @param[in] end the upper bound of the address range to map the handlers into
    /// @param[in] context a user pointer to any object that's passed as the context pointer to handlers
    /// @param[in] ...handlers the handlers to map
    template <bus_handler_fn... THandlers>
        requires util::unique_types<THandlers...>
    void MapNormal(uint32 start, uint32 end, void *context, THandlers &&...handlers) {
        Map<true, false, THandlers...>(start, end, context, std::forward<THandlers>(handlers)...);
    }

    /// @brief Maps side-effect-free (peek/poke) handlers to the specified range.
    ///
    /// Only the handlers of the specified types are modified; all others (including normal versions) are left
    /// untouched.
    ///
    /// Handler types must be unique.
    ///
    /// Replaces arrays previously mapped to the region.
    ///
    /// @tparam ...THandlers the types of the handlers; automatically deduced from function arguments.
    /// @param[in] start the lower bound of the address range to map the handlers into
    /// @param[in] end the upper bound of the address range to map the handlers into
    /// @param[in] context a user pointer to any object that's passed as the context pointer to handlers
    /// @param[in] ...handlers the handlers to map
    template <bus_handler_fn... THandlers>
        requires util::unique_types<THandlers...>
    void MapSideEffectFree(uint32 start, uint32 end, void *context, THandlers &&...handlers) {
        Map<false, true, THandlers...>(start, end, context, std::forward<THandlers>(handlers)...);
    }

    /// @brief Unmaps all handlers from the specified range.
    /// @param[in] start the lower bound of the address range to unmap the handlers from
    /// @param[in] end the upper bound of the address range to unmap the handlers from
    void Unmap(uint32 start, uint32 end) {
        const uint32 startIndex = start >> pageGranularityBits;
        const uint32 endIndex = end >> pageGranularityBits;
        for (uint32 i = startIndex; i <= endIndex; i++) {
            m_pages[i] = {};
        }
    }

    /// @brief Convenience method that maps an array to the specified range.
    ///
    /// The array is mapped to oth normal and side-effect-free accesses and replaces all function handlers.
    ///
    /// The array is mapped from the beginning at `start` and mirrored across the whole range until `end`.
    /// If the array is larger than the range, only the range `array[0]..array[end-start-1]` is mapped.
    /// If the array is smaller than the range, the entire array is mirrored as many times as needed to fit the range.
    ///
    /// @tparam N the size of the array. Must be a power of two and at least as large as the bus's page size
    /// @param[in] start the lower bound of the address range to map the handlers into
    /// @param[in] end the upper bound of the address range to map the handlers into
    /// @param array a reference to the array to be mapped
    /// @param writable indicates if the array is meant to be writable or read-only
    template <size_t N>
        requires(bit::is_power_of_two(N) && N >= kPageSize)
    void MapArray(uint32 start, uint32 end, std::array<uint8, N> &array, bool writable) {
        static constexpr uint32 kMask = N - 1;

        const uint32 startIndex = start >> pageGranularityBits;
        const uint32 endIndex = end >> pageGranularityBits;
        uint32 offset = 0;
        for (uint32 i = startIndex; i <= endIndex; i++) {
            m_pages[i] = {}; // clear all handlers
            m_pages[i].array = &array[offset & kMask];
            m_pages[i].arrayWritable = writable;
            offset += kPageSize;
        }
    }

    /// @brief Convenience method that maps an array to the specified range with uint16 byte-swapped storage.
    ///
    /// On little-endian hosts, the array stores data in host-native uint16 byte order instead of big-endian.
    /// Bus read/write operations transparently convert between the SH2's big-endian view and the native storage.
    /// On big-endian hosts, this behaves identically to `MapArray`.
    ///
    /// @tparam N the size of the array. Must be a power of two and at least as large as the bus's page size
    /// @param[in] start the lower bound of the address range to map the handlers into
    /// @param[in] end the upper bound of the address range to map the handlers into
    /// @param array a reference to the array to be mapped
    /// @param writable indicates if the array is meant to be writable or read-only
    template <size_t N>
        requires(bit::is_power_of_two(N) && N >= kPageSize)
    void MapArraySwapped(uint32 start, uint32 end, std::array<uint8, N> &array, bool writable) {
        static constexpr uint32 kMask = N - 1;

        const uint32 startIndex = start >> pageGranularityBits;
        const uint32 endIndex = end >> pageGranularityBits;
        uint32 offset = 0;
        for (uint32 i = startIndex; i <= endIndex; i++) {
            m_pages[i] = {}; // clear all handlers
            m_pages[i].array = &array[offset & kMask];
            m_pages[i].arrayWritable = writable;
            m_pages[i].arraySwapped = true;
            offset += kPageSize;
        }
    }

    // -----------------------------------------------------------------------------------------------------------------
    // Accessors

    /// @brief Reads data from the bus using the handler assigned to the specified address.
    /// @tparam T the data type of the access
    /// @param[in] address the address to read
    /// @return the value read from the handler
    template <mem_primitive T>
    FLATTEN FORCE_INLINE T Read(uint32 address) const {
        address &= kAddressMask & ~(sizeof(T) - 1);

        const MemoryPage &entry = m_pages[address >> pageGranularityBits];

        if (entry.array) {
            const auto offset = address & kPageMask;
            if constexpr (std::endian::native == std::endian::little) {
                if (entry.arraySwapped) {
                    if constexpr (std::is_same_v<T, uint8>) {
                        return entry.array[offset ^ 1];
                    } else if constexpr (std::is_same_v<T, uint16>) {
                        T v;
                        std::memcpy(&v, &entry.array[offset], sizeof(T));
                        return v;
                    } else {
                        uint32 v;
                        std::memcpy(&v, &entry.array[offset], sizeof(uint32));
                        return static_cast<T>((v >> 16) | (v << 16));
                    }
                }
            }
            return util::ReadBE<T>(&entry.array[offset]);
        }
        if constexpr (std::is_same_v<T, uint8>) {
            return entry.read8(address, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint16>) {
            return entry.read16(address, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint32>) {
            return entry.read32(address, entry.ctx);
        } else {
            // should never happen
            util::unreachable();
        }
    }

    /// @brief Writes data to the bus using the handler assigned to the specified address.
    /// @tparam T the data type of the access
    /// @param[in] address the address to write
    /// @param[in] value the value to write
    template <mem_primitive T>
    FLATTEN FORCE_INLINE void Write(uint32 address, T value) {
        address &= kAddressMask & ~(sizeof(T) - 1);

        const MemoryPage &entry = m_pages[address >> pageGranularityBits];

        if (entry.array) {
            if (entry.arrayWritable) {
                const auto offset = address & kPageMask;
                if constexpr (std::endian::native == std::endian::little) {
                    if (entry.arraySwapped) {
                        if constexpr (std::is_same_v<T, uint8>) {
                            entry.array[offset ^ 1] = value;
                        } else if constexpr (std::is_same_v<T, uint16>) {
                            std::memcpy(&entry.array[offset], &value, sizeof(T));
                        } else {
                            uint32 v = (static_cast<uint32>(value) >> 16) | (static_cast<uint32>(value) << 16);
                            std::memcpy(&entry.array[offset], &v, sizeof(uint32));
                        }
                        return;
                    }
                }
                util::WriteBE<T>(&entry.array[offset], value);
            }
            return;
        }
        if constexpr (std::is_same_v<T, uint8>) {
            entry.write8(address, value, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint16>) {
            entry.write16(address, value, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint32>) {
            entry.write32(address, value, entry.ctx);
        } else {
            // should never happen
            util::unreachable();
        }
    }

    /// @brief Reads data from the bus using the side-effect-free handler assigned to the specified address.
    /// @tparam T the data type of the access
    /// @param[in] address the address to read
    /// @return the value read from the handler
    template <mem_primitive T>
    FLATTEN FORCE_INLINE T Peek(uint32 address) const {
        address &= kAddressMask & ~(sizeof(T) - 1);

        const MemoryPage &entry = m_pages[address >> pageGranularityBits];

        if (entry.array) {
            const auto offset = address & kPageMask;
            if constexpr (std::endian::native == std::endian::little) {
                if (entry.arraySwapped) {
                    if constexpr (std::is_same_v<T, uint8>) {
                        return entry.array[offset ^ 1];
                    } else if constexpr (std::is_same_v<T, uint16>) {
                        T v;
                        std::memcpy(&v, &entry.array[offset], sizeof(T));
                        return v;
                    } else {
                        uint32 v;
                        std::memcpy(&v, &entry.array[offset], sizeof(uint32));
                        return static_cast<T>((v >> 16) | (v << 16));
                    }
                }
            }
            return util::ReadBE<T>(&entry.array[offset]);
        }
        if constexpr (std::is_same_v<T, uint8>) {
            return entry.peek8(address, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint16>) {
            return entry.peek16(address, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint32>) {
            return entry.peek32(address, entry.ctx);
        } else {
            // should never happen
            util::unreachable();
        }
    }

    /// @brief Writes data to the bus using the side-effect-free handler assigned to the specified address.
    /// @tparam T the data type of the access
    /// @param[in] address the address to write
    /// @param[in] value the value to write
    template <mem_primitive T>
    FLATTEN FORCE_INLINE void Poke(uint32 address, T value) {
        address &= kAddressMask & ~(sizeof(T) - 1);

        const MemoryPage &entry = m_pages[address >> pageGranularityBits];

        if (entry.array) {
            if (entry.arrayWritable) {
                const auto offset = address & kPageMask;
                if constexpr (std::endian::native == std::endian::little) {
                    if (entry.arraySwapped) {
                        if constexpr (std::is_same_v<T, uint8>) {
                            entry.array[offset ^ 1] = value;
                        } else if constexpr (std::is_same_v<T, uint16>) {
                            std::memcpy(&entry.array[offset], &value, sizeof(T));
                        } else {
                            uint32 v = (static_cast<uint32>(value) >> 16) | (static_cast<uint32>(value) << 16);
                            std::memcpy(&entry.array[offset], &v, sizeof(uint32));
                        }
                        return;
                    }
                }
                util::WriteBE<T>(&entry.array[offset], value);
            }
            return;
        }
        if constexpr (std::is_same_v<T, uint8>) {
            entry.poke8(address, value, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint16>) {
            entry.poke16(address, value, entry.ctx);
        } else if constexpr (std::is_same_v<T, uint32>) {
            entry.poke32(address, value, entry.ctx);
        } else {
            // should never happen
            util::unreachable();
        }
    }

    /// @brief Determines if the given access is blocked.
    /// @param[in] address the address to check
    /// @param[in] size the number of bytes to be accessed
    /// @param[in] write `true` for a write, `false` for a read
    /// @return `true` if the access is blocked
    FLATTEN FORCE_INLINE bool IsBusWait(uint32 address, uint32 size, bool write) {
        address &= kAddressMask;

        const MemoryPage &entry = m_pages[address >> pageGranularityBits];

        if (entry.array) {
            return false;
        }
        return entry.busWait(address, size, write, entry.ctx);
    }

    // -----------------------------------------------------------------------------------------------------------------
    // Timing

    /// @brief Configures the access cycle timings for the specified memory region.
    /// @param[in] start the lower bound of the address range to map the handlers into
    /// @param[in] end the upper bound of the address range to map the handlers into
    /// @param[in] readCycles8 the number of cycles taken to perform an 8-bit read from this region
    /// @param[in] writeCycles8 the number of cycles taken to perform an 8-bit write to this region
    /// @param[in] readCycles16 the number of cycles taken to perform a 16-bit read from this region
    /// @param[in] writeCycles16 the number of cycles taken to perform a 16-bit write to this region
    /// @param[in] readCycles32 the number of cycles taken to perform a 32-bit read from this region
    /// @param[in] writeCycles32 the number of cycles taken to perform a 32-bit write to this region
    void SetAccessCycles(uint32 start, uint32 end, uint64 readCycles8, uint64 writeCycles8, uint64 readCycles16,
                         uint64 writeCycles16, uint64 readCycles32, uint64 writeCycles32) {
        const uint32 startIndex = start >> pageGranularityBits;
        const uint32 endIndex = end >> pageGranularityBits;
        for (uint32 i = startIndex; i <= endIndex; i++) {
            m_pages[i].readCycles8 = std::max<uint64>(readCycles8, 1ull);
            m_pages[i].writeCycles8 = std::max<uint64>(writeCycles8, 1ull);
            m_pages[i].readCycles16 = std::max<uint64>(readCycles16, 1ull);
            m_pages[i].writeCycles16 = std::max<uint64>(writeCycles16, 1ull);
            m_pages[i].readCycles32 = std::max<uint64>(readCycles32, 1ull);
            m_pages[i].writeCycles32 = std::max<uint64>(writeCycles32, 1ull);
        }
    }

    /// @brief Retrieves the number of cycles needed to access the given address.
    /// @tparam T the type of the access
    /// @tparam write whether to query read (`false`) or write (`true`) cycles
    /// @param[in] address the address to check
    /// @return the number of cycles (waitstates) to access the address
    template <mem_primitive T, bool write>
    FLATTEN FORCE_INLINE uint64 GetAccessCycles(uint32 address) const {
        address &= kAddressMask;

        const MemoryPage &entry = m_pages[address >> pageGranularityBits];
        if constexpr (std::is_same_v<T, uint8>) {
            return write ? entry.writeCycles8 : entry.readCycles8;
        } else if constexpr (std::is_same_v<T, uint16>) {
            return write ? entry.writeCycles16 : entry.readCycles16;
        } else if constexpr (std::is_same_v<T, uint32>) {
            return write ? entry.writeCycles32 : entry.readCycles32;
        }
    }

private:
    struct alignas(128) MemoryPage {
        // Fast path for simple arrays

        uint8 *array = nullptr;
        bool arrayWritable = false;
        bool arraySwapped = false;

        // Slow path for MMIO and other regions

        void *ctx = nullptr;

        FnRead8 read8 = [](uint32, void *) -> uint8 { return 0; };
        FnRead16 read16 = [](uint32, void *) -> uint16 { return 0; };
        FnRead32 read32 = [](uint32, void *) -> uint32 { return 0; };

        FnWrite8 write8 = [](uint32, uint8, void *) {};
        FnWrite16 write16 = [](uint32, uint16, void *) {};
        FnWrite32 write32 = [](uint32, uint32, void *) {};

        FnRead8 peek8 = [](uint32, void *) -> uint8 { return 0; };
        FnRead16 peek16 = [](uint32, void *) -> uint16 { return 0; };
        FnRead32 peek32 = [](uint32, void *) -> uint32 { return 0; };

        FnWrite8 poke8 = [](uint32, uint8, void *) {};
        FnWrite16 poke16 = [](uint32, uint16, void *) {};
        FnWrite32 poke32 = [](uint32, uint32, void *) {};

        FnBusWait busWait = [](uint32, uint32, bool, void *) -> bool { return false; };

        uint64 readCycles8 = 1;
        uint64 readCycles16 = 1;
        uint64 readCycles32 = 1;
        uint64 writeCycles8 = 1;
        uint64 writeCycles16 = 1;
        uint64 writeCycles32 = 1;
    };
    static_assert(bit::is_power_of_two(sizeof(MemoryPage))); // in order to avoid a multiplication when indexing pages

    std::array<MemoryPage, kPageCount> m_pages;

    template <bool normal, bool sideEffectFree, bus_handler_fn... THandlers>
        requires util::unique_types<THandlers...>
    void Map(uint32 start, uint32 end, void *context, THandlers &&...handlers) {
        const uint32 startIndex = start >> pageGranularityBits;
        const uint32 endIndex = end >> pageGranularityBits;
        for (uint32 i = startIndex; i <= endIndex; i++) {
            m_pages[i].array = nullptr;
            m_pages[i].arrayWritable = false;

            m_pages[i].ctx = context;
            if constexpr (normal) {
                (AssignHandler<false>(m_pages[i], std::forward<THandlers>(handlers)), ...);
            }
            if constexpr (sideEffectFree) {
                (AssignHandler<true>(m_pages[i], std::forward<THandlers>(handlers)), ...);
            }
        }
    }

    template <bool peekpoke, bus_handler_fn THandler>
    static void AssignHandler(MemoryPage &page, THandler &&handler) {
        if constexpr (fninfo::IsAssignable<FnBusWait, THandler>) {
            page.busWait = handler;
        } else if constexpr (peekpoke) {
            if constexpr (fninfo::IsAssignable<FnRead8, THandler>) {
                page.peek8 = handler;
            } else if constexpr (fninfo::IsAssignable<FnRead16, THandler>) {
                page.peek16 = handler;
            } else if constexpr (fninfo::IsAssignable<FnRead32, THandler>) {
                page.peek32 = handler;
            } else if constexpr (fninfo::IsAssignable<FnWrite8, THandler>) {
                page.poke8 = handler;
            } else if constexpr (fninfo::IsAssignable<FnWrite16, THandler>) {
                page.poke16 = handler;
            } else if constexpr (fninfo::IsAssignable<FnWrite32, THandler>) {
                page.poke32 = handler;
            }
        } else {
            if constexpr (fninfo::IsAssignable<FnRead8, THandler>) {
                page.read8 = handler;
            } else if constexpr (fninfo::IsAssignable<FnRead16, THandler>) {
                page.read16 = handler;
            } else if constexpr (fninfo::IsAssignable<FnRead32, THandler>) {
                page.read32 = handler;
            } else if constexpr (fninfo::IsAssignable<FnWrite8, THandler>) {
                page.write8 = handler;
            } else if constexpr (fninfo::IsAssignable<FnWrite16, THandler>) {
                page.write16 = handler;
            } else if constexpr (fninfo::IsAssignable<FnWrite32, THandler>) {
                page.write32 = handler;
            }
        }
    }
};

using SH1Bus = Bus<28, 19>;
using SH2Bus = Bus<27, 16>;

} // namespace ymir::sys
