<stg><name>dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed<27,13,5,3,0>,config20></name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln135 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split_ifconv, i1 1, void %Result

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:12 %w_index19 = phi i6 0, void %entry, i6 %w_index, void %MultLoop.split_ifconv, i6 0, void %Result

]]></Node>
<StgValue><ssdm name="w_index19"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %w20, i64 666, i64 38, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:1 %data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:2 %data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:3 %data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:4 %data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:5 %data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:6 %data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:7 %data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:8 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:9 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:10 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:11 %br_ln135 = br void %MultLoop.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
MultLoop.split_ifconv:10 %zext_ln135 = zext i6 %w_index19

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
MultLoop.split_ifconv:15 %outidx_95_addr = getelementptr i3 %outidx_95, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="outidx_95_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="6">
<![CDATA[
MultLoop.split_ifconv:16 %out_index = load i6 %outidx_95_addr

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
MultLoop.split_ifconv:19 %w20_addr = getelementptr i6 %w20, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="w20_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6">
<![CDATA[
MultLoop.split_ifconv:20 %w = load i6 %w20_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
MultLoop.split_ifconv:48 %w_index = add i6 %w_index19, i6 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
MultLoop.split_ifconv:49 %icmp_ln135 = icmp_eq  i6 %w_index19, i6 49

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MultLoop.split_ifconv:50 %br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %Result

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
Result:6 %br_ln166 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:1 %data_0_val23_rewind = phi i16 0, void %entry, i16 %data_0_val23_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_0_val23_rewind"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:2 %data_1_val24_rewind = phi i16 0, void %entry, i16 %data_1_val24_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_1_val24_rewind"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3 %data_2_val25_rewind = phi i16 0, void %entry, i16 %data_2_val25_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_2_val25_rewind"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4 %data_3_val26_rewind = phi i16 0, void %entry, i16 %data_3_val26_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_3_val26_rewind"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5 %data_4_val27_rewind = phi i16 0, void %entry, i16 %data_4_val27_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_4_val27_rewind"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6 %data_5_val28_rewind = phi i16 0, void %entry, i16 %data_5_val28_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_5_val28_rewind"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:7 %data_6_val29_rewind = phi i16 0, void %entry, i16 %data_6_val29_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_6_val29_rewind"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:8 %data_7_val30_rewind = phi i16 0, void %entry, i16 %data_7_val30_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_7_val30_rewind"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9 %data_8_val31_rewind = phi i16 0, void %entry, i16 %data_8_val31_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_8_val31_rewind"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10 %data_9_val32_rewind = phi i16 0, void %entry, i16 %data_9_val32_phi, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="data_9_val32_rewind"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:11 %in_index_520 = phi i32 0, void %entry, i32 %in_index_4, void %MultLoop.split_ifconv, i32 0, void %Result

]]></Node>
<StgValue><ssdm name="in_index_520"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0" op_4_bw="27" op_5_bw="0">
<![CDATA[
rewind_header:13 %acc17 = phi i27 0, void %entry, i27 %acc, void %MultLoop.split_ifconv, i27 0, void %Result

]]></Node>
<StgValue><ssdm name="acc17"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0" op_4_bw="27" op_5_bw="0">
<![CDATA[
rewind_header:14 %acc_3715 = phi i27 0, void %entry, i27 %acc_26, void %MultLoop.split_ifconv, i27 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_3715"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0" op_4_bw="27" op_5_bw="0">
<![CDATA[
rewind_header:15 %acc_3813 = phi i27 0, void %entry, i27 %acc_27, void %MultLoop.split_ifconv, i27 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_3813"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0" op_4_bw="27" op_5_bw="0">
<![CDATA[
rewind_header:16 %acc_3911 = phi i27 0, void %entry, i27 %acc_28, void %MultLoop.split_ifconv, i27 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_3911"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0" op_4_bw="27" op_5_bw="0">
<![CDATA[
rewind_header:17 %acc_4010 = phi i27 0, void %entry, i27 %acc_29, void %MultLoop.split_ifconv, i27 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_4010"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:18 %br_ln0 = br i1 %do_init, void %MultLoop.split_ifconv, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:0 %data_0_val23_phi = phi i16 %data_0_val_read, void %rewind_init, i16 %data_0_val23_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_0_val23_phi"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:1 %data_1_val24_phi = phi i16 %data_1_val_read, void %rewind_init, i16 %data_1_val24_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_1_val24_phi"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:2 %data_2_val25_phi = phi i16 %data_2_val_read, void %rewind_init, i16 %data_2_val25_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_2_val25_phi"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:3 %data_3_val26_phi = phi i16 %data_3_val_read, void %rewind_init, i16 %data_3_val26_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_3_val26_phi"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:4 %data_4_val27_phi = phi i16 %data_4_val_read, void %rewind_init, i16 %data_4_val27_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_4_val27_phi"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:5 %data_5_val28_phi = phi i16 %data_5_val_read, void %rewind_init, i16 %data_5_val28_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_5_val28_phi"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:6 %data_6_val29_phi = phi i16 %data_6_val_read, void %rewind_init, i16 %data_6_val29_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_6_val29_phi"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:7 %data_7_val30_phi = phi i16 %data_7_val_read, void %rewind_init, i16 %data_7_val30_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_7_val30_phi"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:8 %data_8_val31_phi = phi i16 %data_8_val_read, void %rewind_init, i16 %data_8_val31_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_8_val31_phi"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:9 %data_9_val32_phi = phi i16 %data_9_val_read, void %rewind_init, i16 %data_9_val32_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_9_val32_phi"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32">
<![CDATA[
MultLoop.split_ifconv:11 %trunc_ln135 = trunc i32 %in_index_520

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
MultLoop.split_ifconv:12 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MultLoop.split_ifconv:13 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MultLoop.split_ifconv:14 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="6">
<![CDATA[
MultLoop.split_ifconv:16 %out_index = load i6 %outidx_95_addr

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="16" op_3_bw="4" op_4_bw="16" op_5_bw="4" op_6_bw="16" op_7_bw="4" op_8_bw="16" op_9_bw="4" op_10_bw="16" op_11_bw="4" op_12_bw="16" op_13_bw="4" op_14_bw="16" op_15_bw="4" op_16_bw="16" op_17_bw="4" op_18_bw="16" op_19_bw="4" op_20_bw="16" op_21_bw="16" op_22_bw="4">
<![CDATA[
MultLoop.split_ifconv:17 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.10i16.i16.i4, i4 0, i16 %data_0_val23_phi, i4 1, i16 %data_1_val24_phi, i4 2, i16 %data_2_val25_phi, i4 3, i16 %data_3_val26_phi, i4 4, i16 %data_4_val27_phi, i4 5, i16 %data_5_val28_phi, i4 6, i16 %data_6_val29_phi, i4 7, i16 %data_7_val30_phi, i4 8, i16 %data_8_val31_phi, i4 9, i16 %data_9_val32_phi, i16 0, i4 %trunc_ln135

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="16">
<![CDATA[
MultLoop.split_ifconv:18 %conv_i_i4 = sext i16 %a

]]></Node>
<StgValue><ssdm name="conv_i_i4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6">
<![CDATA[
MultLoop.split_ifconv:20 %w = load i6 %w20_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="6">
<![CDATA[
MultLoop.split_ifconv:21 %sext_ln73 = sext i6 %w

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
MultLoop.split_ifconv:22 %mul_ln73 = mul i22 %conv_i_i4, i22 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="27" op_1_bw="3" op_2_bw="27" op_3_bw="3" op_4_bw="27" op_5_bw="3" op_6_bw="27" op_7_bw="3" op_8_bw="27" op_9_bw="3" op_10_bw="27" op_11_bw="27" op_12_bw="3">
<![CDATA[
MultLoop.split_ifconv:23 %tmp = sparsemux i27 @_ssdm_op_SparseMux.ap_auto.5i27.i27.i3, i3 0, i27 %acc17, i3 1, i27 %acc_3715, i3 2, i27 %acc_3813, i3 3, i27 %acc_3911, i3 4, i27 %acc_4010, i27 0, i3 %out_index

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="27">
<![CDATA[
MultLoop.split_ifconv:24 %sext_ln144 = sext i27 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="22">
<![CDATA[
MultLoop.split_ifconv:25 %sext_ln144_3 = sext i22 %mul_ln73

]]></Node>
<StgValue><ssdm name="sext_ln144_3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
MultLoop.split_ifconv:26 %add_ln144 = add i28 %sext_ln144, i28 %sext_ln144_3

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:27 %icmp_ln144 = icmp_eq  i3 %out_index, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:28 %icmp_ln144_3 = icmp_eq  i3 %out_index, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln144_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:29 %icmp_ln144_4 = icmp_eq  i3 %out_index, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln144_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:30 %icmp_ln144_5 = icmp_eq  i3 %out_index, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln144_5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
MultLoop.split_ifconv:31 %icmp_ln144_6 = icmp_ne  i28 %add_ln144, i28 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:32 %or_ln144 = or i1 %icmp_ln144, i1 %icmp_ln144_6

]]></Node>
<StgValue><ssdm name="or_ln144"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:33 %or_ln144_1 = or i1 %icmp_ln144_4, i1 %icmp_ln144_5

]]></Node>
<StgValue><ssdm name="or_ln144_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:34 %or_ln144_2 = or i1 %or_ln144_1, i1 %icmp_ln144_3

]]></Node>
<StgValue><ssdm name="or_ln144_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:35 %or_ln144_3 = or i1 %or_ln144_2, i1 %or_ln144

]]></Node>
<StgValue><ssdm name="or_ln144_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
MultLoop.split_ifconv:36 %acc_30 = select i1 %or_ln144_3, i27 %acc_4010, i27 0

]]></Node>
<StgValue><ssdm name="acc_30"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="28">
<![CDATA[
MultLoop.split_ifconv:37 %acc_31 = trunc i28 %add_ln144

]]></Node>
<StgValue><ssdm name="acc_31"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:38 %or_ln144_4 = or i1 %icmp_ln144, i1 %icmp_ln144_3

]]></Node>
<StgValue><ssdm name="or_ln144_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:39 %or_ln144_5 = or i1 %or_ln144_1, i1 %or_ln144_4

]]></Node>
<StgValue><ssdm name="or_ln144_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
MultLoop.split_ifconv:40 %acc_29 = select i1 %or_ln144_5, i27 %acc_30, i27 %acc_31

]]></Node>
<StgValue><ssdm name="acc_29"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
MultLoop.split_ifconv:41 %acc_28 = select i1 %icmp_ln144_5, i27 %acc_31, i27 %acc_3911

]]></Node>
<StgValue><ssdm name="acc_28"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
MultLoop.split_ifconv:42 %acc_27 = select i1 %icmp_ln144_4, i27 %acc_31, i27 %acc_3813

]]></Node>
<StgValue><ssdm name="acc_27"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
MultLoop.split_ifconv:43 %acc_26 = select i1 %icmp_ln144_3, i27 %acc_31, i27 %acc_3715

]]></Node>
<StgValue><ssdm name="acc_26"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
MultLoop.split_ifconv:44 %acc = select i1 %icmp_ln144, i27 %acc_31, i27 %acc17

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MultLoop.split_ifconv:45 %in_index = add i32 %in_index_520, i32 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
MultLoop.split_ifconv:46 %icmp_ln154 = icmp_sgt  i32 %in_index, i32 9

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
MultLoop.split_ifconv:47 %in_index_4 = select i1 %icmp_ln154, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="in_index_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="135" op_0_bw="135" op_1_bw="27">
<![CDATA[
Result:0 %mrv = insertvalue i135 <undef>, i27 %acc

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="135" op_0_bw="135" op_1_bw="27">
<![CDATA[
Result:1 %mrv_1 = insertvalue i135 %mrv, i27 %acc_26

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="135" op_0_bw="135" op_1_bw="27">
<![CDATA[
Result:2 %mrv_2 = insertvalue i135 %mrv_1, i27 %acc_27

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="135" op_0_bw="135" op_1_bw="27">
<![CDATA[
Result:3 %mrv_3 = insertvalue i135 %mrv_2, i27 %acc_28

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="135" op_0_bw="135" op_1_bw="27">
<![CDATA[
Result:4 %mrv_4 = insertvalue i135 %mrv_3, i27 %acc_29

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="135">
<![CDATA[
Result:5 %return_ln166 = return void @_ssdm_op_Return, i135 %mrv_4

]]></Node>
<StgValue><ssdm name="return_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
