{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740515935109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740515935109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:38:55 2025 " "Processing started: Tue Feb 25 15:38:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740515935109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515935109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matriz_caras2 -c matriz_caras2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off matriz_caras2 -c matriz_caras2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515935109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740515935279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740515935279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/spi_master.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740515943844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515943844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matriz_caras2.v(105) " "Verilog HDL information at matriz_caras2.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740515943845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_caras2.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_caras2.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_caras2 " "Found entity 1: matriz_caras2" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740515943845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515943845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matriz_caras2 " "Elaborating entity \"matriz_caras2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740515943885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_state matriz_caras2.v(46) " "Verilog HDL or VHDL warning at matriz_caras2.v(46): object \"prev_state\" assigned a value but never read" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740515943886 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(52) " "Verilog HDL assignment warning at matriz_caras2.v(52): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(53) " "Verilog HDL assignment warning at matriz_caras2.v(53): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(54) " "Verilog HDL assignment warning at matriz_caras2.v(54): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(55) " "Verilog HDL assignment warning at matriz_caras2.v(55): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(56) " "Verilog HDL assignment warning at matriz_caras2.v(56): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(57) " "Verilog HDL assignment warning at matriz_caras2.v(57): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(58) " "Verilog HDL assignment warning at matriz_caras2.v(58): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(59) " "Verilog HDL assignment warning at matriz_caras2.v(59): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(60) " "Verilog HDL assignment warning at matriz_caras2.v(60): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(61) " "Verilog HDL assignment warning at matriz_caras2.v(61): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory4CommandSend matriz_caras2.v(49) " "Verilog HDL warning at matriz_caras2.v(49): initial value for variable memory4CommandSend should be constant" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 49 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(110) " "Verilog HDL assignment warning at matriz_caras2.v(110): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(111) " "Verilog HDL assignment warning at matriz_caras2.v(111): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(112) " "Verilog HDL assignment warning at matriz_caras2.v(112): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943887 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(113) " "Verilog HDL assignment warning at matriz_caras2.v(113): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(114) " "Verilog HDL assignment warning at matriz_caras2.v(114): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(115) " "Verilog HDL assignment warning at matriz_caras2.v(115): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(116) " "Verilog HDL assignment warning at matriz_caras2.v(116): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(117) " "Verilog HDL assignment warning at matriz_caras2.v(117): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(121) " "Verilog HDL assignment warning at matriz_caras2.v(121): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(122) " "Verilog HDL assignment warning at matriz_caras2.v(122): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(123) " "Verilog HDL assignment warning at matriz_caras2.v(123): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(124) " "Verilog HDL assignment warning at matriz_caras2.v(124): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(125) " "Verilog HDL assignment warning at matriz_caras2.v(125): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(126) " "Verilog HDL assignment warning at matriz_caras2.v(126): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(127) " "Verilog HDL assignment warning at matriz_caras2.v(127): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(128) " "Verilog HDL assignment warning at matriz_caras2.v(128): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(132) " "Verilog HDL assignment warning at matriz_caras2.v(132): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(133) " "Verilog HDL assignment warning at matriz_caras2.v(133): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(134) " "Verilog HDL assignment warning at matriz_caras2.v(134): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(135) " "Verilog HDL assignment warning at matriz_caras2.v(135): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943888 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(136) " "Verilog HDL assignment warning at matriz_caras2.v(136): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(137) " "Verilog HDL assignment warning at matriz_caras2.v(137): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(138) " "Verilog HDL assignment warning at matriz_caras2.v(138): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(139) " "Verilog HDL assignment warning at matriz_caras2.v(139): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(144) " "Verilog HDL assignment warning at matriz_caras2.v(144): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(145) " "Verilog HDL assignment warning at matriz_caras2.v(145): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(146) " "Verilog HDL assignment warning at matriz_caras2.v(146): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(147) " "Verilog HDL assignment warning at matriz_caras2.v(147): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(148) " "Verilog HDL assignment warning at matriz_caras2.v(148): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(149) " "Verilog HDL assignment warning at matriz_caras2.v(149): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(150) " "Verilog HDL assignment warning at matriz_caras2.v(150): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 matriz_caras2.v(151) " "Verilog HDL assignment warning at matriz_caras2.v(151): truncated value with size 8 to match size of target (5)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943889 "|matriz_caras2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 matriz_caras2.v(180) " "Verilog HDL assignment warning at matriz_caras2.v(180): truncated value with size 32 to match size of target (6)" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943890 "|matriz_caras2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory4CommandSend\[9..0\] 0 matriz_caras2.v(41) " "Net \"memory4CommandSend\[9..0\]\" at matriz_caras2.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "matriz_caras2.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740515943892 "|matriz_caras2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi\"" {  } { { "matriz_caras2.v" "spi" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/matriz_caras2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740515943906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_master.v(81) " "Verilog HDL assignment warning at spi_master.v(81): truncated value with size 32 to match size of target (16)" {  } { { "spi_master.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/spi_master.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943906 "|matriz_caras2|spi_master:spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(90) " "Verilog HDL assignment warning at spi_master.v(90): truncated value with size 32 to match size of target (4)" {  } { { "spi_master.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/spi_master.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740515943907 "|matriz_caras2|spi_master:spi"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740515944427 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "/home/mac4/Descargas/entrega-proyecto-2024-2-grupo01-2024-2/src/spi_master.v" 49 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1740515944433 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1740515944433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740515944581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1740515945100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740515945184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740515945184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740515945220 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740515945220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740515945220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740515945220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740515945225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:39:05 2025 " "Processing ended: Tue Feb 25 15:39:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740515945225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740515945225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740515945225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740515945225 ""}
