# vsim -debugDB -l test_adder.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 22:39:18 on Jun 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.mux(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ====================================
# ========== Case 1:  sel = 0, =======
# ====================================
# ------------------------------------------------
# t=       101 PASS: a=1 b=0 c=0 d=0 sel=00 y=1
# ------------------------------------------------
# ====================================
# ========== Case 2:  sel = 1, =======
# ====================================
# ------------------------------------------------
# t=       202 PASS: a=0 b=1 c=0 d=0 sel=01 y=1
# ------------------------------------------------
# ====================================
# ========== Case 3:  sel = 2, =======
# ====================================
# ------------------------------------------------
# t=       303 PASS: a=0 b=0 c=1 d=0 sel=10 y=1
# ------------------------------------------------
# ====================================
# ========== Case 4:  sel = 3, =======
# ====================================
# ------------------------------------------------
# t=       404 PASS: a=0 b=0 c=0 d=1 sel=11 y=1
# ------------------------------------------------
# ** Note: $finish    : ../tb/test_bench.v(115)
#    Time: 504 ns  Iteration: 0  Instance: /test_bench
# End time: 22:39:19 on Jun 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
