
test_mems.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009390  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08009518  08009518  0000a518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095a8  080095a8  0000b10c  2**0
                  CONTENTS
  4 .ARM          00000008  080095a8  080095a8  0000a5a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095b0  080095b0  0000b10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095b0  080095b0  0000a5b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080095b4  080095b4  0000a5b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  080095b8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e70  2000010c  080096c4  0000b10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f7c  080096c4  0000bf7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d430  00000000  00000000  0000b13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040eb  00000000  00000000  0002856c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001980  00000000  00000000  0002c658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000139e  00000000  00000000  0002dfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a70e  00000000  00000000  0002f376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020442  00000000  00000000  00059a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5054  00000000  00000000  00079ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016ef1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bcc  00000000  00000000  0016ef60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00175b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000010c 	.word	0x2000010c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009500 	.word	0x08009500

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000110 	.word	0x20000110
 80001c4:	08009500 	.word	0x08009500

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004bc:	f000 fe35 	bl	800112a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c0:	f000 f812 	bl	80004e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c4:	f000 f9ae 	bl	8000824 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80004c8:	f000 f872 	bl	80005b0 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80004cc:	f000 f8a8 	bl	8000620 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80004d0:	f000 f8e4 	bl	800069c <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80004d4:	f000 f908 	bl	80006e8 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80004d8:	f000 f944 	bl	8000764 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80004dc:	f000 f972 	bl	80007c4 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 80004e0:	f008 f97e 	bl	80087e0 <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004e4:	bf00      	nop
 80004e6:	e7fd      	b.n	80004e4 <main+0x2c>

080004e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b096      	sub	sp, #88	@ 0x58
 80004ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ee:	f107 0314 	add.w	r3, r7, #20
 80004f2:	2244      	movs	r2, #68	@ 0x44
 80004f4:	2100      	movs	r1, #0
 80004f6:	4618      	mov	r0, r3
 80004f8:	f008 ffd6 	bl	80094a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fc:	463b      	mov	r3, r7
 80004fe:	2200      	movs	r2, #0
 8000500:	601a      	str	r2, [r3, #0]
 8000502:	605a      	str	r2, [r3, #4]
 8000504:	609a      	str	r2, [r3, #8]
 8000506:	60da      	str	r2, [r3, #12]
 8000508:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800050a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800050e:	f002 fd8f 	bl	8003030 <HAL_PWREx_ControlVoltageScaling>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000518:	f000 fb52 	bl	8000bc0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800051c:	f002 fd6a 	bl	8002ff4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000520:	4b22      	ldr	r3, [pc, #136]	@ (80005ac <SystemClock_Config+0xc4>)
 8000522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000526:	4a21      	ldr	r2, [pc, #132]	@ (80005ac <SystemClock_Config+0xc4>)
 8000528:	f023 0318 	bic.w	r3, r3, #24
 800052c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000530:	2314      	movs	r3, #20
 8000532:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000534:	2301      	movs	r3, #1
 8000536:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000538:	2301      	movs	r3, #1
 800053a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800053c:	2300      	movs	r3, #0
 800053e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000540:	2360      	movs	r3, #96	@ 0x60
 8000542:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000544:	2302      	movs	r3, #2
 8000546:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000548:	2301      	movs	r3, #1
 800054a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800054c:	2301      	movs	r3, #1
 800054e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000550:	2328      	movs	r3, #40	@ 0x28
 8000552:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000554:	2307      	movs	r3, #7
 8000556:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000558:	2302      	movs	r3, #2
 800055a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800055c:	2302      	movs	r3, #2
 800055e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000560:	f107 0314 	add.w	r3, r7, #20
 8000564:	4618      	mov	r0, r3
 8000566:	f002 fe85 	bl	8003274 <HAL_RCC_OscConfig>
 800056a:	4603      	mov	r3, r0
 800056c:	2b00      	cmp	r3, #0
 800056e:	d001      	beq.n	8000574 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000570:	f000 fb26 	bl	8000bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000574:	230f      	movs	r3, #15
 8000576:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000578:	2303      	movs	r3, #3
 800057a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800057c:	2380      	movs	r3, #128	@ 0x80
 800057e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000580:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000584:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8000586:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800058a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800058c:	463b      	mov	r3, r7
 800058e:	2102      	movs	r1, #2
 8000590:	4618      	mov	r0, r3
 8000592:	f003 fa4b 	bl	8003a2c <HAL_RCC_ClockConfig>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d001      	beq.n	80005a0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800059c:	f000 fb10 	bl	8000bc0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80005a0:	f003 ff52 	bl	8004448 <HAL_RCCEx_EnableMSIPLLMode>
}
 80005a4:	bf00      	nop
 80005a6:	3758      	adds	r7, #88	@ 0x58
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40021000 	.word	0x40021000

080005b0 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80005b4:	4b18      	ldr	r3, [pc, #96]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005b6:	4a19      	ldr	r2, [pc, #100]	@ (800061c <MX_DFSDM1_Init+0x6c>)
 80005b8:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80005ba:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005bc:	2201      	movs	r2, #1
 80005be:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80005c0:	4b15      	ldr	r3, [pc, #84]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 80005c6:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005c8:	2202      	movs	r2, #2
 80005ca:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80005cc:	4b12      	ldr	r3, [pc, #72]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80005d2:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005de:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80005e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80005e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005e8:	2204      	movs	r2, #4
 80005ea:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80005ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80005f2:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80005f8:	4b07      	ldr	r3, [pc, #28]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80005fe:	4b06      	ldr	r3, [pc, #24]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 8000600:	2200      	movs	r2, #0
 8000602:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000604:	4804      	ldr	r0, [pc, #16]	@ (8000618 <MX_DFSDM1_Init+0x68>)
 8000606:	f000 ff3b 	bl	8001480 <HAL_DFSDM_ChannelInit>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000610:	f000 fad6 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000614:	bf00      	nop
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000128 	.word	0x20000128
 800061c:	40016020 	.word	0x40016020

08000620 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000624:	4b1b      	ldr	r3, [pc, #108]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000626:	4a1c      	ldr	r2, [pc, #112]	@ (8000698 <MX_I2C2_Init+0x78>)
 8000628:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0000070B;
 800062a:	4b1a      	ldr	r3, [pc, #104]	@ (8000694 <MX_I2C2_Init+0x74>)
 800062c:	f240 720b 	movw	r2, #1803	@ 0x70b
 8000630:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000632:	4b18      	ldr	r3, [pc, #96]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000634:	2200      	movs	r2, #0
 8000636:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000638:	4b16      	ldr	r3, [pc, #88]	@ (8000694 <MX_I2C2_Init+0x74>)
 800063a:	2201      	movs	r2, #1
 800063c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800063e:	4b15      	ldr	r3, [pc, #84]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000640:	2200      	movs	r2, #0
 8000642:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000644:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000646:	2200      	movs	r2, #0
 8000648:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <MX_I2C2_Init+0x74>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000650:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000656:	4b0f      	ldr	r3, [pc, #60]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800065c:	480d      	ldr	r0, [pc, #52]	@ (8000694 <MX_I2C2_Init+0x74>)
 800065e:	f001 fa00 	bl	8001a62 <HAL_I2C_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000668:	f000 faaa 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800066c:	2100      	movs	r1, #0
 800066e:	4809      	ldr	r0, [pc, #36]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000670:	f001 fa92 	bl	8001b98 <HAL_I2CEx_ConfigAnalogFilter>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800067a:	f000 faa1 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800067e:	2100      	movs	r1, #0
 8000680:	4804      	ldr	r0, [pc, #16]	@ (8000694 <MX_I2C2_Init+0x74>)
 8000682:	f001 fad4 	bl	8001c2e <HAL_I2CEx_ConfigDigitalFilter>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800068c:	f000 fa98 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000160 	.word	0x20000160
 8000698:	40005800 	.word	0x40005800

0800069c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006a2:	4a10      	ldr	r2, [pc, #64]	@ (80006e4 <MX_QUADSPI_Init+0x48>)
 80006a4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80006a6:	4b0e      	ldr	r3, [pc, #56]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006a8:	2202      	movs	r2, #2
 80006aa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80006ac:	4b0c      	ldr	r3, [pc, #48]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006ae:	2204      	movs	r2, #4
 80006b0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80006b2:	4b0b      	ldr	r3, [pc, #44]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006b4:	2210      	movs	r2, #16
 80006b6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 80006b8:	4b09      	ldr	r3, [pc, #36]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006ba:	2217      	movs	r2, #23
 80006bc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80006be:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80006c4:	4b06      	ldr	r3, [pc, #24]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80006ca:	4805      	ldr	r0, [pc, #20]	@ (80006e0 <MX_QUADSPI_Init+0x44>)
 80006cc:	f002 fd16 	bl	80030fc <HAL_QSPI_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80006d6:	f000 fa73 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	200001b4 	.word	0x200001b4
 80006e4:	a0001000 	.word	0xa0001000

080006e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80006ec:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <MX_SPI3_Init+0x74>)
 80006ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000760 <MX_SPI3_Init+0x78>)
 80006f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <MX_SPI3_Init+0x74>)
 80006f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_SPI3_Init+0x74>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000700:	4b16      	ldr	r3, [pc, #88]	@ (800075c <MX_SPI3_Init+0x74>)
 8000702:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000706:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000708:	4b14      	ldr	r3, [pc, #80]	@ (800075c <MX_SPI3_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <MX_SPI3_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000714:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_SPI3_Init+0x74>)
 8000716:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800071a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_SPI3_Init+0x74>)
 800071e:	2200      	movs	r2, #0
 8000720:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <MX_SPI3_Init+0x74>)
 8000724:	2200      	movs	r2, #0
 8000726:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000728:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <MX_SPI3_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800072e:	4b0b      	ldr	r3, [pc, #44]	@ (800075c <MX_SPI3_Init+0x74>)
 8000730:	2200      	movs	r2, #0
 8000732:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000734:	4b09      	ldr	r3, [pc, #36]	@ (800075c <MX_SPI3_Init+0x74>)
 8000736:	2207      	movs	r2, #7
 8000738:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800073a:	4b08      	ldr	r3, [pc, #32]	@ (800075c <MX_SPI3_Init+0x74>)
 800073c:	2200      	movs	r2, #0
 800073e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <MX_SPI3_Init+0x74>)
 8000742:	2208      	movs	r2, #8
 8000744:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000746:	4805      	ldr	r0, [pc, #20]	@ (800075c <MX_SPI3_Init+0x74>)
 8000748:	f004 f860 	bl	800480c <HAL_SPI_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000752:	f000 fa35 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200001f8 	.word	0x200001f8
 8000760:	40003c00 	.word	0x40003c00

08000764 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 800076a:	4a15      	ldr	r2, [pc, #84]	@ (80007c0 <MX_USART1_UART_Init+0x5c>)
 800076c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079a:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007a6:	4805      	ldr	r0, [pc, #20]	@ (80007bc <MX_USART1_UART_Init+0x58>)
 80007a8:	f004 f8d3 	bl	8004952 <HAL_UART_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007b2:	f000 fa05 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	2000025c 	.word	0x2000025c
 80007c0:	40013800 	.word	0x40013800

080007c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007c8:	4b14      	ldr	r3, [pc, #80]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007ca:	4a15      	ldr	r2, [pc, #84]	@ (8000820 <MX_USART3_UART_Init+0x5c>)
 80007cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007ce:	4b13      	ldr	r3, [pc, #76]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	4b11      	ldr	r3, [pc, #68]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007e8:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007ea:	220c      	movs	r2, #12
 80007ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ee:	4b0b      	ldr	r3, [pc, #44]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f4:	4b09      	ldr	r3, [pc, #36]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007fa:	4b08      	ldr	r3, [pc, #32]	@ (800081c <MX_USART3_UART_Init+0x58>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <MX_USART3_UART_Init+0x58>)
 8000802:	2200      	movs	r2, #0
 8000804:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000806:	4805      	ldr	r0, [pc, #20]	@ (800081c <MX_USART3_UART_Init+0x58>)
 8000808:	f004 f8a3 	bl	8004952 <HAL_UART_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000812:	f000 f9d5 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	200002e4 	.word	0x200002e4
 8000820:	40004800 	.word	0x40004800

08000824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08c      	sub	sp, #48	@ 0x30
 8000828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	f107 031c 	add.w	r3, r7, #28
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800083a:	4bbb      	ldr	r3, [pc, #748]	@ (8000b28 <MX_GPIO_Init+0x304>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	4aba      	ldr	r2, [pc, #744]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000840:	f043 0310 	orr.w	r3, r3, #16
 8000844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000846:	4bb8      	ldr	r3, [pc, #736]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	f003 0310 	and.w	r3, r3, #16
 800084e:	61bb      	str	r3, [r7, #24]
 8000850:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000852:	4bb5      	ldr	r3, [pc, #724]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	4ab4      	ldr	r2, [pc, #720]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000858:	f043 0304 	orr.w	r3, r3, #4
 800085c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800085e:	4bb2      	ldr	r3, [pc, #712]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000862:	f003 0304 	and.w	r3, r3, #4
 8000866:	617b      	str	r3, [r7, #20]
 8000868:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800086a:	4baf      	ldr	r3, [pc, #700]	@ (8000b28 <MX_GPIO_Init+0x304>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086e:	4aae      	ldr	r2, [pc, #696]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000876:	4bac      	ldr	r3, [pc, #688]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087e:	613b      	str	r3, [r7, #16]
 8000880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	4ba9      	ldr	r3, [pc, #676]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	4aa8      	ldr	r2, [pc, #672]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088e:	4ba6      	ldr	r3, [pc, #664]	@ (8000b28 <MX_GPIO_Init+0x304>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089a:	4ba3      	ldr	r3, [pc, #652]	@ (8000b28 <MX_GPIO_Init+0x304>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	4aa2      	ldr	r2, [pc, #648]	@ (8000b28 <MX_GPIO_Init+0x304>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a6:	4ba0      	ldr	r3, [pc, #640]	@ (8000b28 <MX_GPIO_Init+0x304>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b2:	4b9d      	ldr	r3, [pc, #628]	@ (8000b28 <MX_GPIO_Init+0x304>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b6:	4a9c      	ldr	r2, [pc, #624]	@ (8000b28 <MX_GPIO_Init+0x304>)
 80008b8:	f043 0308 	orr.w	r3, r3, #8
 80008bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008be:	4b9a      	ldr	r3, [pc, #616]	@ (8000b28 <MX_GPIO_Init+0x304>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c2:	f003 0308 	and.w	r3, r3, #8
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80008d0:	4896      	ldr	r0, [pc, #600]	@ (8000b2c <MX_GPIO_Init+0x308>)
 80008d2:	f001 f88b 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f248 1104 	movw	r1, #33028	@ 0x8104
 80008dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e0:	f001 f884 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80008e4:	2200      	movs	r2, #0
 80008e6:	f24f 0114 	movw	r1, #61460	@ 0xf014
 80008ea:	4891      	ldr	r0, [pc, #580]	@ (8000b30 <MX_GPIO_Init+0x30c>)
 80008ec:	f001 f87e 	bl	80019ec <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	f241 0181 	movw	r1, #4225	@ 0x1081
 80008f6:	488f      	ldr	r0, [pc, #572]	@ (8000b34 <MX_GPIO_Init+0x310>)
 80008f8:	f001 f878 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000902:	488c      	ldr	r0, [pc, #560]	@ (8000b34 <MX_GPIO_Init+0x310>)
 8000904:	f001 f872 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 7110 	mov.w	r1, #576	@ 0x240
 800090e:	488a      	ldr	r0, [pc, #552]	@ (8000b38 <MX_GPIO_Init+0x314>)
 8000910:	f001 f86c 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000914:	2201      	movs	r2, #1
 8000916:	2120      	movs	r1, #32
 8000918:	4885      	ldr	r0, [pc, #532]	@ (8000b30 <MX_GPIO_Init+0x30c>)
 800091a:	f001 f867 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800091e:	2201      	movs	r2, #1
 8000920:	2101      	movs	r1, #1
 8000922:	4882      	ldr	r0, [pc, #520]	@ (8000b2c <MX_GPIO_Init+0x308>)
 8000924:	f001 f862 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000928:	f240 1315 	movw	r3, #277	@ 0x115
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	2301      	movs	r3, #1
 8000930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800093a:	f107 031c 	add.w	r3, r7, #28
 800093e:	4619      	mov	r1, r3
 8000940:	487a      	ldr	r0, [pc, #488]	@ (8000b2c <MX_GPIO_Init+0x308>)
 8000942:	f000 fea9 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000946:	236a      	movs	r3, #106	@ 0x6a
 8000948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800094a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800094e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000954:	f107 031c 	add.w	r3, r7, #28
 8000958:	4619      	mov	r1, r3
 800095a:	4874      	ldr	r0, [pc, #464]	@ (8000b2c <MX_GPIO_Init+0x308>)
 800095c:	f000 fe9c 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000960:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000966:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800096a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4619      	mov	r1, r3
 8000976:	4870      	ldr	r0, [pc, #448]	@ (8000b38 <MX_GPIO_Init+0x314>)
 8000978:	f000 fe8e 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800097c:	2303      	movs	r3, #3
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000980:	2303      	movs	r3, #3
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000988:	f107 031c 	add.w	r3, r7, #28
 800098c:	4619      	mov	r1, r3
 800098e:	486b      	ldr	r0, [pc, #428]	@ (8000b3c <MX_GPIO_Init+0x318>)
 8000990:	f000 fe82 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000994:	233f      	movs	r3, #63	@ 0x3f
 8000996:	61fb      	str	r3, [r7, #28]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000998:	230b      	movs	r3, #11
 800099a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	4864      	ldr	r0, [pc, #400]	@ (8000b38 <MX_GPIO_Init+0x314>)
 80009a8:	f000 fe76 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80009ac:	2303      	movs	r3, #3
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	2302      	movs	r3, #2
 80009b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b8:	2303      	movs	r3, #3
 80009ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80009bc:	2308      	movs	r3, #8
 80009be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c0:	f107 031c 	add.w	r3, r7, #28
 80009c4:	4619      	mov	r1, r3
 80009c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ca:	f000 fe65 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80009ce:	f248 1304 	movw	r3, #33028	@ 0x8104
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ea:	f000 fe55 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80009ee:	2308      	movs	r3, #8
 80009f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f2:	2302      	movs	r3, #2
 80009f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80009fe:	2301      	movs	r3, #1
 8000a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000a02:	f107 031c 	add.w	r3, r7, #28
 8000a06:	4619      	mov	r1, r3
 8000a08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a0c:	f000 fe44 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000a10:	2310      	movs	r3, #16
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a14:	230b      	movs	r3, #11
 8000a16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000a1c:	f107 031c 	add.w	r3, r7, #28
 8000a20:	4619      	mov	r1, r3
 8000a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a26:	f000 fe37 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000a2a:	23e0      	movs	r3, #224	@ 0xe0
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a36:	2303      	movs	r3, #3
 8000a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a3a:	2305      	movs	r3, #5
 8000a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3e:	f107 031c 	add.w	r3, r7, #28
 8000a42:	4619      	mov	r1, r3
 8000a44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a48:	f000 fe26 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a50:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4833      	ldr	r0, [pc, #204]	@ (8000b30 <MX_GPIO_Init+0x30c>)
 8000a62:	f000 fe19 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000a66:	2302      	movs	r3, #2
 8000a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a6a:	230b      	movs	r3, #11
 8000a6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 031c 	add.w	r3, r7, #28
 8000a76:	4619      	mov	r1, r3
 8000a78:	482d      	ldr	r0, [pc, #180]	@ (8000b30 <MX_GPIO_Init+0x30c>)
 8000a7a:	f000 fe0d 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000a7e:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000a82:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a84:	2301      	movs	r3, #1
 8000a86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a90:	f107 031c 	add.w	r3, r7, #28
 8000a94:	4619      	mov	r1, r3
 8000a96:	4826      	ldr	r0, [pc, #152]	@ (8000b30 <MX_GPIO_Init+0x30c>)
 8000a98:	f000 fdfe 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000a9c:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000aa0:	61fb      	str	r3, [r7, #28]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aac:	f107 031c 	add.w	r3, r7, #28
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4820      	ldr	r0, [pc, #128]	@ (8000b34 <MX_GPIO_Init+0x310>)
 8000ab4:	f000 fdf0 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000ab8:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000abc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aca:	f107 031c 	add.w	r3, r7, #28
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4818      	ldr	r0, [pc, #96]	@ (8000b34 <MX_GPIO_Init+0x310>)
 8000ad2:	f000 fde1 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000ad6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000ada:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae8:	f107 031c 	add.w	r3, r7, #28
 8000aec:	4619      	mov	r1, r3
 8000aee:	4812      	ldr	r0, [pc, #72]	@ (8000b38 <MX_GPIO_Init+0x314>)
 8000af0:	f000 fdd2 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000af4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000af8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000afa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000afe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b04:	f107 031c 	add.w	r3, r7, #28
 8000b08:	4619      	mov	r1, r3
 8000b0a:	480b      	ldr	r0, [pc, #44]	@ (8000b38 <MX_GPIO_Init+0x314>)
 8000b0c:	f000 fdc4 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000b10:	2302      	movs	r3, #2
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b14:	2302      	movs	r3, #2
 8000b16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b1c:	2303      	movs	r3, #3
 8000b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b20:	2305      	movs	r3, #5
 8000b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b24:	e00c      	b.n	8000b40 <MX_GPIO_Init+0x31c>
 8000b26:	bf00      	nop
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	48001000 	.word	0x48001000
 8000b30:	48000400 	.word	0x48000400
 8000b34:	48000c00 	.word	0x48000c00
 8000b38:	48000800 	.word	0x48000800
 8000b3c:	48001c00 	.word	0x48001c00
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000b40:	f107 031c 	add.w	r3, r7, #28
 8000b44:	4619      	mov	r1, r3
 8000b46:	481c      	ldr	r0, [pc, #112]	@ (8000bb8 <MX_GPIO_Init+0x394>)
 8000b48:	f000 fda6 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000b4c:	2378      	movs	r3, #120	@ 0x78
 8000b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b50:	2302      	movs	r3, #2
 8000b52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b58:	2303      	movs	r3, #3
 8000b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b5c:	2307      	movs	r3, #7
 8000b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b60:	f107 031c 	add.w	r3, r7, #28
 8000b64:	4619      	mov	r1, r3
 8000b66:	4814      	ldr	r0, [pc, #80]	@ (8000bb8 <MX_GPIO_Init+0x394>)
 8000b68:	f000 fd96 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000b6c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b72:	2312      	movs	r3, #18
 8000b74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b7e:	2304      	movs	r3, #4
 8000b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b82:	f107 031c 	add.w	r3, r7, #28
 8000b86:	4619      	mov	r1, r3
 8000b88:	480c      	ldr	r0, [pc, #48]	@ (8000bbc <MX_GPIO_Init+0x398>)
 8000b8a:	f000 fd85 	bl	8001698 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	2100      	movs	r1, #0
 8000b92:	2017      	movs	r0, #23
 8000b94:	f000 fc3d 	bl	8001412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b98:	2017      	movs	r0, #23
 8000b9a:	f000 fc56 	bl	800144a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2028      	movs	r0, #40	@ 0x28
 8000ba4:	f000 fc35 	bl	8001412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ba8:	2028      	movs	r0, #40	@ 0x28
 8000baa:	f000 fc4e 	bl	800144a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bae:	bf00      	nop
 8000bb0:	3730      	adds	r7, #48	@ 0x30
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	48000c00 	.word	0x48000c00
 8000bbc:	48000400 	.word	0x48000400

08000bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc4:	b672      	cpsid	i
}
 8000bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <Error_Handler+0x8>

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bde:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <HAL_MspInit+0x44>)
 8000be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	4b09      	ldr	r3, [pc, #36]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bee:	4a08      	ldr	r2, [pc, #32]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bf6:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c02:	bf00      	nop
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40021000 	.word	0x40021000

08000c14 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b0ac      	sub	sp, #176	@ 0xb0
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2288      	movs	r2, #136	@ 0x88
 8000c32:	2100      	movs	r1, #0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f008 fc37 	bl	80094a8 <memset>
  if(DFSDM1_Init == 0)
 8000c3a:	4b25      	ldr	r3, [pc, #148]	@ (8000cd0 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d142      	bne.n	8000cc8 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000c42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c46:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4618      	mov	r0, r3
 8000c54:	f003 f90e 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8000c5e:	f7ff ffaf 	bl	8000bc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000c62:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c66:	4a1b      	ldr	r2, [pc, #108]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000c68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c6e:	4b19      	ldr	r3, [pc, #100]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7e:	4a15      	ldr	r2, [pc, #84]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000c80:	f043 0310 	orr.w	r3, r3, #16
 8000c84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c86:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c8a:	f003 0310 	and.w	r3, r3, #16
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000c92:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000c96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000cac:	2306      	movs	r3, #6
 8000cae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cb2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4807      	ldr	r0, [pc, #28]	@ (8000cd8 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8000cba:	f000 fced 	bl	8001698 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8000cbe:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	4a02      	ldr	r2, [pc, #8]	@ (8000cd0 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000cc6:	6013      	str	r3, [r2, #0]
  }

}
 8000cc8:	bf00      	nop
 8000cca:	37b0      	adds	r7, #176	@ 0xb0
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	2000036c 	.word	0x2000036c
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	48001000 	.word	0x48001000

08000cdc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b0ac      	sub	sp, #176	@ 0xb0
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	60da      	str	r2, [r3, #12]
 8000cf2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	2288      	movs	r2, #136	@ 0x88
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f008 fbd3 	bl	80094a8 <memset>
  if(hi2c->Instance==I2C2)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a21      	ldr	r2, [pc, #132]	@ (8000d8c <HAL_I2C_MspInit+0xb0>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d13b      	bne.n	8000d84 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000d0c:	2380      	movs	r3, #128	@ 0x80
 8000d0e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f003 f8ab 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000d24:	f7ff ff4c 	bl	8000bc0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d28:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <HAL_I2C_MspInit+0xb4>)
 8000d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2c:	4a18      	ldr	r2, [pc, #96]	@ (8000d90 <HAL_I2C_MspInit+0xb4>)
 8000d2e:	f043 0302 	orr.w	r3, r3, #2
 8000d32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <HAL_I2C_MspInit+0xb4>)
 8000d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d38:	f003 0302 	and.w	r3, r3, #2
 8000d3c:	613b      	str	r3, [r7, #16]
 8000d3e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8000d40:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d48:	2312      	movs	r3, #18
 8000d4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d54:	2303      	movs	r3, #3
 8000d56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d64:	4619      	mov	r1, r3
 8000d66:	480b      	ldr	r0, [pc, #44]	@ (8000d94 <HAL_I2C_MspInit+0xb8>)
 8000d68:	f000 fc96 	bl	8001698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000d6c:	4b08      	ldr	r3, [pc, #32]	@ (8000d90 <HAL_I2C_MspInit+0xb4>)
 8000d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d70:	4a07      	ldr	r2, [pc, #28]	@ (8000d90 <HAL_I2C_MspInit+0xb4>)
 8000d72:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d76:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d78:	4b05      	ldr	r3, [pc, #20]	@ (8000d90 <HAL_I2C_MspInit+0xb4>)
 8000d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000d84:	bf00      	nop
 8000d86:	37b0      	adds	r7, #176	@ 0xb0
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40005800 	.word	0x40005800
 8000d90:	40021000 	.word	0x40021000
 8000d94:	48000400 	.word	0x48000400

08000d98 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	@ 0x28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
 8000dae:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a17      	ldr	r2, [pc, #92]	@ (8000e14 <HAL_QSPI_MspInit+0x7c>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d128      	bne.n	8000e0c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000dba:	4b17      	ldr	r3, [pc, #92]	@ (8000e18 <HAL_QSPI_MspInit+0x80>)
 8000dbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000dbe:	4a16      	ldr	r2, [pc, #88]	@ (8000e18 <HAL_QSPI_MspInit+0x80>)
 8000dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dc4:	6513      	str	r3, [r2, #80]	@ 0x50
 8000dc6:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <HAL_QSPI_MspInit+0x80>)
 8000dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dd2:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <HAL_QSPI_MspInit+0x80>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd6:	4a10      	ldr	r2, [pc, #64]	@ (8000e18 <HAL_QSPI_MspInit+0x80>)
 8000dd8:	f043 0310 	orr.w	r3, r3, #16
 8000ddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <HAL_QSPI_MspInit+0x80>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de2:	f003 0310 	and.w	r3, r3, #16
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8000dea:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8000dee:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000dfc:	230a      	movs	r3, #10
 8000dfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	4619      	mov	r1, r3
 8000e06:	4805      	ldr	r0, [pc, #20]	@ (8000e1c <HAL_QSPI_MspInit+0x84>)
 8000e08:	f000 fc46 	bl	8001698 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8000e0c:	bf00      	nop
 8000e0e:	3728      	adds	r7, #40	@ 0x28
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	a0001000 	.word	0xa0001000
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	48001000 	.word	0x48001000

08000e20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	@ 0x28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <HAL_SPI_MspInit+0x7c>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d128      	bne.n	8000e94 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000e42:	4b17      	ldr	r3, [pc, #92]	@ (8000ea0 <HAL_SPI_MspInit+0x80>)
 8000e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e46:	4a16      	ldr	r2, [pc, #88]	@ (8000ea0 <HAL_SPI_MspInit+0x80>)
 8000e48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e4e:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <HAL_SPI_MspInit+0x80>)
 8000e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <HAL_SPI_MspInit+0x80>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <HAL_SPI_MspInit+0x80>)
 8000e60:	f043 0304 	orr.w	r3, r3, #4
 8000e64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <HAL_SPI_MspInit+0x80>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6a:	f003 0304 	and.w	r3, r3, #4
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8000e72:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e80:	2303      	movs	r3, #3
 8000e82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e84:	2306      	movs	r3, #6
 8000e86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <HAL_SPI_MspInit+0x84>)
 8000e90:	f000 fc02 	bl	8001698 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000e94:	bf00      	nop
 8000e96:	3728      	adds	r7, #40	@ 0x28
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40003c00 	.word	0x40003c00
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	48000800 	.word	0x48000800

08000ea8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b0ae      	sub	sp, #184	@ 0xb8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec0:	f107 031c 	add.w	r3, r7, #28
 8000ec4:	2288      	movs	r2, #136	@ 0x88
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f008 faed 	bl	80094a8 <memset>
  if(huart->Instance==USART1)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a42      	ldr	r2, [pc, #264]	@ (8000fdc <HAL_UART_MspInit+0x134>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d13b      	bne.n	8000f50 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000edc:	2300      	movs	r3, #0
 8000ede:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ee0:	f107 031c 	add.w	r3, r7, #28
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f002 ffc5 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ef0:	f7ff fe66 	bl	8000bc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ef4:	4b3a      	ldr	r3, [pc, #232]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ef8:	4a39      	ldr	r2, [pc, #228]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000efa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000efe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f00:	4b37      	ldr	r3, [pc, #220]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f08:	61bb      	str	r3, [r7, #24]
 8000f0a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0c:	4b34      	ldr	r3, [pc, #208]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f10:	4a33      	ldr	r2, [pc, #204]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f12:	f043 0302 	orr.w	r3, r3, #2
 8000f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f18:	4b31      	ldr	r3, [pc, #196]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	f003 0302 	and.w	r3, r3, #2
 8000f20:	617b      	str	r3, [r7, #20]
 8000f22:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8000f24:	23c0      	movs	r3, #192	@ 0xc0
 8000f26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f36:	2303      	movs	r3, #3
 8000f38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f3c:	2307      	movs	r3, #7
 8000f3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f46:	4619      	mov	r1, r3
 8000f48:	4826      	ldr	r0, [pc, #152]	@ (8000fe4 <HAL_UART_MspInit+0x13c>)
 8000f4a:	f000 fba5 	bl	8001698 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f4e:	e040      	b.n	8000fd2 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a24      	ldr	r2, [pc, #144]	@ (8000fe8 <HAL_UART_MspInit+0x140>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d13b      	bne.n	8000fd2 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f62:	f107 031c 	add.w	r3, r7, #28
 8000f66:	4618      	mov	r0, r3
 8000f68:	f002 ff84 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8000f72:	f7ff fe25 	bl	8000bc0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f76:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f7a:	4a19      	ldr	r2, [pc, #100]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f82:	4b17      	ldr	r3, [pc, #92]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f8a:	613b      	str	r3, [r7, #16]
 8000f8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f8e:	4b14      	ldr	r3, [pc, #80]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f92:	4a13      	ldr	r2, [pc, #76]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f94:	f043 0308 	orr.w	r3, r3, #8
 8000f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9a:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <HAL_UART_MspInit+0x138>)
 8000f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9e:	f003 0308 	and.w	r3, r3, #8
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8000fa6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000faa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fc0:	2307      	movs	r3, #7
 8000fc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fc6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4807      	ldr	r0, [pc, #28]	@ (8000fec <HAL_UART_MspInit+0x144>)
 8000fce:	f000 fb63 	bl	8001698 <HAL_GPIO_Init>
}
 8000fd2:	bf00      	nop
 8000fd4:	37b8      	adds	r7, #184	@ 0xb8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40013800 	.word	0x40013800
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	48000400 	.word	0x48000400
 8000fe8:	40004800 	.word	0x40004800
 8000fec:	48000c00 	.word	0x48000c00

08000ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <NMI_Handler+0x4>

08000ff8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ffc:	bf00      	nop
 8000ffe:	e7fd      	b.n	8000ffc <HardFault_Handler+0x4>

08001000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <MemManage_Handler+0x4>

08001008 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <BusFault_Handler+0x4>

08001010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <UsageFault_Handler+0x4>

08001018 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001026:	b480      	push	{r7}
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001046:	f000 f8c5 	bl	80011d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}

0800104e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001052:	2020      	movs	r0, #32
 8001054:	f000 fce2 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001058:	2040      	movs	r0, #64	@ 0x40
 800105a:	f000 fcdf 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800105e:	2080      	movs	r0, #128	@ 0x80
 8001060:	f000 fcdc 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001064:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001068:	f000 fcd8 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001074:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001078:	f000 fcd0 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800107c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001080:	f000 fccc 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001084:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001088:	f000 fcc8 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800108c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001090:	f000 fcc4 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001094:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001098:	f000 fcc0 	bl	8001a1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80010a4:	4802      	ldr	r0, [pc, #8]	@ (80010b0 <OTG_FS_IRQHandler+0x10>)
 80010a6:	f000 ff4c 	bl	8001f42 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20001878 	.word	0x20001878

080010b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <SystemInit+0x20>)
 80010ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010be:	4a05      	ldr	r2, [pc, #20]	@ (80010d4 <SystemInit+0x20>)
 80010c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80010d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001110 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010dc:	f7ff ffea 	bl	80010b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e0:	480c      	ldr	r0, [pc, #48]	@ (8001114 <LoopForever+0x6>)
  ldr r1, =_edata
 80010e2:	490d      	ldr	r1, [pc, #52]	@ (8001118 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010e4:	4a0d      	ldr	r2, [pc, #52]	@ (800111c <LoopForever+0xe>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e8:	e002      	b.n	80010f0 <LoopCopyDataInit>

080010ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ee:	3304      	adds	r3, #4

080010f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f4:	d3f9      	bcc.n	80010ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001124 <LoopForever+0x16>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010fc:	e001      	b.n	8001102 <LoopFillZerobss>

080010fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001100:	3204      	adds	r2, #4

08001102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001104:	d3fb      	bcc.n	80010fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001106:	f008 f9d7 	bl	80094b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800110a:	f7ff f9d5 	bl	80004b8 <main>

0800110e <LoopForever>:

LoopForever:
    b LoopForever
 800110e:	e7fe      	b.n	800110e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001110:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001114:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001118:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 800111c:	080095b8 	.word	0x080095b8
  ldr r2, =_sbss
 8001120:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8001124:	20001f7c 	.word	0x20001f7c

08001128 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC1_2_IRQHandler>

0800112a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001130:	2300      	movs	r3, #0
 8001132:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001134:	2003      	movs	r0, #3
 8001136:	f000 f961 	bl	80013fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800113a:	2000      	movs	r0, #0
 800113c:	f000 f80e 	bl	800115c <HAL_InitTick>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d002      	beq.n	800114c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	71fb      	strb	r3, [r7, #7]
 800114a:	e001      	b.n	8001150 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800114c:	f7ff fd3e 	bl	8000bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001150:	79fb      	ldrb	r3, [r7, #7]
}
 8001152:	4618      	mov	r0, r3
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001164:	2300      	movs	r3, #0
 8001166:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <HAL_InitTick+0x6c>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d023      	beq.n	80011b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001170:	4b16      	ldr	r3, [pc, #88]	@ (80011cc <HAL_InitTick+0x70>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <HAL_InitTick+0x6c>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800117e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001182:	fbb2 f3f3 	udiv	r3, r2, r3
 8001186:	4618      	mov	r0, r3
 8001188:	f000 f96d 	bl	8001466 <HAL_SYSTICK_Config>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d10f      	bne.n	80011b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b0f      	cmp	r3, #15
 8001196:	d809      	bhi.n	80011ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001198:	2200      	movs	r2, #0
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	f04f 30ff 	mov.w	r0, #4294967295
 80011a0:	f000 f937 	bl	8001412 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011a4:	4a0a      	ldr	r2, [pc, #40]	@ (80011d0 <HAL_InitTick+0x74>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6013      	str	r3, [r2, #0]
 80011aa:	e007      	b.n	80011bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	73fb      	strb	r3, [r7, #15]
 80011b0:	e004      	b.n	80011bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	73fb      	strb	r3, [r7, #15]
 80011b6:	e001      	b.n	80011bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000008 	.word	0x20000008
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000004 	.word	0x20000004

080011d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011d8:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <HAL_IncTick+0x20>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <HAL_IncTick+0x24>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4413      	add	r3, r2
 80011e4:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <HAL_IncTick+0x24>)
 80011e6:	6013      	str	r3, [r2, #0]
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000008 	.word	0x20000008
 80011f8:	20000370 	.word	0x20000370

080011fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001200:	4b03      	ldr	r3, [pc, #12]	@ (8001210 <HAL_GetTick+0x14>)
 8001202:	681b      	ldr	r3, [r3, #0]
}
 8001204:	4618      	mov	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000370 	.word	0x20000370

08001214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800121c:	f7ff ffee 	bl	80011fc <HAL_GetTick>
 8001220:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800122c:	d005      	beq.n	800123a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800122e:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <HAL_Delay+0x44>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4413      	add	r3, r2
 8001238:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800123a:	bf00      	nop
 800123c:	f7ff ffde 	bl	80011fc <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	429a      	cmp	r2, r3
 800124a:	d8f7      	bhi.n	800123c <HAL_Delay+0x28>
  {
  }
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000008 	.word	0x20000008

0800125c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4b0c      	ldr	r3, [pc, #48]	@ (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001278:	4013      	ands	r3, r2
 800127a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001284:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001288:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800128c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128e:	4a04      	ldr	r2, [pc, #16]	@ (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	60d3      	str	r3, [r2, #12]
}
 8001294:	bf00      	nop
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a8:	4b04      	ldr	r3, [pc, #16]	@ (80012bc <__NVIC_GetPriorityGrouping+0x18>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	f003 0307 	and.w	r3, r3, #7
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	db0b      	blt.n	80012ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	f003 021f 	and.w	r2, r3, #31
 80012d8:	4907      	ldr	r1, [pc, #28]	@ (80012f8 <__NVIC_EnableIRQ+0x38>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	095b      	lsrs	r3, r3, #5
 80012e0:	2001      	movs	r0, #1
 80012e2:	fa00 f202 	lsl.w	r2, r0, r2
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000e100 	.word	0xe000e100

080012fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130c:	2b00      	cmp	r3, #0
 800130e:	db0a      	blt.n	8001326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	490c      	ldr	r1, [pc, #48]	@ (8001348 <__NVIC_SetPriority+0x4c>)
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	0112      	lsls	r2, r2, #4
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	440b      	add	r3, r1
 8001320:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001324:	e00a      	b.n	800133c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4908      	ldr	r1, [pc, #32]	@ (800134c <__NVIC_SetPriority+0x50>)
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	3b04      	subs	r3, #4
 8001334:	0112      	lsls	r2, r2, #4
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	440b      	add	r3, r1
 800133a:	761a      	strb	r2, [r3, #24]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000e100 	.word	0xe000e100
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	@ 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f1c3 0307 	rsb	r3, r3, #7
 800136a:	2b04      	cmp	r3, #4
 800136c:	bf28      	it	cs
 800136e:	2304      	movcs	r3, #4
 8001370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3304      	adds	r3, #4
 8001376:	2b06      	cmp	r3, #6
 8001378:	d902      	bls.n	8001380 <NVIC_EncodePriority+0x30>
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3b03      	subs	r3, #3
 800137e:	e000      	b.n	8001382 <NVIC_EncodePriority+0x32>
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	f04f 32ff 	mov.w	r2, #4294967295
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43da      	mvns	r2, r3
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	401a      	ands	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa01 f303 	lsl.w	r3, r1, r3
 80013a2:	43d9      	mvns	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	4313      	orrs	r3, r2
         );
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3724      	adds	r7, #36	@ 0x24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
	...

080013b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013c8:	d301      	bcc.n	80013ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ca:	2301      	movs	r3, #1
 80013cc:	e00f      	b.n	80013ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ce:	4a0a      	ldr	r2, [pc, #40]	@ (80013f8 <SysTick_Config+0x40>)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013d6:	210f      	movs	r1, #15
 80013d8:	f04f 30ff 	mov.w	r0, #4294967295
 80013dc:	f7ff ff8e 	bl	80012fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e0:	4b05      	ldr	r3, [pc, #20]	@ (80013f8 <SysTick_Config+0x40>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013e6:	4b04      	ldr	r3, [pc, #16]	@ (80013f8 <SysTick_Config+0x40>)
 80013e8:	2207      	movs	r2, #7
 80013ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	e000e010 	.word	0xe000e010

080013fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff29 	bl	800125c <__NVIC_SetPriorityGrouping>
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b086      	sub	sp, #24
 8001416:	af00      	add	r7, sp, #0
 8001418:	4603      	mov	r3, r0
 800141a:	60b9      	str	r1, [r7, #8]
 800141c:	607a      	str	r2, [r7, #4]
 800141e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001424:	f7ff ff3e 	bl	80012a4 <__NVIC_GetPriorityGrouping>
 8001428:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	6978      	ldr	r0, [r7, #20]
 8001430:	f7ff ff8e 	bl	8001350 <NVIC_EncodePriority>
 8001434:	4602      	mov	r2, r0
 8001436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800143a:	4611      	mov	r1, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff ff5d 	bl	80012fc <__NVIC_SetPriority>
}
 8001442:	bf00      	nop
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
 8001450:	4603      	mov	r3, r0
 8001452:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff31 	bl	80012c0 <__NVIC_EnableIRQ>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff ffa2 	bl	80013b8 <SysTick_Config>
 8001474:	4603      	mov	r3, r0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
	...

08001480 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e0ac      	b.n	80015ec <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4618      	mov	r0, r3
 8001498:	f000 f8b2 	bl	8001600 <DFSDM_GetChannelFromInstance>
 800149c:	4603      	mov	r3, r0
 800149e:	4a55      	ldr	r2, [pc, #340]	@ (80015f4 <HAL_DFSDM_ChannelInit+0x174>)
 80014a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e09f      	b.n	80015ec <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff fbb1 	bl	8000c14 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80014b2:	4b51      	ldr	r3, [pc, #324]	@ (80015f8 <HAL_DFSDM_ChannelInit+0x178>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a4f      	ldr	r2, [pc, #316]	@ (80015f8 <HAL_DFSDM_ChannelInit+0x178>)
 80014ba:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80014bc:	4b4e      	ldr	r3, [pc, #312]	@ (80015f8 <HAL_DFSDM_ChannelInit+0x178>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d125      	bne.n	8001510 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80014c4:	4b4d      	ldr	r3, [pc, #308]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a4c      	ldr	r2, [pc, #304]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 80014ca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80014ce:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80014d0:	4b4a      	ldr	r3, [pc, #296]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	4948      	ldr	r1, [pc, #288]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 80014da:	4313      	orrs	r3, r2
 80014dc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80014de:	4b47      	ldr	r3, [pc, #284]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a46      	ldr	r2, [pc, #280]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 80014e4:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80014e8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	791b      	ldrb	r3, [r3, #4]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d108      	bne.n	8001504 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80014f2:	4b42      	ldr	r3, [pc, #264]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	041b      	lsls	r3, r3, #16
 80014fe:	493f      	ldr	r1, [pc, #252]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 8001500:	4313      	orrs	r3, r2
 8001502:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001504:	4b3d      	ldr	r3, [pc, #244]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a3c      	ldr	r2, [pc, #240]	@ (80015fc <HAL_DFSDM_ChannelInit+0x17c>)
 800150a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800150e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800151e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6819      	ldr	r1, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800152e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001534:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	430a      	orrs	r2, r1
 800153c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f022 020f 	bic.w	r2, r2, #15
 800154c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6819      	ldr	r1, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800155c:	431a      	orrs	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8001574:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6899      	ldr	r1, [r3, #8]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001584:	3b01      	subs	r3, #1
 8001586:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f002 0207 	and.w	r2, r2, #7
 80015a0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	6859      	ldr	r1, [r3, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ac:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80015b4:	431a      	orrs	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015cc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f000 f810 	bl	8001600 <DFSDM_GetChannelFromInstance>
 80015e0:	4602      	mov	r2, r0
 80015e2:	4904      	ldr	r1, [pc, #16]	@ (80015f4 <HAL_DFSDM_ChannelInit+0x174>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000378 	.word	0x20000378
 80015f8:	20000374 	.word	0x20000374
 80015fc:	40016000 	.word	0x40016000

08001600 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4a1c      	ldr	r2, [pc, #112]	@ (800167c <DFSDM_GetChannelFromInstance+0x7c>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d102      	bne.n	8001616 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	e02b      	b.n	800166e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a19      	ldr	r2, [pc, #100]	@ (8001680 <DFSDM_GetChannelFromInstance+0x80>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d102      	bne.n	8001624 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800161e:	2301      	movs	r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	e024      	b.n	800166e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <DFSDM_GetChannelFromInstance+0x84>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d102      	bne.n	8001632 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800162c:	2302      	movs	r3, #2
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	e01d      	b.n	800166e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a14      	ldr	r2, [pc, #80]	@ (8001688 <DFSDM_GetChannelFromInstance+0x88>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d102      	bne.n	8001640 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800163a:	2304      	movs	r3, #4
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	e016      	b.n	800166e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4a12      	ldr	r2, [pc, #72]	@ (800168c <DFSDM_GetChannelFromInstance+0x8c>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d102      	bne.n	800164e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001648:	2305      	movs	r3, #5
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	e00f      	b.n	800166e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a0f      	ldr	r2, [pc, #60]	@ (8001690 <DFSDM_GetChannelFromInstance+0x90>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d102      	bne.n	800165c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001656:	2306      	movs	r3, #6
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	e008      	b.n	800166e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <DFSDM_GetChannelFromInstance+0x94>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d102      	bne.n	800166a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001664:	2307      	movs	r3, #7
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	e001      	b.n	800166e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800166a:	2303      	movs	r3, #3
 800166c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800166e:	68fb      	ldr	r3, [r7, #12]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	40016000 	.word	0x40016000
 8001680:	40016020 	.word	0x40016020
 8001684:	40016040 	.word	0x40016040
 8001688:	40016080 	.word	0x40016080
 800168c:	400160a0 	.word	0x400160a0
 8001690:	400160c0 	.word	0x400160c0
 8001694:	400160e0 	.word	0x400160e0

08001698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001698:	b480      	push	{r7}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a6:	e17f      	b.n	80019a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	2101      	movs	r1, #1
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	fa01 f303 	lsl.w	r3, r1, r3
 80016b4:	4013      	ands	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f000 8171 	beq.w	80019a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d005      	beq.n	80016d8 <HAL_GPIO_Init+0x40>
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f003 0303 	and.w	r3, r3, #3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d130      	bne.n	800173a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	2203      	movs	r2, #3
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	4013      	ands	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800170e:	2201      	movs	r2, #1
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43db      	mvns	r3, r3
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	4013      	ands	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	f003 0201 	and.w	r2, r3, #1
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	4313      	orrs	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f003 0303 	and.w	r3, r3, #3
 8001742:	2b03      	cmp	r3, #3
 8001744:	d118      	bne.n	8001778 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800174c:	2201      	movs	r2, #1
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4013      	ands	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	08db      	lsrs	r3, r3, #3
 8001762:	f003 0201 	and.w	r2, r3, #1
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	4313      	orrs	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	2b03      	cmp	r3, #3
 8001782:	d017      	beq.n	80017b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	2203      	movs	r2, #3
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4013      	ands	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	689a      	ldr	r2, [r3, #8]
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0303 	and.w	r3, r3, #3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d123      	bne.n	8001808 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	08da      	lsrs	r2, r3, #3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3208      	adds	r2, #8
 80017c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	220f      	movs	r2, #15
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	4013      	ands	r3, r2
 80017e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	691a      	ldr	r2, [r3, #16]
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	08da      	lsrs	r2, r3, #3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	3208      	adds	r2, #8
 8001802:	6939      	ldr	r1, [r7, #16]
 8001804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	2203      	movs	r2, #3
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f003 0203 	and.w	r2, r3, #3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	4313      	orrs	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80ac 	beq.w	80019a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800184a:	4b5f      	ldr	r3, [pc, #380]	@ (80019c8 <HAL_GPIO_Init+0x330>)
 800184c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800184e:	4a5e      	ldr	r2, [pc, #376]	@ (80019c8 <HAL_GPIO_Init+0x330>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6613      	str	r3, [r2, #96]	@ 0x60
 8001856:	4b5c      	ldr	r3, [pc, #368]	@ (80019c8 <HAL_GPIO_Init+0x330>)
 8001858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001862:	4a5a      	ldr	r2, [pc, #360]	@ (80019cc <HAL_GPIO_Init+0x334>)
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	089b      	lsrs	r3, r3, #2
 8001868:	3302      	adds	r3, #2
 800186a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800186e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	220f      	movs	r2, #15
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43db      	mvns	r3, r3
 8001880:	693a      	ldr	r2, [r7, #16]
 8001882:	4013      	ands	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800188c:	d025      	beq.n	80018da <HAL_GPIO_Init+0x242>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a4f      	ldr	r2, [pc, #316]	@ (80019d0 <HAL_GPIO_Init+0x338>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d01f      	beq.n	80018d6 <HAL_GPIO_Init+0x23e>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a4e      	ldr	r2, [pc, #312]	@ (80019d4 <HAL_GPIO_Init+0x33c>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d019      	beq.n	80018d2 <HAL_GPIO_Init+0x23a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a4d      	ldr	r2, [pc, #308]	@ (80019d8 <HAL_GPIO_Init+0x340>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d013      	beq.n	80018ce <HAL_GPIO_Init+0x236>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a4c      	ldr	r2, [pc, #304]	@ (80019dc <HAL_GPIO_Init+0x344>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d00d      	beq.n	80018ca <HAL_GPIO_Init+0x232>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a4b      	ldr	r2, [pc, #300]	@ (80019e0 <HAL_GPIO_Init+0x348>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d007      	beq.n	80018c6 <HAL_GPIO_Init+0x22e>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a4a      	ldr	r2, [pc, #296]	@ (80019e4 <HAL_GPIO_Init+0x34c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d101      	bne.n	80018c2 <HAL_GPIO_Init+0x22a>
 80018be:	2306      	movs	r3, #6
 80018c0:	e00c      	b.n	80018dc <HAL_GPIO_Init+0x244>
 80018c2:	2307      	movs	r3, #7
 80018c4:	e00a      	b.n	80018dc <HAL_GPIO_Init+0x244>
 80018c6:	2305      	movs	r3, #5
 80018c8:	e008      	b.n	80018dc <HAL_GPIO_Init+0x244>
 80018ca:	2304      	movs	r3, #4
 80018cc:	e006      	b.n	80018dc <HAL_GPIO_Init+0x244>
 80018ce:	2303      	movs	r3, #3
 80018d0:	e004      	b.n	80018dc <HAL_GPIO_Init+0x244>
 80018d2:	2302      	movs	r3, #2
 80018d4:	e002      	b.n	80018dc <HAL_GPIO_Init+0x244>
 80018d6:	2301      	movs	r3, #1
 80018d8:	e000      	b.n	80018dc <HAL_GPIO_Init+0x244>
 80018da:	2300      	movs	r3, #0
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	f002 0203 	and.w	r2, r2, #3
 80018e2:	0092      	lsls	r2, r2, #2
 80018e4:	4093      	lsls	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018ec:	4937      	ldr	r1, [pc, #220]	@ (80019cc <HAL_GPIO_Init+0x334>)
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	089b      	lsrs	r3, r3, #2
 80018f2:	3302      	adds	r3, #2
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018fa:	4b3b      	ldr	r3, [pc, #236]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	43db      	mvns	r3, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4013      	ands	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800191e:	4a32      	ldr	r2, [pc, #200]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001924:	4b30      	ldr	r3, [pc, #192]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	43db      	mvns	r3, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4013      	ands	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d003      	beq.n	8001948 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001948:	4a27      	ldr	r2, [pc, #156]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800194e:	4b26      	ldr	r3, [pc, #152]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4313      	orrs	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001972:	4a1d      	ldr	r2, [pc, #116]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001978:	4b1b      	ldr	r3, [pc, #108]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	43db      	mvns	r3, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800199c:	4a12      	ldr	r2, [pc, #72]	@ (80019e8 <HAL_GPIO_Init+0x350>)
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa22 f303 	lsr.w	r3, r2, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f47f ae78 	bne.w	80016a8 <HAL_GPIO_Init+0x10>
  }
}
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
 80019bc:	371c      	adds	r7, #28
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40010000 	.word	0x40010000
 80019d0:	48000400 	.word	0x48000400
 80019d4:	48000800 	.word	0x48000800
 80019d8:	48000c00 	.word	0x48000c00
 80019dc:	48001000 	.word	0x48001000
 80019e0:	48001400 	.word	0x48001400
 80019e4:	48001800 	.word	0x48001800
 80019e8:	40010400 	.word	0x40010400

080019ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	460b      	mov	r3, r1
 80019f6:	807b      	strh	r3, [r7, #2]
 80019f8:	4613      	mov	r3, r2
 80019fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019fc:	787b      	ldrb	r3, [r7, #1]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a02:	887a      	ldrh	r2, [r7, #2]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a08:	e002      	b.n	8001a10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a0a:	887a      	ldrh	r2, [r7, #2]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a26:	4b08      	ldr	r3, [pc, #32]	@ (8001a48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a28:	695a      	ldr	r2, [r3, #20]
 8001a2a:	88fb      	ldrh	r3, [r7, #6]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d006      	beq.n	8001a40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a32:	4a05      	ldr	r2, [pc, #20]	@ (8001a48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a34:	88fb      	ldrh	r3, [r7, #6]
 8001a36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a38:	88fb      	ldrh	r3, [r7, #6]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f806 	bl	8001a4c <HAL_GPIO_EXTI_Callback>
  }
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40010400 	.word	0x40010400

08001a4c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e08d      	b.n	8001b90 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d106      	bne.n	8001a8e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff f927 	bl	8000cdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2224      	movs	r2, #36	@ 0x24
 8001a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 0201 	bic.w	r2, r2, #1
 8001aa4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ab2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ac2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d107      	bne.n	8001adc <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	e006      	b.n	8001aea <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001ae8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d108      	bne.n	8001b04 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	e007      	b.n	8001b14 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	685a      	ldr	r2, [r3, #4]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b12:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	6812      	ldr	r2, [r2, #0]
 8001b1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b26:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68da      	ldr	r2, [r3, #12]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b36:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	691a      	ldr	r2, [r3, #16]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69d9      	ldr	r1, [r3, #28]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a1a      	ldr	r2, [r3, #32]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f042 0201 	orr.w	r2, r2, #1
 8001b70:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2220      	movs	r2, #32
 8001b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2b20      	cmp	r3, #32
 8001bac:	d138      	bne.n	8001c20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d101      	bne.n	8001bbc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001bb8:	2302      	movs	r3, #2
 8001bba:	e032      	b.n	8001c22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2224      	movs	r2, #36	@ 0x24
 8001bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f022 0201 	bic.w	r2, r2, #1
 8001bda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001bea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6819      	ldr	r1, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f042 0201 	orr.w	r2, r2, #1
 8001c0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	e000      	b.n	8001c22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001c20:	2302      	movs	r3, #2
  }
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b085      	sub	sp, #20
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
 8001c36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	2b20      	cmp	r3, #32
 8001c42:	d139      	bne.n	8001cb8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d101      	bne.n	8001c52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c4e:	2302      	movs	r3, #2
 8001c50:	e033      	b.n	8001cba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2224      	movs	r2, #36	@ 0x24
 8001c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f022 0201 	bic.w	r2, r2, #1
 8001c70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	021b      	lsls	r3, r3, #8
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f042 0201 	orr.w	r2, r2, #1
 8001ca2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	e000      	b.n	8001cba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001cb8:	2302      	movs	r3, #2
  }
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b086      	sub	sp, #24
 8001cca:	af02      	add	r7, sp, #8
 8001ccc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d101      	bne.n	8001cd8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e101      	b.n	8001edc <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d106      	bne.n	8001cf2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f006 ff85 	bl	8008bfc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f003 fc20 	bl	800554a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6818      	ldr	r0, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	7c1a      	ldrb	r2, [r3, #16]
 8001d12:	f88d 2000 	strb.w	r2, [sp]
 8001d16:	3304      	adds	r3, #4
 8001d18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d1a:	f003 fb3c 	bl	8005396 <USB_CoreInit>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2202      	movs	r2, #2
 8001d28:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e0d5      	b.n	8001edc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2100      	movs	r1, #0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f003 fc18 	bl	800556c <USB_SetCurrentMode>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d005      	beq.n	8001d4e <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2202      	movs	r2, #2
 8001d46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e0c6      	b.n	8001edc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d4e:	2300      	movs	r3, #0
 8001d50:	73fb      	strb	r3, [r7, #15]
 8001d52:	e04a      	b.n	8001dea <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001d54:	7bfa      	ldrb	r2, [r7, #15]
 8001d56:	6879      	ldr	r1, [r7, #4]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	4413      	add	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	440b      	add	r3, r1
 8001d62:	3315      	adds	r3, #21
 8001d64:	2201      	movs	r2, #1
 8001d66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d68:	7bfa      	ldrb	r2, [r7, #15]
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	4413      	add	r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	3314      	adds	r3, #20
 8001d78:	7bfa      	ldrb	r2, [r7, #15]
 8001d7a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001d7c:	7bfa      	ldrb	r2, [r7, #15]
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
 8001d80:	b298      	uxth	r0, r3
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	4413      	add	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	332e      	adds	r3, #46	@ 0x2e
 8001d90:	4602      	mov	r2, r0
 8001d92:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d94:	7bfa      	ldrb	r2, [r7, #15]
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	4413      	add	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	3318      	adds	r3, #24
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001da8:	7bfa      	ldrb	r2, [r7, #15]
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	331c      	adds	r3, #28
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001dbc:	7bfa      	ldrb	r2, [r7, #15]
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	4413      	add	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	3320      	adds	r3, #32
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001dd0:	7bfa      	ldrb	r2, [r7, #15]
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	00db      	lsls	r3, r3, #3
 8001dd8:	4413      	add	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	440b      	add	r3, r1
 8001dde:	3324      	adds	r3, #36	@ 0x24
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	3301      	adds	r3, #1
 8001de8:	73fb      	strb	r3, [r7, #15]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	791b      	ldrb	r3, [r3, #4]
 8001dee:	7bfa      	ldrb	r2, [r7, #15]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d3af      	bcc.n	8001d54 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001df4:	2300      	movs	r3, #0
 8001df6:	73fb      	strb	r3, [r7, #15]
 8001df8:	e044      	b.n	8001e84 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001dfa:	7bfa      	ldrb	r2, [r7, #15]
 8001dfc:	6879      	ldr	r1, [r7, #4]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	4413      	add	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	440b      	add	r3, r1
 8001e08:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001e10:	7bfa      	ldrb	r2, [r7, #15]
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	4613      	mov	r3, r2
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	4413      	add	r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001e22:	7bfa      	ldrb	r2, [r7, #15]
 8001e24:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001e26:	7bfa      	ldrb	r2, [r7, #15]
 8001e28:	6879      	ldr	r1, [r7, #4]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	4413      	add	r3, r2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	440b      	add	r3, r1
 8001e34:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001e38:	2200      	movs	r2, #0
 8001e3a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001e3c:	7bfa      	ldrb	r2, [r7, #15]
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	4613      	mov	r3, r2
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	4413      	add	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	440b      	add	r3, r1
 8001e4a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001e52:	7bfa      	ldrb	r2, [r7, #15]
 8001e54:	6879      	ldr	r1, [r7, #4]
 8001e56:	4613      	mov	r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	440b      	add	r3, r1
 8001e60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e68:	7bfa      	ldrb	r2, [r7, #15]
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	4413      	add	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	440b      	add	r3, r1
 8001e76:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	3301      	adds	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	791b      	ldrb	r3, [r3, #4]
 8001e88:	7bfa      	ldrb	r2, [r7, #15]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d3b5      	bcc.n	8001dfa <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	7c1a      	ldrb	r2, [r3, #16]
 8001e96:	f88d 2000 	strb.w	r2, [sp]
 8001e9a:	3304      	adds	r3, #4
 8001e9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e9e:	f003 fbb1 	bl	8005604 <USB_DevInit>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d005      	beq.n	8001eb4 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e013      	b.n	8001edc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	7b1b      	ldrb	r3, [r3, #12]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d102      	bne.n	8001ed0 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f001 f86e 	bl	8002fac <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f004 fb68 	bl	80065aa <USB_DevDisconnect>

  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d101      	bne.n	8001f00 <HAL_PCD_Start+0x1c>
 8001efc:	2302      	movs	r3, #2
 8001efe:	e01c      	b.n	8001f3a <HAL_PCD_Start+0x56>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	7b5b      	ldrb	r3, [r3, #13]
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d105      	bne.n	8001f1c <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f14:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f003 fb01 	bl	8005528 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f004 fb1c 	bl	8006568 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001f42:	b590      	push	{r4, r7, lr}
 8001f44:	b08d      	sub	sp, #52	@ 0x34
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f50:	6a3b      	ldr	r3, [r7, #32]
 8001f52:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f004 fbda 	bl	8006712 <USB_GetMode>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f040 8481 	bne.w	8002868 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f004 fb3e 	bl	80065ec <USB_ReadInterrupts>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	f000 8477 	beq.w	8002866 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	0a1b      	lsrs	r3, r3, #8
 8001f82:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f004 fb2b 	bl	80065ec <USB_ReadInterrupts>
 8001f96:	4603      	mov	r3, r0
 8001f98:	f003 0302 	and.w	r3, r3, #2
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d107      	bne.n	8001fb0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	695a      	ldr	r2, [r3, #20]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f002 0202 	and.w	r2, r2, #2
 8001fae:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f004 fb19 	bl	80065ec <USB_ReadInterrupts>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	f003 0310 	and.w	r3, r3, #16
 8001fc0:	2b10      	cmp	r3, #16
 8001fc2:	d161      	bne.n	8002088 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	699a      	ldr	r2, [r3, #24]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0210 	bic.w	r2, r2, #16
 8001fd2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001fd4:	6a3b      	ldr	r3, [r7, #32]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	f003 020f 	and.w	r2, r3, #15
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	4413      	add	r3, r2
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	0c5b      	lsrs	r3, r3, #17
 8001ff8:	f003 030f 	and.w	r3, r3, #15
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d124      	bne.n	800204a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002006:	4013      	ands	r3, r2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d035      	beq.n	8002078 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	091b      	lsrs	r3, r3, #4
 8002014:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002016:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800201a:	b29b      	uxth	r3, r3
 800201c:	461a      	mov	r2, r3
 800201e:	6a38      	ldr	r0, [r7, #32]
 8002020:	f004 f950 	bl	80062c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	68da      	ldr	r2, [r3, #12]
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	091b      	lsrs	r3, r3, #4
 800202c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002030:	441a      	add	r2, r3
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	695a      	ldr	r2, [r3, #20]
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	091b      	lsrs	r3, r3, #4
 800203e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002042:	441a      	add	r2, r3
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	615a      	str	r2, [r3, #20]
 8002048:	e016      	b.n	8002078 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	0c5b      	lsrs	r3, r3, #17
 800204e:	f003 030f 	and.w	r3, r3, #15
 8002052:	2b06      	cmp	r3, #6
 8002054:	d110      	bne.n	8002078 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800205c:	2208      	movs	r2, #8
 800205e:	4619      	mov	r1, r3
 8002060:	6a38      	ldr	r0, [r7, #32]
 8002062:	f004 f92f 	bl	80062c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	695a      	ldr	r2, [r3, #20]
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002072:	441a      	add	r2, r3
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699a      	ldr	r2, [r3, #24]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0210 	orr.w	r2, r2, #16
 8002086:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4618      	mov	r0, r3
 800208e:	f004 faad 	bl	80065ec <USB_ReadInterrupts>
 8002092:	4603      	mov	r3, r0
 8002094:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002098:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800209c:	f040 80a7 	bne.w	80021ee <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f004 fab2 	bl	8006612 <USB_ReadDevAllOutEpInterrupt>
 80020ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80020b0:	e099      	b.n	80021e6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80020b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f000 808e 	beq.w	80021da <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f004 fad6 	bl	800667a <USB_ReadDevOutEPInterrupt>
 80020ce:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00c      	beq.n	80020f4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80020da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020dc:	015a      	lsls	r2, r3, #5
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	4413      	add	r3, r2
 80020e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020e6:	461a      	mov	r2, r3
 80020e8:	2301      	movs	r3, #1
 80020ea:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80020ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 fe82 	bl	8002df8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	f003 0308 	and.w	r3, r3, #8
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00c      	beq.n	8002118 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80020fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002100:	015a      	lsls	r2, r3, #5
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	4413      	add	r3, r2
 8002106:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800210a:	461a      	mov	r2, r3
 800210c:	2308      	movs	r3, #8
 800210e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002110:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 febe 	bl	8002e94 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	2b00      	cmp	r3, #0
 8002120:	d008      	beq.n	8002134 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002124:	015a      	lsls	r2, r3, #5
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	4413      	add	r3, r2
 800212a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800212e:	461a      	mov	r2, r3
 8002130:	2310      	movs	r3, #16
 8002132:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d030      	beq.n	80021a0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800213e:	6a3b      	ldr	r3, [r7, #32]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002146:	2b80      	cmp	r3, #128	@ 0x80
 8002148:	d109      	bne.n	800215e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	69fa      	ldr	r2, [r7, #28]
 8002154:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002158:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800215c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800215e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002160:	4613      	mov	r3, r2
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	4413      	add	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	4413      	add	r3, r2
 8002170:	3304      	adds	r3, #4
 8002172:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	78db      	ldrb	r3, [r3, #3]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d108      	bne.n	800218e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	2200      	movs	r2, #0
 8002180:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	b2db      	uxtb	r3, r3
 8002186:	4619      	mov	r1, r3
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f006 fe9d 	bl	8008ec8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800218e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002190:	015a      	lsls	r2, r3, #5
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	4413      	add	r3, r2
 8002196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800219a:	461a      	mov	r2, r3
 800219c:	2302      	movs	r3, #2
 800219e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	f003 0320 	and.w	r3, r3, #32
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d008      	beq.n	80021bc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80021aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ac:	015a      	lsls	r2, r3, #5
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	4413      	add	r3, r2
 80021b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021b6:	461a      	mov	r2, r3
 80021b8:	2320      	movs	r3, #32
 80021ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d009      	beq.n	80021da <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80021c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c8:	015a      	lsls	r2, r3, #5
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	4413      	add	r3, r2
 80021ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021d2:	461a      	mov	r2, r3
 80021d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021d8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80021da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021dc:	3301      	adds	r3, #1
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80021e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e2:	085b      	lsrs	r3, r3, #1
 80021e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80021e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f47f af62 	bne.w	80020b2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f004 f9fa 	bl	80065ec <USB_ReadInterrupts>
 80021f8:	4603      	mov	r3, r0
 80021fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002202:	f040 80a4 	bne.w	800234e <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f004 fa1b 	bl	8006646 <USB_ReadDevAllInEpInterrupt>
 8002210:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002216:	e096      	b.n	8002346 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	f000 808b 	beq.w	800233a <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	4611      	mov	r1, r2
 800222e:	4618      	mov	r0, r3
 8002230:	f004 fa41 	bl	80066b6 <USB_ReadDevInEPInterrupt>
 8002234:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b00      	cmp	r3, #0
 800223e:	d020      	beq.n	8002282 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002242:	f003 030f 	and.w	r3, r3, #15
 8002246:	2201      	movs	r2, #1
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	43db      	mvns	r3, r3
 800225a:	69f9      	ldr	r1, [r7, #28]
 800225c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002260:	4013      	ands	r3, r2
 8002262:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002266:	015a      	lsls	r2, r3, #5
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	4413      	add	r3, r2
 800226c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002270:	461a      	mov	r2, r3
 8002272:	2301      	movs	r3, #1
 8002274:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002278:	b2db      	uxtb	r3, r3
 800227a:	4619      	mov	r1, r3
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f006 fd8e 	bl	8008d9e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	f003 0308 	and.w	r3, r3, #8
 8002288:	2b00      	cmp	r3, #0
 800228a:	d008      	beq.n	800229e <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800228c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228e:	015a      	lsls	r2, r3, #5
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	4413      	add	r3, r2
 8002294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002298:	461a      	mov	r2, r3
 800229a:	2308      	movs	r3, #8
 800229c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	f003 0310 	and.w	r3, r3, #16
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d008      	beq.n	80022ba <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80022a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022aa:	015a      	lsls	r2, r3, #5
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	4413      	add	r3, r2
 80022b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022b4:	461a      	mov	r2, r3
 80022b6:	2310      	movs	r3, #16
 80022b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d008      	beq.n	80022d6 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80022c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c6:	015a      	lsls	r2, r3, #5
 80022c8:	69fb      	ldr	r3, [r7, #28]
 80022ca:	4413      	add	r3, r2
 80022cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022d0:	461a      	mov	r2, r3
 80022d2:	2340      	movs	r3, #64	@ 0x40
 80022d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d023      	beq.n	8002328 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80022e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80022e2:	6a38      	ldr	r0, [r7, #32]
 80022e4:	f003 fad6 	bl	8005894 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80022e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022ea:	4613      	mov	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	4413      	add	r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	3310      	adds	r3, #16
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	4413      	add	r3, r2
 80022f8:	3304      	adds	r3, #4
 80022fa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	78db      	ldrb	r3, [r3, #3]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d108      	bne.n	8002316 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2200      	movs	r2, #0
 8002308:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800230a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230c:	b2db      	uxtb	r3, r3
 800230e:	4619      	mov	r1, r3
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f006 fdeb 	bl	8008eec <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002318:	015a      	lsls	r2, r3, #5
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	4413      	add	r3, r2
 800231e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002322:	461a      	mov	r2, r3
 8002324:	2302      	movs	r3, #2
 8002326:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800232e:	2b00      	cmp	r3, #0
 8002330:	d003      	beq.n	800233a <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002332:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 fcd6 	bl	8002ce6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800233a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233c:	3301      	adds	r3, #1
 800233e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002342:	085b      	lsrs	r3, r3, #1
 8002344:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002348:	2b00      	cmp	r3, #0
 800234a:	f47f af65 	bne.w	8002218 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f004 f94a 	bl	80065ec <USB_ReadInterrupts>
 8002358:	4603      	mov	r3, r0
 800235a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800235e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002362:	d122      	bne.n	80023aa <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	69fa      	ldr	r2, [r7, #28]
 800236e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002372:	f023 0301 	bic.w	r3, r3, #1
 8002376:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800237e:	2b01      	cmp	r3, #1
 8002380:	d108      	bne.n	8002394 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800238a:	2100      	movs	r1, #0
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f007 f81f 	bl	80093d0 <HAL_PCDEx_LPM_Callback>
 8002392:	e002      	b.n	800239a <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f006 fd6f 	bl	8008e78 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	695a      	ldr	r2, [r3, #20]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80023a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f004 f91c 	bl	80065ec <USB_ReadInterrupts>
 80023b4:	4603      	mov	r3, r0
 80023b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023be:	d112      	bne.n	80023e6 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d102      	bne.n	80023d6 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f006 fd2b 	bl	8008e2c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	695a      	ldr	r2, [r3, #20]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80023e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f004 f8fe 	bl	80065ec <USB_ReadInterrupts>
 80023f0:	4603      	mov	r3, r0
 80023f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023fa:	d121      	bne.n	8002440 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	695a      	ldr	r2, [r3, #20]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800240a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002412:	2b00      	cmp	r3, #0
 8002414:	d111      	bne.n	800243a <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002424:	089b      	lsrs	r3, r3, #2
 8002426:	f003 020f 	and.w	r2, r3, #15
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002430:	2101      	movs	r1, #1
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f006 ffcc 	bl	80093d0 <HAL_PCDEx_LPM_Callback>
 8002438:	e002      	b.n	8002440 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f006 fcf6 	bl	8008e2c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f004 f8d1 	bl	80065ec <USB_ReadInterrupts>
 800244a:	4603      	mov	r3, r0
 800244c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002454:	f040 80b6 	bne.w	80025c4 <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	69fa      	ldr	r2, [r7, #28]
 8002462:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002466:	f023 0301 	bic.w	r3, r3, #1
 800246a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2110      	movs	r1, #16
 8002472:	4618      	mov	r0, r3
 8002474:	f003 fa0e 	bl	8005894 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002478:	2300      	movs	r3, #0
 800247a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800247c:	e046      	b.n	800250c <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800247e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002480:	015a      	lsls	r2, r3, #5
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	4413      	add	r3, r2
 8002486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800248a:	461a      	mov	r2, r3
 800248c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002490:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002492:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002494:	015a      	lsls	r2, r3, #5
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	4413      	add	r3, r2
 800249a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024a2:	0151      	lsls	r1, r2, #5
 80024a4:	69fa      	ldr	r2, [r7, #28]
 80024a6:	440a      	add	r2, r1
 80024a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80024ac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80024b0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80024b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024b4:	015a      	lsls	r2, r3, #5
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	4413      	add	r3, r2
 80024ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024be:	461a      	mov	r2, r3
 80024c0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80024c4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80024c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c8:	015a      	lsls	r2, r3, #5
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	4413      	add	r3, r2
 80024ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024d6:	0151      	lsls	r1, r2, #5
 80024d8:	69fa      	ldr	r2, [r7, #28]
 80024da:	440a      	add	r2, r1
 80024dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80024e0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80024e4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80024e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e8:	015a      	lsls	r2, r3, #5
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	4413      	add	r3, r2
 80024ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024f6:	0151      	lsls	r1, r2, #5
 80024f8:	69fa      	ldr	r2, [r7, #28]
 80024fa:	440a      	add	r2, r1
 80024fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002500:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002504:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002508:	3301      	adds	r3, #1
 800250a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	791b      	ldrb	r3, [r3, #4]
 8002510:	461a      	mov	r2, r3
 8002512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002514:	4293      	cmp	r3, r2
 8002516:	d3b2      	bcc.n	800247e <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	69fa      	ldr	r2, [r7, #28]
 8002522:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002526:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800252a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	7bdb      	ldrb	r3, [r3, #15]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d016      	beq.n	8002562 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800253a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800253e:	69fa      	ldr	r2, [r7, #28]
 8002540:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002544:	f043 030b 	orr.w	r3, r3, #11
 8002548:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002554:	69fa      	ldr	r2, [r7, #28]
 8002556:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800255a:	f043 030b 	orr.w	r3, r3, #11
 800255e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002560:	e015      	b.n	800258e <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	69fa      	ldr	r2, [r7, #28]
 800256c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002570:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002574:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002578:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	69fa      	ldr	r2, [r7, #28]
 8002584:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002588:	f043 030b 	orr.w	r3, r3, #11
 800258c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	69fa      	ldr	r2, [r7, #28]
 8002598:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800259c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80025a0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025ac:	4619      	mov	r1, r3
 80025ae:	4610      	mov	r0, r2
 80025b0:	f004 f8e0 	bl	8006774 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695a      	ldr	r2, [r3, #20]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80025c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f004 f80f 	bl	80065ec <USB_ReadInterrupts>
 80025ce:	4603      	mov	r3, r0
 80025d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025d8:	d123      	bne.n	8002622 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f004 f8a5 	bl	800672e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f003 f9cc 	bl	8005986 <USB_GetDevSpeed>
 80025ee:	4603      	mov	r3, r0
 80025f0:	461a      	mov	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681c      	ldr	r4, [r3, #0]
 80025fa:	f001 fba3 	bl	8003d44 <HAL_RCC_GetHCLKFreq>
 80025fe:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002604:	461a      	mov	r2, r3
 8002606:	4620      	mov	r0, r4
 8002608:	f002 fef2 	bl	80053f0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f006 fbee 	bl	8008dee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695a      	ldr	r2, [r3, #20]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002620:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f003 ffe0 	bl	80065ec <USB_ReadInterrupts>
 800262c:	4603      	mov	r3, r0
 800262e:	f003 0308 	and.w	r3, r3, #8
 8002632:	2b08      	cmp	r3, #8
 8002634:	d10a      	bne.n	800264c <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f006 fbcb 	bl	8008dd2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	695a      	ldr	r2, [r3, #20]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f002 0208 	and.w	r2, r2, #8
 800264a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4618      	mov	r0, r3
 8002652:	f003 ffcb 	bl	80065ec <USB_ReadInterrupts>
 8002656:	4603      	mov	r3, r0
 8002658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800265c:	2b80      	cmp	r3, #128	@ 0x80
 800265e:	d123      	bne.n	80026a8 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002660:	6a3b      	ldr	r3, [r7, #32]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800266c:	2301      	movs	r3, #1
 800266e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002670:	e014      	b.n	800269c <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002676:	4613      	mov	r3, r2
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	4413      	add	r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	440b      	add	r3, r1
 8002680:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d105      	bne.n	8002696 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268c:	b2db      	uxtb	r3, r3
 800268e:	4619      	mov	r1, r3
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 faf7 	bl	8002c84 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002698:	3301      	adds	r3, #1
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	791b      	ldrb	r3, [r3, #4]
 80026a0:	461a      	mov	r2, r3
 80026a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d3e4      	bcc.n	8002672 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f003 ff9d 	bl	80065ec <USB_ReadInterrupts>
 80026b2:	4603      	mov	r3, r0
 80026b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026bc:	d13c      	bne.n	8002738 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026be:	2301      	movs	r3, #1
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80026c2:	e02b      	b.n	800271c <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80026c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c6:	015a      	lsls	r2, r3, #5
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	4413      	add	r3, r2
 80026cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80026d4:	6879      	ldr	r1, [r7, #4]
 80026d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026d8:	4613      	mov	r3, r2
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	4413      	add	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	3318      	adds	r3, #24
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d115      	bne.n	8002716 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80026ea:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	da12      	bge.n	8002716 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80026f0:	6879      	ldr	r1, [r7, #4]
 80026f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026f4:	4613      	mov	r3, r2
 80026f6:	00db      	lsls	r3, r3, #3
 80026f8:	4413      	add	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	440b      	add	r3, r1
 80026fe:	3317      	adds	r3, #23
 8002700:	2201      	movs	r2, #1
 8002702:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800270c:	b2db      	uxtb	r3, r3
 800270e:	4619      	mov	r1, r3
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 fab7 	bl	8002c84 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002718:	3301      	adds	r3, #1
 800271a:	627b      	str	r3, [r7, #36]	@ 0x24
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	791b      	ldrb	r3, [r3, #4]
 8002720:	461a      	mov	r2, r3
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002724:	4293      	cmp	r3, r2
 8002726:	d3cd      	bcc.n	80026c4 <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	695a      	ldr	r2, [r3, #20]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002736:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4618      	mov	r0, r3
 800273e:	f003 ff55 	bl	80065ec <USB_ReadInterrupts>
 8002742:	4603      	mov	r3, r0
 8002744:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002748:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800274c:	d156      	bne.n	80027fc <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800274e:	2301      	movs	r3, #1
 8002750:	627b      	str	r3, [r7, #36]	@ 0x24
 8002752:	e045      	b.n	80027e0 <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002756:	015a      	lsls	r2, r3, #5
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	4413      	add	r3, r2
 800275c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002764:	6879      	ldr	r1, [r7, #4]
 8002766:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002768:	4613      	mov	r3, r2
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	4413      	add	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	440b      	add	r3, r1
 8002772:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d12e      	bne.n	80027da <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800277c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800277e:	2b00      	cmp	r3, #0
 8002780:	da2b      	bge.n	80027da <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800278e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002792:	429a      	cmp	r2, r3
 8002794:	d121      	bne.n	80027da <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002796:	6879      	ldr	r1, [r7, #4]
 8002798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800279a:	4613      	mov	r3, r2
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4413      	add	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	440b      	add	r3, r1
 80027a4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80027a8:	2201      	movs	r2, #1
 80027aa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80027ac:	6a3b      	ldr	r3, [r7, #32]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80027b8:	6a3b      	ldr	r3, [r7, #32]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10a      	bne.n	80027da <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	69fa      	ldr	r2, [r7, #28]
 80027ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027d6:	6053      	str	r3, [r2, #4]
            break;
 80027d8:	e008      	b.n	80027ec <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027dc:	3301      	adds	r3, #1
 80027de:	627b      	str	r3, [r7, #36]	@ 0x24
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	791b      	ldrb	r3, [r3, #4]
 80027e4:	461a      	mov	r2, r3
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d3b3      	bcc.n	8002754 <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	695a      	ldr	r2, [r3, #20]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80027fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f003 fef3 	bl	80065ec <USB_ReadInterrupts>
 8002806:	4603      	mov	r3, r0
 8002808:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800280c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002810:	d10a      	bne.n	8002828 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f006 fb7c 	bl	8008f10 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695a      	ldr	r2, [r3, #20]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002826:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f003 fedd 	bl	80065ec <USB_ReadInterrupts>
 8002832:	4603      	mov	r3, r0
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b04      	cmp	r3, #4
 800283a:	d115      	bne.n	8002868 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	f003 0304 	and.w	r3, r3, #4
 800284a:	2b00      	cmp	r3, #0
 800284c:	d002      	beq.n	8002854 <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f006 fb6c 	bl	8008f2c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6859      	ldr	r1, [r3, #4]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	430a      	orrs	r2, r1
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	e000      	b.n	8002868 <HAL_PCD_IRQHandler+0x926>
      return;
 8002866:	bf00      	nop
    }
  }
}
 8002868:	3734      	adds	r7, #52	@ 0x34
 800286a:	46bd      	mov	sp, r7
 800286c:	bd90      	pop	{r4, r7, pc}

0800286e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	460b      	mov	r3, r1
 8002878:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <HAL_PCD_SetAddress+0x1a>
 8002884:	2302      	movs	r3, #2
 8002886:	e012      	b.n	80028ae <HAL_PCD_SetAddress+0x40>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	78fa      	ldrb	r2, [r7, #3]
 8002894:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	78fa      	ldrb	r2, [r7, #3]
 800289c:	4611      	mov	r1, r2
 800289e:	4618      	mov	r0, r3
 80028a0:	f003 fe3c 	bl	800651c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b084      	sub	sp, #16
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
 80028be:	4608      	mov	r0, r1
 80028c0:	4611      	mov	r1, r2
 80028c2:	461a      	mov	r2, r3
 80028c4:	4603      	mov	r3, r0
 80028c6:	70fb      	strb	r3, [r7, #3]
 80028c8:	460b      	mov	r3, r1
 80028ca:	803b      	strh	r3, [r7, #0]
 80028cc:	4613      	mov	r3, r2
 80028ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80028d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	da0f      	bge.n	80028fc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028dc:	78fb      	ldrb	r3, [r7, #3]
 80028de:	f003 020f 	and.w	r2, r3, #15
 80028e2:	4613      	mov	r3, r2
 80028e4:	00db      	lsls	r3, r3, #3
 80028e6:	4413      	add	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	3310      	adds	r3, #16
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	4413      	add	r3, r2
 80028f0:	3304      	adds	r3, #4
 80028f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2201      	movs	r2, #1
 80028f8:	705a      	strb	r2, [r3, #1]
 80028fa:	e00f      	b.n	800291c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028fc:	78fb      	ldrb	r3, [r7, #3]
 80028fe:	f003 020f 	and.w	r2, r3, #15
 8002902:	4613      	mov	r3, r2
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	4413      	add	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	4413      	add	r3, r2
 8002912:	3304      	adds	r3, #4
 8002914:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800291c:	78fb      	ldrb	r3, [r7, #3]
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	b2da      	uxtb	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002928:	883b      	ldrh	r3, [r7, #0]
 800292a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	78ba      	ldrb	r2, [r7, #2]
 8002936:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	785b      	ldrb	r3, [r3, #1]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d004      	beq.n	800294a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	461a      	mov	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800294a:	78bb      	ldrb	r3, [r7, #2]
 800294c:	2b02      	cmp	r3, #2
 800294e:	d102      	bne.n	8002956 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_PCD_EP_Open+0xae>
 8002960:	2302      	movs	r3, #2
 8002962:	e00e      	b.n	8002982 <HAL_PCD_EP_Open+0xcc>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68f9      	ldr	r1, [r7, #12]
 8002972:	4618      	mov	r0, r3
 8002974:	f003 f826 	bl	80059c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002980:	7afb      	ldrb	r3, [r7, #11]
}
 8002982:	4618      	mov	r0, r3
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b084      	sub	sp, #16
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
 8002992:	460b      	mov	r3, r1
 8002994:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002996:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800299a:	2b00      	cmp	r3, #0
 800299c:	da0f      	bge.n	80029be <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800299e:	78fb      	ldrb	r3, [r7, #3]
 80029a0:	f003 020f 	and.w	r2, r3, #15
 80029a4:	4613      	mov	r3, r2
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	4413      	add	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	3310      	adds	r3, #16
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	4413      	add	r3, r2
 80029b2:	3304      	adds	r3, #4
 80029b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2201      	movs	r2, #1
 80029ba:	705a      	strb	r2, [r3, #1]
 80029bc:	e00f      	b.n	80029de <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029be:	78fb      	ldrb	r3, [r7, #3]
 80029c0:	f003 020f 	and.w	r2, r3, #15
 80029c4:	4613      	mov	r3, r2
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	4413      	add	r3, r2
 80029d4:	3304      	adds	r3, #4
 80029d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	f003 030f 	and.w	r3, r3, #15
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <HAL_PCD_EP_Close+0x6e>
 80029f4:	2302      	movs	r3, #2
 80029f6:	e00e      	b.n	8002a16 <HAL_PCD_EP_Close+0x8c>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68f9      	ldr	r1, [r7, #12]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f003 f864 	bl	8005ad4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b086      	sub	sp, #24
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	607a      	str	r2, [r7, #4]
 8002a28:	603b      	str	r3, [r7, #0]
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a2e:	7afb      	ldrb	r3, [r7, #11]
 8002a30:	f003 020f 	and.w	r2, r3, #15
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4413      	add	r3, r2
 8002a44:	3304      	adds	r3, #4
 8002a46:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	683a      	ldr	r2, [r7, #0]
 8002a52:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	2200      	movs	r2, #0
 8002a58:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a60:	7afb      	ldrb	r3, [r7, #11]
 8002a62:	f003 030f 	and.w	r3, r3, #15
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6979      	ldr	r1, [r7, #20]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f003 f90a 	bl	8005c8c <USB_EPStartXfer>

  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b083      	sub	sp, #12
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002a8e:	78fb      	ldrb	r3, [r7, #3]
 8002a90:	f003 020f 	and.w	r2, r3, #15
 8002a94:	6879      	ldr	r1, [r7, #4]
 8002a96:	4613      	mov	r3, r2
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	440b      	add	r3, r1
 8002aa0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002aa4:	681b      	ldr	r3, [r3, #0]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr

08002ab2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b086      	sub	sp, #24
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	603b      	str	r3, [r7, #0]
 8002abe:	460b      	mov	r3, r1
 8002ac0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ac2:	7afb      	ldrb	r3, [r7, #11]
 8002ac4:	f003 020f 	and.w	r2, r3, #15
 8002ac8:	4613      	mov	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	4413      	add	r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	3310      	adds	r3, #16
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	3304      	adds	r3, #4
 8002ad8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	2201      	movs	r2, #1
 8002af0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002af2:	7afb      	ldrb	r3, [r7, #11]
 8002af4:	f003 030f 	and.w	r3, r3, #15
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6979      	ldr	r1, [r7, #20]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f003 f8c1 	bl	8005c8c <USB_EPStartXfer>

  return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3718      	adds	r7, #24
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	7912      	ldrb	r2, [r2, #4]
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e04e      	b.n	8002bd0 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	da0f      	bge.n	8002b5a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b3a:	78fb      	ldrb	r3, [r7, #3]
 8002b3c:	f003 020f 	and.w	r2, r3, #15
 8002b40:	4613      	mov	r3, r2
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4413      	add	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	3310      	adds	r3, #16
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3304      	adds	r3, #4
 8002b50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2201      	movs	r2, #1
 8002b56:	705a      	strb	r2, [r3, #1]
 8002b58:	e00d      	b.n	8002b76 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4413      	add	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b7c:	78fb      	ldrb	r3, [r7, #3]
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	b2da      	uxtb	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d101      	bne.n	8002b96 <HAL_PCD_EP_SetStall+0x82>
 8002b92:	2302      	movs	r3, #2
 8002b94:	e01c      	b.n	8002bd0 <HAL_PCD_EP_SetStall+0xbc>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68f9      	ldr	r1, [r7, #12]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f003 fbe5 	bl	8006374 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002baa:	78fb      	ldrb	r3, [r7, #3]
 8002bac:	f003 030f 	and.w	r3, r3, #15
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d108      	bne.n	8002bc6 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	f003 fdd7 	bl	8006774 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	460b      	mov	r3, r1
 8002be2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002be4:	78fb      	ldrb	r3, [r7, #3]
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	7912      	ldrb	r2, [r2, #4]
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e042      	b.n	8002c7c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002bf6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	da0f      	bge.n	8002c1e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bfe:	78fb      	ldrb	r3, [r7, #3]
 8002c00:	f003 020f 	and.w	r2, r3, #15
 8002c04:	4613      	mov	r3, r2
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	4413      	add	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	3310      	adds	r3, #16
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	4413      	add	r3, r2
 8002c12:	3304      	adds	r3, #4
 8002c14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	705a      	strb	r2, [r3, #1]
 8002c1c:	e00f      	b.n	8002c3e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c1e:	78fb      	ldrb	r3, [r7, #3]
 8002c20:	f003 020f 	and.w	r2, r3, #15
 8002c24:	4613      	mov	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4413      	add	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	4413      	add	r3, r2
 8002c34:	3304      	adds	r3, #4
 8002c36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c44:	78fb      	ldrb	r3, [r7, #3]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	b2da      	uxtb	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d101      	bne.n	8002c5e <HAL_PCD_EP_ClrStall+0x86>
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	e00e      	b.n	8002c7c <HAL_PCD_EP_ClrStall+0xa4>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68f9      	ldr	r1, [r7, #12]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f003 fbef 	bl	8006450 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002c90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	da0c      	bge.n	8002cb2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c98:	78fb      	ldrb	r3, [r7, #3]
 8002c9a:	f003 020f 	and.w	r2, r3, #15
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	00db      	lsls	r3, r3, #3
 8002ca2:	4413      	add	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	3310      	adds	r3, #16
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	4413      	add	r3, r2
 8002cac:	3304      	adds	r3, #4
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	e00c      	b.n	8002ccc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	f003 020f 	and.w	r2, r3, #15
 8002cb8:	4613      	mov	r3, r2
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4413      	add	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	3304      	adds	r3, #4
 8002cca:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68f9      	ldr	r1, [r7, #12]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f003 fa12 	bl	80060fc <USB_EPStopXfer>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002cdc:	7afb      	ldrb	r3, [r7, #11]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b088      	sub	sp, #32
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
 8002cee:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	3310      	adds	r3, #16
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	695a      	ldr	r2, [r3, #20]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d901      	bls.n	8002d1e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e067      	b.n	8002dee <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	691a      	ldr	r2, [r3, #16]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	69fa      	ldr	r2, [r7, #28]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d902      	bls.n	8002d3a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3303      	adds	r3, #3
 8002d3e:	089b      	lsrs	r3, r3, #2
 8002d40:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d42:	e026      	b.n	8002d92 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	691a      	ldr	r2, [r3, #16]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	69fa      	ldr	r2, [r7, #28]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d902      	bls.n	8002d60 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	3303      	adds	r3, #3
 8002d64:	089b      	lsrs	r3, r3, #2
 8002d66:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	68d9      	ldr	r1, [r3, #12]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	6978      	ldr	r0, [r7, #20]
 8002d76:	f003 fa6b 	bl	8006250 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	68da      	ldr	r2, [r3, #12]
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	441a      	add	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	695a      	ldr	r2, [r3, #20]
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	441a      	add	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	015a      	lsls	r2, r3, #5
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4413      	add	r3, r2
 8002d9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d809      	bhi.n	8002dbc <PCD_WriteEmptyTxFifo+0xd6>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	695a      	ldr	r2, [r3, #20]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d203      	bcs.n	8002dbc <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1c3      	bne.n	8002d44 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d811      	bhi.n	8002dec <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	2201      	movs	r2, #1
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ddc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	43db      	mvns	r3, r3
 8002de2:	6939      	ldr	r1, [r7, #16]
 8002de4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002de8:	4013      	ands	r3, r2
 8002dea:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3720      	adds	r7, #32
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	333c      	adds	r3, #60	@ 0x3c
 8002e10:	3304      	adds	r3, #4
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	015a      	lsls	r2, r3, #5
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4a19      	ldr	r2, [pc, #100]	@ (8002e90 <PCD_EP_OutXfrComplete_int+0x98>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d124      	bne.n	8002e78 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00a      	beq.n	8002e4e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	015a      	lsls	r2, r3, #5
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4413      	add	r3, r2
 8002e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e44:	461a      	mov	r2, r3
 8002e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e4a:	6093      	str	r3, [r2, #8]
 8002e4c:	e01a      	b.n	8002e84 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	f003 0320 	and.w	r3, r3, #32
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d008      	beq.n	8002e6a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	015a      	lsls	r2, r3, #5
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	4413      	add	r3, r2
 8002e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e64:	461a      	mov	r2, r3
 8002e66:	2320      	movs	r3, #32
 8002e68:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	4619      	mov	r1, r3
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f005 ff79 	bl	8008d68 <HAL_PCD_DataOutStageCallback>
 8002e76:	e005      	b.n	8002e84 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f005 ff72 	bl	8008d68 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	4f54310a 	.word	0x4f54310a

08002e94 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	333c      	adds	r3, #60	@ 0x3c
 8002eac:	3304      	adds	r3, #4
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	015a      	lsls	r2, r3, #5
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4413      	add	r3, r2
 8002eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	4a0c      	ldr	r2, [pc, #48]	@ (8002ef8 <PCD_EP_OutSetupPacket_int+0x64>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d90e      	bls.n	8002ee8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d009      	beq.n	8002ee8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	015a      	lsls	r2, r3, #5
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	4413      	add	r3, r2
 8002edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ee6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f005 ff2b 	bl	8008d44 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3718      	adds	r7, #24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	4f54300a 	.word	0x4f54300a

08002efc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	70fb      	strb	r3, [r7, #3]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d107      	bne.n	8002f2a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002f1a:	883b      	ldrh	r3, [r7, #0]
 8002f1c:	0419      	lsls	r1, r3, #16
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f28:	e028      	b.n	8002f7c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f30:	0c1b      	lsrs	r3, r3, #16
 8002f32:	68ba      	ldr	r2, [r7, #8]
 8002f34:	4413      	add	r3, r2
 8002f36:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	73fb      	strb	r3, [r7, #15]
 8002f3c:	e00d      	b.n	8002f5a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
 8002f44:	3340      	adds	r3, #64	@ 0x40
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	0c1b      	lsrs	r3, r3, #16
 8002f4e:	68ba      	ldr	r2, [r7, #8]
 8002f50:	4413      	add	r3, r2
 8002f52:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002f54:	7bfb      	ldrb	r3, [r7, #15]
 8002f56:	3301      	adds	r3, #1
 8002f58:	73fb      	strb	r3, [r7, #15]
 8002f5a:	7bfa      	ldrb	r2, [r7, #15]
 8002f5c:	78fb      	ldrb	r3, [r7, #3]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d3ec      	bcc.n	8002f3e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002f64:	883b      	ldrh	r3, [r7, #0]
 8002f66:	0418      	lsls	r0, r3, #16
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6819      	ldr	r1, [r3, #0]
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	4302      	orrs	r2, r0
 8002f74:	3340      	adds	r3, #64	@ 0x40
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	460b      	mov	r3, r1
 8002f94:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	887a      	ldrh	r2, [r7, #2]
 8002f9c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fde:	f043 0303 	orr.w	r3, r3, #3
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3714      	adds	r7, #20
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ff8:	4b05      	ldr	r3, [pc, #20]	@ (8003010 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a04      	ldr	r2, [pc, #16]	@ (8003010 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003002:	6013      	str	r3, [r2, #0]
}
 8003004:	bf00      	nop
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40007000 	.word	0x40007000

08003014 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003018:	4b04      	ldr	r3, [pc, #16]	@ (800302c <HAL_PWREx_GetVoltageRange+0x18>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003020:	4618      	mov	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40007000 	.word	0x40007000

08003030 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800303e:	d130      	bne.n	80030a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003040:	4b23      	ldr	r3, [pc, #140]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003048:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800304c:	d038      	beq.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800304e:	4b20      	ldr	r3, [pc, #128]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003056:	4a1e      	ldr	r2, [pc, #120]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003058:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800305c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800305e:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2232      	movs	r2, #50	@ 0x32
 8003064:	fb02 f303 	mul.w	r3, r2, r3
 8003068:	4a1b      	ldr	r2, [pc, #108]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800306a:	fba2 2303 	umull	r2, r3, r2, r3
 800306e:	0c9b      	lsrs	r3, r3, #18
 8003070:	3301      	adds	r3, #1
 8003072:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003074:	e002      	b.n	800307c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	3b01      	subs	r3, #1
 800307a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800307c:	4b14      	ldr	r3, [pc, #80]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003084:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003088:	d102      	bne.n	8003090 <HAL_PWREx_ControlVoltageScaling+0x60>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1f2      	bne.n	8003076 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003090:	4b0f      	ldr	r3, [pc, #60]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800309c:	d110      	bne.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e00f      	b.n	80030c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030a2:	4b0b      	ldr	r3, [pc, #44]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ae:	d007      	beq.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030b0:	4b07      	ldr	r3, [pc, #28]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030b8:	4a05      	ldr	r2, [pc, #20]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40007000 	.word	0x40007000
 80030d4:	20000000 	.word	0x20000000
 80030d8:	431bde83 	.word	0x431bde83

080030dc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80030e0:	4b05      	ldr	r3, [pc, #20]	@ (80030f8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	4a04      	ldr	r2, [pc, #16]	@ (80030f8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80030e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030ea:	6053      	str	r3, [r2, #4]
}
 80030ec:	bf00      	nop
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	40007000 	.word	0x40007000

080030fc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af02      	add	r7, sp, #8
 8003102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003104:	f7fe f87a 	bl	80011fc <HAL_GetTick>
 8003108:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e063      	b.n	80031dc <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10b      	bne.n	8003138 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7fd fe35 	bl	8000d98 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800312e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f858 	bl	80031e8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	3b01      	subs	r3, #1
 8003148:	021a      	lsls	r2, r3, #8
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	2120      	movs	r1, #32
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f850 	bl	8003204 <QSPI_WaitFlagStateUntilTimeout>
 8003164:	4603      	mov	r3, r0
 8003166:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003168:	7afb      	ldrb	r3, [r7, #11]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d131      	bne.n	80031d2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003178:	f023 0310 	bic.w	r3, r3, #16
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6852      	ldr	r2, [r2, #4]
 8003180:	0611      	lsls	r1, r2, #24
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	68d2      	ldr	r2, [r2, #12]
 8003186:	4311      	orrs	r1, r2
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	430b      	orrs	r3, r1
 800318e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	4b13      	ldr	r3, [pc, #76]	@ (80031e4 <HAL_QSPI_Init+0xe8>)
 8003198:	4013      	ands	r3, r2
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6912      	ldr	r2, [r2, #16]
 800319e:	0411      	lsls	r1, r2, #16
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6952      	ldr	r2, [r2, #20]
 80031a4:	4311      	orrs	r1, r2
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	6992      	ldr	r2, [r2, #24]
 80031aa:	4311      	orrs	r1, r2
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f042 0201 	orr.w	r2, r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80031da:	7afb      	ldrb	r3, [r7, #11]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	ffe0f8fe 	.word	0xffe0f8fe

080031e8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	4613      	mov	r3, r2
 8003212:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003214:	e01a      	b.n	800324c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800321c:	d016      	beq.n	800324c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800321e:	f7fd ffed 	bl	80011fc <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	429a      	cmp	r2, r3
 800322c:	d302      	bcc.n	8003234 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10b      	bne.n	800324c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2204      	movs	r2, #4
 8003238:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003240:	f043 0201 	orr.w	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e00e      	b.n	800326a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689a      	ldr	r2, [r3, #8]
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	4013      	ands	r3, r2
 8003256:	2b00      	cmp	r3, #0
 8003258:	bf14      	ite	ne
 800325a:	2301      	movne	r3, #1
 800325c:	2300      	moveq	r3, #0
 800325e:	b2db      	uxtb	r3, r3
 8003260:	461a      	mov	r2, r3
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	429a      	cmp	r2, r3
 8003266:	d1d6      	bne.n	8003216 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003268:	2300      	movs	r3, #0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b088      	sub	sp, #32
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e3ca      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003286:	4b97      	ldr	r3, [pc, #604]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 030c 	and.w	r3, r3, #12
 800328e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003290:	4b94      	ldr	r3, [pc, #592]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0303 	and.w	r3, r3, #3
 8003298:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0310 	and.w	r3, r3, #16
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 80e4 	beq.w	8003470 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d007      	beq.n	80032be <HAL_RCC_OscConfig+0x4a>
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	2b0c      	cmp	r3, #12
 80032b2:	f040 808b 	bne.w	80033cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	f040 8087 	bne.w	80033cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032be:	4b89      	ldr	r3, [pc, #548]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d005      	beq.n	80032d6 <HAL_RCC_OscConfig+0x62>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e3a2      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1a      	ldr	r2, [r3, #32]
 80032da:	4b82      	ldr	r3, [pc, #520]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d004      	beq.n	80032f0 <HAL_RCC_OscConfig+0x7c>
 80032e6:	4b7f      	ldr	r3, [pc, #508]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032ee:	e005      	b.n	80032fc <HAL_RCC_OscConfig+0x88>
 80032f0:	4b7c      	ldr	r3, [pc, #496]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80032f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032f6:	091b      	lsrs	r3, r3, #4
 80032f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d223      	bcs.n	8003348 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	4618      	mov	r0, r3
 8003306:	f000 fd55 	bl	8003db4 <RCC_SetFlashLatencyFromMSIRange>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e383      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003314:	4b73      	ldr	r3, [pc, #460]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a72      	ldr	r2, [pc, #456]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800331a:	f043 0308 	orr.w	r3, r3, #8
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4b70      	ldr	r3, [pc, #448]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	496d      	ldr	r1, [pc, #436]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800332e:	4313      	orrs	r3, r2
 8003330:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003332:	4b6c      	ldr	r3, [pc, #432]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	021b      	lsls	r3, r3, #8
 8003340:	4968      	ldr	r1, [pc, #416]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003342:	4313      	orrs	r3, r2
 8003344:	604b      	str	r3, [r1, #4]
 8003346:	e025      	b.n	8003394 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003348:	4b66      	ldr	r3, [pc, #408]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a65      	ldr	r2, [pc, #404]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800334e:	f043 0308 	orr.w	r3, r3, #8
 8003352:	6013      	str	r3, [r2, #0]
 8003354:	4b63      	ldr	r3, [pc, #396]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	4960      	ldr	r1, [pc, #384]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003362:	4313      	orrs	r3, r2
 8003364:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003366:	4b5f      	ldr	r3, [pc, #380]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	021b      	lsls	r3, r3, #8
 8003374:	495b      	ldr	r1, [pc, #364]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003376:	4313      	orrs	r3, r2
 8003378:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d109      	bne.n	8003394 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fd15 	bl	8003db4 <RCC_SetFlashLatencyFromMSIRange>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e343      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003394:	f000 fc4a 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8003398:	4602      	mov	r2, r0
 800339a:	4b52      	ldr	r3, [pc, #328]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	091b      	lsrs	r3, r3, #4
 80033a0:	f003 030f 	and.w	r3, r3, #15
 80033a4:	4950      	ldr	r1, [pc, #320]	@ (80034e8 <HAL_RCC_OscConfig+0x274>)
 80033a6:	5ccb      	ldrb	r3, [r1, r3]
 80033a8:	f003 031f 	and.w	r3, r3, #31
 80033ac:	fa22 f303 	lsr.w	r3, r2, r3
 80033b0:	4a4e      	ldr	r2, [pc, #312]	@ (80034ec <HAL_RCC_OscConfig+0x278>)
 80033b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80033b4:	4b4e      	ldr	r3, [pc, #312]	@ (80034f0 <HAL_RCC_OscConfig+0x27c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7fd fecf 	bl	800115c <HAL_InitTick>
 80033be:	4603      	mov	r3, r0
 80033c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d052      	beq.n	800346e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80033c8:	7bfb      	ldrb	r3, [r7, #15]
 80033ca:	e327      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d032      	beq.n	800343a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033d4:	4b43      	ldr	r3, [pc, #268]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a42      	ldr	r2, [pc, #264]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80033da:	f043 0301 	orr.w	r3, r3, #1
 80033de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033e0:	f7fd ff0c 	bl	80011fc <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033e8:	f7fd ff08 	bl	80011fc <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e310      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033fa:	4b3a      	ldr	r3, [pc, #232]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003406:	4b37      	ldr	r3, [pc, #220]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a36      	ldr	r2, [pc, #216]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800340c:	f043 0308 	orr.w	r3, r3, #8
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	4b34      	ldr	r3, [pc, #208]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1b      	ldr	r3, [r3, #32]
 800341e:	4931      	ldr	r1, [pc, #196]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003420:	4313      	orrs	r3, r2
 8003422:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003424:	4b2f      	ldr	r3, [pc, #188]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	021b      	lsls	r3, r3, #8
 8003432:	492c      	ldr	r1, [pc, #176]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003434:	4313      	orrs	r3, r2
 8003436:	604b      	str	r3, [r1, #4]
 8003438:	e01a      	b.n	8003470 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800343a:	4b2a      	ldr	r3, [pc, #168]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a29      	ldr	r2, [pc, #164]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003446:	f7fd fed9 	bl	80011fc <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800344e:	f7fd fed5 	bl	80011fc <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e2dd      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003460:	4b20      	ldr	r3, [pc, #128]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1f0      	bne.n	800344e <HAL_RCC_OscConfig+0x1da>
 800346c:	e000      	b.n	8003470 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800346e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d074      	beq.n	8003566 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b08      	cmp	r3, #8
 8003480:	d005      	beq.n	800348e <HAL_RCC_OscConfig+0x21a>
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b0c      	cmp	r3, #12
 8003486:	d10e      	bne.n	80034a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	2b03      	cmp	r3, #3
 800348c:	d10b      	bne.n	80034a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800348e:	4b15      	ldr	r3, [pc, #84]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d064      	beq.n	8003564 <HAL_RCC_OscConfig+0x2f0>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d160      	bne.n	8003564 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e2ba      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ae:	d106      	bne.n	80034be <HAL_RCC_OscConfig+0x24a>
 80034b0:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a0b      	ldr	r2, [pc, #44]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	e026      	b.n	800350c <HAL_RCC_OscConfig+0x298>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034c6:	d115      	bne.n	80034f4 <HAL_RCC_OscConfig+0x280>
 80034c8:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a05      	ldr	r2, [pc, #20]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	4b03      	ldr	r3, [pc, #12]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a02      	ldr	r2, [pc, #8]	@ (80034e4 <HAL_RCC_OscConfig+0x270>)
 80034da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034de:	6013      	str	r3, [r2, #0]
 80034e0:	e014      	b.n	800350c <HAL_RCC_OscConfig+0x298>
 80034e2:	bf00      	nop
 80034e4:	40021000 	.word	0x40021000
 80034e8:	08009560 	.word	0x08009560
 80034ec:	20000000 	.word	0x20000000
 80034f0:	20000004 	.word	0x20000004
 80034f4:	4ba0      	ldr	r3, [pc, #640]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a9f      	ldr	r2, [pc, #636]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80034fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b9d      	ldr	r3, [pc, #628]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a9c      	ldr	r2, [pc, #624]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800350a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d013      	beq.n	800353c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003514:	f7fd fe72 	bl	80011fc <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800351c:	f7fd fe6e 	bl	80011fc <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b64      	cmp	r3, #100	@ 0x64
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e276      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800352e:	4b92      	ldr	r3, [pc, #584]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCC_OscConfig+0x2a8>
 800353a:	e014      	b.n	8003566 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353c:	f7fd fe5e 	bl	80011fc <HAL_GetTick>
 8003540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003542:	e008      	b.n	8003556 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003544:	f7fd fe5a 	bl	80011fc <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b64      	cmp	r3, #100	@ 0x64
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e262      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003556:	4b88      	ldr	r3, [pc, #544]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1f0      	bne.n	8003544 <HAL_RCC_OscConfig+0x2d0>
 8003562:	e000      	b.n	8003566 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003564:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d060      	beq.n	8003634 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	2b04      	cmp	r3, #4
 8003576:	d005      	beq.n	8003584 <HAL_RCC_OscConfig+0x310>
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	2b0c      	cmp	r3, #12
 800357c:	d119      	bne.n	80035b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d116      	bne.n	80035b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003584:	4b7c      	ldr	r3, [pc, #496]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800358c:	2b00      	cmp	r3, #0
 800358e:	d005      	beq.n	800359c <HAL_RCC_OscConfig+0x328>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e23f      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359c:	4b76      	ldr	r3, [pc, #472]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	061b      	lsls	r3, r3, #24
 80035aa:	4973      	ldr	r1, [pc, #460]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035b0:	e040      	b.n	8003634 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d023      	beq.n	8003602 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a6e      	ldr	r2, [pc, #440]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c6:	f7fd fe19 	bl	80011fc <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ce:	f7fd fe15 	bl	80011fc <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e21d      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035e0:	4b65      	ldr	r3, [pc, #404]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0f0      	beq.n	80035ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ec:	4b62      	ldr	r3, [pc, #392]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	061b      	lsls	r3, r3, #24
 80035fa:	495f      	ldr	r1, [pc, #380]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]
 8003600:	e018      	b.n	8003634 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003602:	4b5d      	ldr	r3, [pc, #372]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a5c      	ldr	r2, [pc, #368]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800360c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360e:	f7fd fdf5 	bl	80011fc <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003616:	f7fd fdf1 	bl	80011fc <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e1f9      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003628:	4b53      	ldr	r3, [pc, #332]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1f0      	bne.n	8003616 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0308 	and.w	r3, r3, #8
 800363c:	2b00      	cmp	r3, #0
 800363e:	d03c      	beq.n	80036ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	695b      	ldr	r3, [r3, #20]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d01c      	beq.n	8003682 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003648:	4b4b      	ldr	r3, [pc, #300]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800364a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800364e:	4a4a      	ldr	r2, [pc, #296]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003650:	f043 0301 	orr.w	r3, r3, #1
 8003654:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003658:	f7fd fdd0 	bl	80011fc <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003660:	f7fd fdcc 	bl	80011fc <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e1d4      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003672:	4b41      	ldr	r3, [pc, #260]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0ef      	beq.n	8003660 <HAL_RCC_OscConfig+0x3ec>
 8003680:	e01b      	b.n	80036ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003682:	4b3d      	ldr	r3, [pc, #244]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003688:	4a3b      	ldr	r2, [pc, #236]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800368a:	f023 0301 	bic.w	r3, r3, #1
 800368e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003692:	f7fd fdb3 	bl	80011fc <HAL_GetTick>
 8003696:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800369a:	f7fd fdaf 	bl	80011fc <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e1b7      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036ac:	4b32      	ldr	r3, [pc, #200]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1ef      	bne.n	800369a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 80a6 	beq.w	8003814 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036c8:	2300      	movs	r3, #0
 80036ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80036cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10d      	bne.n	80036f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d8:	4b27      	ldr	r3, [pc, #156]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036dc:	4a26      	ldr	r2, [pc, #152]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036e4:	4b24      	ldr	r3, [pc, #144]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 80036e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ec:	60bb      	str	r3, [r7, #8]
 80036ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036f0:	2301      	movs	r3, #1
 80036f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036f4:	4b21      	ldr	r3, [pc, #132]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d118      	bne.n	8003732 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003700:	4b1e      	ldr	r3, [pc, #120]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a1d      	ldr	r2, [pc, #116]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 8003706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800370a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800370c:	f7fd fd76 	bl	80011fc <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003714:	f7fd fd72 	bl	80011fc <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e17a      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003726:	4b15      	ldr	r3, [pc, #84]	@ (800377c <HAL_RCC_OscConfig+0x508>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d108      	bne.n	800374c <HAL_RCC_OscConfig+0x4d8>
 800373a:	4b0f      	ldr	r3, [pc, #60]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800373c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003740:	4a0d      	ldr	r2, [pc, #52]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003742:	f043 0301 	orr.w	r3, r3, #1
 8003746:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800374a:	e029      	b.n	80037a0 <HAL_RCC_OscConfig+0x52c>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b05      	cmp	r3, #5
 8003752:	d115      	bne.n	8003780 <HAL_RCC_OscConfig+0x50c>
 8003754:	4b08      	ldr	r3, [pc, #32]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800375a:	4a07      	ldr	r2, [pc, #28]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800375c:	f043 0304 	orr.w	r3, r3, #4
 8003760:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003764:	4b04      	ldr	r3, [pc, #16]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 8003766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376a:	4a03      	ldr	r2, [pc, #12]	@ (8003778 <HAL_RCC_OscConfig+0x504>)
 800376c:	f043 0301 	orr.w	r3, r3, #1
 8003770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003774:	e014      	b.n	80037a0 <HAL_RCC_OscConfig+0x52c>
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000
 800377c:	40007000 	.word	0x40007000
 8003780:	4b9c      	ldr	r3, [pc, #624]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003786:	4a9b      	ldr	r2, [pc, #620]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003790:	4b98      	ldr	r3, [pc, #608]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003796:	4a97      	ldr	r2, [pc, #604]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003798:	f023 0304 	bic.w	r3, r3, #4
 800379c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d016      	beq.n	80037d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037a8:	f7fd fd28 	bl	80011fc <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037ae:	e00a      	b.n	80037c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037b0:	f7fd fd24 	bl	80011fc <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037be:	4293      	cmp	r3, r2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e12a      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037c6:	4b8b      	ldr	r3, [pc, #556]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80037c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d0ed      	beq.n	80037b0 <HAL_RCC_OscConfig+0x53c>
 80037d4:	e015      	b.n	8003802 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d6:	f7fd fd11 	bl	80011fc <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037dc:	e00a      	b.n	80037f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037de:	f7fd fd0d 	bl	80011fc <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e113      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037f4:	4b7f      	ldr	r3, [pc, #508]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80037f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1ed      	bne.n	80037de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003802:	7ffb      	ldrb	r3, [r7, #31]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d105      	bne.n	8003814 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003808:	4b7a      	ldr	r3, [pc, #488]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800380a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380c:	4a79      	ldr	r2, [pc, #484]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800380e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003812:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003818:	2b00      	cmp	r3, #0
 800381a:	f000 80fe 	beq.w	8003a1a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003822:	2b02      	cmp	r3, #2
 8003824:	f040 80d0 	bne.w	80039c8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003828:	4b72      	ldr	r3, [pc, #456]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f003 0203 	and.w	r2, r3, #3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003838:	429a      	cmp	r2, r3
 800383a:	d130      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	3b01      	subs	r3, #1
 8003848:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800384a:	429a      	cmp	r2, r3
 800384c:	d127      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003858:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385a:	429a      	cmp	r2, r3
 800385c:	d11f      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003868:	2a07      	cmp	r2, #7
 800386a:	bf14      	ite	ne
 800386c:	2201      	movne	r2, #1
 800386e:	2200      	moveq	r2, #0
 8003870:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003872:	4293      	cmp	r3, r2
 8003874:	d113      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003880:	085b      	lsrs	r3, r3, #1
 8003882:	3b01      	subs	r3, #1
 8003884:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003886:	429a      	cmp	r2, r3
 8003888:	d109      	bne.n	800389e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003894:	085b      	lsrs	r3, r3, #1
 8003896:	3b01      	subs	r3, #1
 8003898:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800389a:	429a      	cmp	r2, r3
 800389c:	d06e      	beq.n	800397c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	2b0c      	cmp	r3, #12
 80038a2:	d069      	beq.n	8003978 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80038a4:	4b53      	ldr	r3, [pc, #332]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d105      	bne.n	80038bc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80038b0:	4b50      	ldr	r3, [pc, #320]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e0ad      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038c0:	4b4c      	ldr	r3, [pc, #304]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a4b      	ldr	r2, [pc, #300]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038ca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038cc:	f7fd fc96 	bl	80011fc <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d4:	f7fd fc92 	bl	80011fc <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e09a      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038e6:	4b43      	ldr	r3, [pc, #268]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038f2:	4b40      	ldr	r3, [pc, #256]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	4b40      	ldr	r3, [pc, #256]	@ (80039f8 <HAL_RCC_OscConfig+0x784>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003902:	3a01      	subs	r2, #1
 8003904:	0112      	lsls	r2, r2, #4
 8003906:	4311      	orrs	r1, r2
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800390c:	0212      	lsls	r2, r2, #8
 800390e:	4311      	orrs	r1, r2
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003914:	0852      	lsrs	r2, r2, #1
 8003916:	3a01      	subs	r2, #1
 8003918:	0552      	lsls	r2, r2, #21
 800391a:	4311      	orrs	r1, r2
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003920:	0852      	lsrs	r2, r2, #1
 8003922:	3a01      	subs	r2, #1
 8003924:	0652      	lsls	r2, r2, #25
 8003926:	4311      	orrs	r1, r2
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800392c:	0912      	lsrs	r2, r2, #4
 800392e:	0452      	lsls	r2, r2, #17
 8003930:	430a      	orrs	r2, r1
 8003932:	4930      	ldr	r1, [pc, #192]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003934:	4313      	orrs	r3, r2
 8003936:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003938:	4b2e      	ldr	r3, [pc, #184]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a2d      	ldr	r2, [pc, #180]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800393e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003942:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003944:	4b2b      	ldr	r3, [pc, #172]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	4a2a      	ldr	r2, [pc, #168]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800394a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800394e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003950:	f7fd fc54 	bl	80011fc <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003958:	f7fd fc50 	bl	80011fc <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e058      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800396a:	4b22      	ldr	r3, [pc, #136]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003976:	e050      	b.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e04f      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800397c:	4b1d      	ldr	r3, [pc, #116]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d148      	bne.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003988:	4b1a      	ldr	r3, [pc, #104]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a19      	ldr	r2, [pc, #100]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800398e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003992:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003994:	4b17      	ldr	r3, [pc, #92]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	4a16      	ldr	r2, [pc, #88]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 800399a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800399e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039a0:	f7fd fc2c 	bl	80011fc <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a8:	f7fd fc28 	bl	80011fc <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e030      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCC_OscConfig+0x734>
 80039c6:	e028      	b.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	2b0c      	cmp	r3, #12
 80039cc:	d023      	beq.n	8003a16 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ce:	4b09      	ldr	r3, [pc, #36]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a08      	ldr	r2, [pc, #32]	@ (80039f4 <HAL_RCC_OscConfig+0x780>)
 80039d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039da:	f7fd fc0f 	bl	80011fc <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039e0:	e00c      	b.n	80039fc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e2:	f7fd fc0b 	bl	80011fc <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d905      	bls.n	80039fc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e013      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
 80039f4:	40021000 	.word	0x40021000
 80039f8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039fc:	4b09      	ldr	r3, [pc, #36]	@ (8003a24 <HAL_RCC_OscConfig+0x7b0>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1ec      	bne.n	80039e2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a08:	4b06      	ldr	r3, [pc, #24]	@ (8003a24 <HAL_RCC_OscConfig+0x7b0>)
 8003a0a:	68da      	ldr	r2, [r3, #12]
 8003a0c:	4905      	ldr	r1, [pc, #20]	@ (8003a24 <HAL_RCC_OscConfig+0x7b0>)
 8003a0e:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <HAL_RCC_OscConfig+0x7b4>)
 8003a10:	4013      	ands	r3, r2
 8003a12:	60cb      	str	r3, [r1, #12]
 8003a14:	e001      	b.n	8003a1a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3720      	adds	r7, #32
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40021000 	.word	0x40021000
 8003a28:	feeefffc 	.word	0xfeeefffc

08003a2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d101      	bne.n	8003a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e0e7      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a40:	4b75      	ldr	r3, [pc, #468]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d910      	bls.n	8003a70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4e:	4b72      	ldr	r3, [pc, #456]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 0207 	bic.w	r2, r3, #7
 8003a56:	4970      	ldr	r1, [pc, #448]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5e:	4b6e      	ldr	r3, [pc, #440]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e0cf      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d010      	beq.n	8003a9e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	4b66      	ldr	r3, [pc, #408]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d908      	bls.n	8003a9e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a8c:	4b63      	ldr	r3, [pc, #396]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	4960      	ldr	r1, [pc, #384]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d04c      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b03      	cmp	r3, #3
 8003ab0:	d107      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab2:	4b5a      	ldr	r3, [pc, #360]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d121      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e0a6      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d107      	bne.n	8003ada <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aca:	4b54      	ldr	r3, [pc, #336]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d115      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e09a      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d107      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ae2:	4b4e      	ldr	r3, [pc, #312]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d109      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e08e      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003af2:	4b4a      	ldr	r3, [pc, #296]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e086      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b02:	4b46      	ldr	r3, [pc, #280]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f023 0203 	bic.w	r2, r3, #3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	4943      	ldr	r1, [pc, #268]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b14:	f7fd fb72 	bl	80011fc <HAL_GetTick>
 8003b18:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b1a:	e00a      	b.n	8003b32 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b1c:	f7fd fb6e 	bl	80011fc <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e06e      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b32:	4b3a      	ldr	r3, [pc, #232]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 020c 	and.w	r2, r3, #12
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d1eb      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d010      	beq.n	8003b72 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	4b31      	ldr	r3, [pc, #196]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d208      	bcs.n	8003b72 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b60:	4b2e      	ldr	r3, [pc, #184]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	492b      	ldr	r1, [pc, #172]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b72:	4b29      	ldr	r3, [pc, #164]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0307 	and.w	r3, r3, #7
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d210      	bcs.n	8003ba2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b80:	4b25      	ldr	r3, [pc, #148]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f023 0207 	bic.w	r2, r3, #7
 8003b88:	4923      	ldr	r1, [pc, #140]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b90:	4b21      	ldr	r3, [pc, #132]	@ (8003c18 <HAL_RCC_ClockConfig+0x1ec>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d001      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e036      	b.n	8003c10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d008      	beq.n	8003bc0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bae:	4b1b      	ldr	r3, [pc, #108]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	4918      	ldr	r1, [pc, #96]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d009      	beq.n	8003be0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bcc:	4b13      	ldr	r3, [pc, #76]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	4910      	ldr	r1, [pc, #64]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003be0:	f000 f824 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8003be4:	4602      	mov	r2, r0
 8003be6:	4b0d      	ldr	r3, [pc, #52]	@ (8003c1c <HAL_RCC_ClockConfig+0x1f0>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	091b      	lsrs	r3, r3, #4
 8003bec:	f003 030f 	and.w	r3, r3, #15
 8003bf0:	490b      	ldr	r1, [pc, #44]	@ (8003c20 <HAL_RCC_ClockConfig+0x1f4>)
 8003bf2:	5ccb      	ldrb	r3, [r1, r3]
 8003bf4:	f003 031f 	and.w	r3, r3, #31
 8003bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bfc:	4a09      	ldr	r2, [pc, #36]	@ (8003c24 <HAL_RCC_ClockConfig+0x1f8>)
 8003bfe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c00:	4b09      	ldr	r3, [pc, #36]	@ (8003c28 <HAL_RCC_ClockConfig+0x1fc>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7fd faa9 	bl	800115c <HAL_InitTick>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c0e:	7afb      	ldrb	r3, [r7, #11]
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40022000 	.word	0x40022000
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	08009560 	.word	0x08009560
 8003c24:	20000000 	.word	0x20000000
 8003c28:	20000004 	.word	0x20000004

08003c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b089      	sub	sp, #36	@ 0x24
 8003c30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c32:	2300      	movs	r3, #0
 8003c34:	61fb      	str	r3, [r7, #28]
 8003c36:	2300      	movs	r3, #0
 8003c38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c3a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 030c 	and.w	r3, r3, #12
 8003c42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c44:	4b3b      	ldr	r3, [pc, #236]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f003 0303 	and.w	r3, r3, #3
 8003c4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d005      	beq.n	8003c60 <HAL_RCC_GetSysClockFreq+0x34>
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	2b0c      	cmp	r3, #12
 8003c58:	d121      	bne.n	8003c9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d11e      	bne.n	8003c9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c60:	4b34      	ldr	r3, [pc, #208]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0308 	and.w	r3, r3, #8
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d107      	bne.n	8003c7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c6c:	4b31      	ldr	r3, [pc, #196]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c72:	0a1b      	lsrs	r3, r3, #8
 8003c74:	f003 030f 	and.w	r3, r3, #15
 8003c78:	61fb      	str	r3, [r7, #28]
 8003c7a:	e005      	b.n	8003c88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	091b      	lsrs	r3, r3, #4
 8003c82:	f003 030f 	and.w	r3, r3, #15
 8003c86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c88:	4a2b      	ldr	r2, [pc, #172]	@ (8003d38 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10d      	bne.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c9c:	e00a      	b.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b04      	cmp	r3, #4
 8003ca2:	d102      	bne.n	8003caa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ca4:	4b25      	ldr	r3, [pc, #148]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x110>)
 8003ca6:	61bb      	str	r3, [r7, #24]
 8003ca8:	e004      	b.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	d101      	bne.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003cb0:	4b23      	ldr	r3, [pc, #140]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cb2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	2b0c      	cmp	r3, #12
 8003cb8:	d134      	bne.n	8003d24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cba:	4b1e      	ldr	r3, [pc, #120]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d003      	beq.n	8003cd2 <HAL_RCC_GetSysClockFreq+0xa6>
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b03      	cmp	r3, #3
 8003cce:	d003      	beq.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xac>
 8003cd0:	e005      	b.n	8003cde <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x110>)
 8003cd4:	617b      	str	r3, [r7, #20]
      break;
 8003cd6:	e005      	b.n	8003ce4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003cd8:	4b19      	ldr	r3, [pc, #100]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x114>)
 8003cda:	617b      	str	r3, [r7, #20]
      break;
 8003cdc:	e002      	b.n	8003ce4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	617b      	str	r3, [r7, #20]
      break;
 8003ce2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ce4:	4b13      	ldr	r3, [pc, #76]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	091b      	lsrs	r3, r3, #4
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	3301      	adds	r3, #1
 8003cf0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cf2:	4b10      	ldr	r3, [pc, #64]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	0a1b      	lsrs	r3, r3, #8
 8003cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	fb03 f202 	mul.w	r2, r3, r2
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d34 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	0e5b      	lsrs	r3, r3, #25
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	3301      	adds	r3, #1
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d24:	69bb      	ldr	r3, [r7, #24]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3724      	adds	r7, #36	@ 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40021000 	.word	0x40021000
 8003d38:	08009578 	.word	0x08009578
 8003d3c:	00f42400 	.word	0x00f42400
 8003d40:	007a1200 	.word	0x007a1200

08003d44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d48:	4b03      	ldr	r3, [pc, #12]	@ (8003d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	20000000 	.word	0x20000000

08003d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d60:	f7ff fff0 	bl	8003d44 <HAL_RCC_GetHCLKFreq>
 8003d64:	4602      	mov	r2, r0
 8003d66:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	0a1b      	lsrs	r3, r3, #8
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	4904      	ldr	r1, [pc, #16]	@ (8003d84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d72:	5ccb      	ldrb	r3, [r1, r3]
 8003d74:	f003 031f 	and.w	r3, r3, #31
 8003d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	40021000 	.word	0x40021000
 8003d84:	08009570 	.word	0x08009570

08003d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d8c:	f7ff ffda 	bl	8003d44 <HAL_RCC_GetHCLKFreq>
 8003d90:	4602      	mov	r2, r0
 8003d92:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	0adb      	lsrs	r3, r3, #11
 8003d98:	f003 0307 	and.w	r3, r3, #7
 8003d9c:	4904      	ldr	r1, [pc, #16]	@ (8003db0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d9e:	5ccb      	ldrb	r3, [r1, r3]
 8003da0:	f003 031f 	and.w	r3, r3, #31
 8003da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	40021000 	.word	0x40021000
 8003db0:	08009570 	.word	0x08009570

08003db4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003dc0:	4b2a      	ldr	r3, [pc, #168]	@ (8003e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d003      	beq.n	8003dd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003dcc:	f7ff f922 	bl	8003014 <HAL_PWREx_GetVoltageRange>
 8003dd0:	6178      	str	r0, [r7, #20]
 8003dd2:	e014      	b.n	8003dfe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003dd4:	4b25      	ldr	r3, [pc, #148]	@ (8003e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd8:	4a24      	ldr	r2, [pc, #144]	@ (8003e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dde:	6593      	str	r3, [r2, #88]	@ 0x58
 8003de0:	4b22      	ldr	r3, [pc, #136]	@ (8003e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003de8:	60fb      	str	r3, [r7, #12]
 8003dea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003dec:	f7ff f912 	bl	8003014 <HAL_PWREx_GetVoltageRange>
 8003df0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003df2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df6:	4a1d      	ldr	r2, [pc, #116]	@ (8003e6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003df8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dfc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e04:	d10b      	bne.n	8003e1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b80      	cmp	r3, #128	@ 0x80
 8003e0a:	d919      	bls.n	8003e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e10:	d902      	bls.n	8003e18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e12:	2302      	movs	r3, #2
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	e013      	b.n	8003e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e18:	2301      	movs	r3, #1
 8003e1a:	613b      	str	r3, [r7, #16]
 8003e1c:	e010      	b.n	8003e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b80      	cmp	r3, #128	@ 0x80
 8003e22:	d902      	bls.n	8003e2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e24:	2303      	movs	r3, #3
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	e00a      	b.n	8003e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b80      	cmp	r3, #128	@ 0x80
 8003e2e:	d102      	bne.n	8003e36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e30:	2302      	movs	r3, #2
 8003e32:	613b      	str	r3, [r7, #16]
 8003e34:	e004      	b.n	8003e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b70      	cmp	r3, #112	@ 0x70
 8003e3a:	d101      	bne.n	8003e40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e40:	4b0b      	ldr	r3, [pc, #44]	@ (8003e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f023 0207 	bic.w	r2, r3, #7
 8003e48:	4909      	ldr	r1, [pc, #36]	@ (8003e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e50:	4b07      	ldr	r3, [pc, #28]	@ (8003e70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d001      	beq.n	8003e62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e000      	b.n	8003e64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	40022000 	.word	0x40022000

08003e74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e80:	2300      	movs	r3, #0
 8003e82:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d041      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e94:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e98:	d02a      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003e9a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e9e:	d824      	bhi.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003ea0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ea4:	d008      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003ea6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003eaa:	d81e      	bhi.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00a      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003eb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003eb4:	d010      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003eb6:	e018      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003eb8:	4b86      	ldr	r3, [pc, #536]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	4a85      	ldr	r2, [pc, #532]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ec4:	e015      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3304      	adds	r3, #4
 8003eca:	2100      	movs	r1, #0
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 facb 	bl	8004468 <RCCEx_PLLSAI1_Config>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ed6:	e00c      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3320      	adds	r3, #32
 8003edc:	2100      	movs	r1, #0
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 fbb6 	bl	8004650 <RCCEx_PLLSAI2_Config>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ee8:	e003      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	74fb      	strb	r3, [r7, #19]
      break;
 8003eee:	e000      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ef0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ef2:	7cfb      	ldrb	r3, [r7, #19]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d10b      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ef8:	4b76      	ldr	r3, [pc, #472]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003efe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f06:	4973      	ldr	r1, [pc, #460]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f0e:	e001      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f10:	7cfb      	ldrb	r3, [r7, #19]
 8003f12:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d041      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f28:	d02a      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f2a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f2e:	d824      	bhi.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f34:	d008      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f3a:	d81e      	bhi.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003f40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f44:	d010      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f46:	e018      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f48:	4b62      	ldr	r3, [pc, #392]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	4a61      	ldr	r2, [pc, #388]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f52:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f54:	e015      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f000 fa83 	bl	8004468 <RCCEx_PLLSAI1_Config>
 8003f62:	4603      	mov	r3, r0
 8003f64:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f66:	e00c      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	3320      	adds	r3, #32
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 fb6e 	bl	8004650 <RCCEx_PLLSAI2_Config>
 8003f74:	4603      	mov	r3, r0
 8003f76:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003f78:	e003      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	74fb      	strb	r3, [r7, #19]
      break;
 8003f7e:	e000      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003f80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f82:	7cfb      	ldrb	r3, [r7, #19]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10b      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003f88:	4b52      	ldr	r3, [pc, #328]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f96:	494f      	ldr	r1, [pc, #316]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f9e:	e001      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa0:	7cfb      	ldrb	r3, [r7, #19]
 8003fa2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 80a0 	beq.w	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fb6:	4b47      	ldr	r3, [pc, #284]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00d      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fcc:	4b41      	ldr	r3, [pc, #260]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd0:	4a40      	ldr	r2, [pc, #256]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fd8:	4b3e      	ldr	r3, [pc, #248]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a3a      	ldr	r2, [pc, #232]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ff2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ff4:	f7fd f902 	bl	80011fc <HAL_GetTick>
 8003ff8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ffa:	e009      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ffc:	f7fd f8fe 	bl	80011fc <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d902      	bls.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	74fb      	strb	r3, [r7, #19]
        break;
 800400e:	e005      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004010:	4b31      	ldr	r3, [pc, #196]	@ (80040d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0ef      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800401c:	7cfb      	ldrb	r3, [r7, #19]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d15c      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004022:	4b2c      	ldr	r3, [pc, #176]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004028:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800402c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d01f      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	429a      	cmp	r2, r3
 800403e:	d019      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004040:	4b24      	ldr	r3, [pc, #144]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800404a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800404c:	4b21      	ldr	r3, [pc, #132]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004052:	4a20      	ldr	r2, [pc, #128]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800405c:	4b1d      	ldr	r3, [pc, #116]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004062:	4a1c      	ldr	r2, [pc, #112]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004064:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004068:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800406c:	4a19      	ldr	r2, [pc, #100]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d016      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407e:	f7fd f8bd 	bl	80011fc <HAL_GetTick>
 8004082:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004084:	e00b      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004086:	f7fd f8b9 	bl	80011fc <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004094:	4293      	cmp	r3, r2
 8004096:	d902      	bls.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	74fb      	strb	r3, [r7, #19]
            break;
 800409c:	e006      	b.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800409e:	4b0d      	ldr	r3, [pc, #52]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d0ec      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80040ac:	7cfb      	ldrb	r3, [r7, #19]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10c      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040b2:	4b08      	ldr	r3, [pc, #32]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040c2:	4904      	ldr	r1, [pc, #16]	@ (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80040ca:	e009      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040cc:	7cfb      	ldrb	r3, [r7, #19]
 80040ce:	74bb      	strb	r3, [r7, #18]
 80040d0:	e006      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80040d2:	bf00      	nop
 80040d4:	40021000 	.word	0x40021000
 80040d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040dc:	7cfb      	ldrb	r3, [r7, #19]
 80040de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040e0:	7c7b      	ldrb	r3, [r7, #17]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d105      	bne.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e6:	4b9e      	ldr	r3, [pc, #632]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ea:	4a9d      	ldr	r2, [pc, #628]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00a      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040fe:	4b98      	ldr	r3, [pc, #608]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004104:	f023 0203 	bic.w	r2, r3, #3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410c:	4994      	ldr	r1, [pc, #592]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410e:	4313      	orrs	r3, r2
 8004110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00a      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004120:	4b8f      	ldr	r3, [pc, #572]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	f023 020c 	bic.w	r2, r3, #12
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412e:	498c      	ldr	r1, [pc, #560]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0304 	and.w	r3, r3, #4
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004142:	4b87      	ldr	r3, [pc, #540]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004148:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004150:	4983      	ldr	r1, [pc, #524]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0308 	and.w	r3, r3, #8
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00a      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004164:	4b7e      	ldr	r3, [pc, #504]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004172:	497b      	ldr	r1, [pc, #492]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004174:	4313      	orrs	r3, r2
 8004176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0310 	and.w	r3, r3, #16
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004186:	4b76      	ldr	r3, [pc, #472]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004194:	4972      	ldr	r1, [pc, #456]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004196:	4313      	orrs	r3, r2
 8004198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0320 	and.w	r3, r3, #32
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00a      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041a8:	4b6d      	ldr	r3, [pc, #436]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041b6:	496a      	ldr	r1, [pc, #424]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00a      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041ca:	4b65      	ldr	r3, [pc, #404]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d8:	4961      	ldr	r1, [pc, #388]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00a      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041ec:	4b5c      	ldr	r3, [pc, #368]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041fa:	4959      	ldr	r1, [pc, #356]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800420e:	4b54      	ldr	r3, [pc, #336]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004214:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800421c:	4950      	ldr	r1, [pc, #320]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421e:	4313      	orrs	r3, r2
 8004220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00a      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004230:	4b4b      	ldr	r3, [pc, #300]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004236:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423e:	4948      	ldr	r1, [pc, #288]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00a      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004252:	4b43      	ldr	r3, [pc, #268]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004258:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004260:	493f      	ldr	r1, [pc, #252]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004262:	4313      	orrs	r3, r2
 8004264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d028      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004274:	4b3a      	ldr	r3, [pc, #232]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800427a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004282:	4937      	ldr	r1, [pc, #220]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004284:	4313      	orrs	r3, r2
 8004286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800428e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004292:	d106      	bne.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004294:	4b32      	ldr	r3, [pc, #200]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	4a31      	ldr	r2, [pc, #196]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800429e:	60d3      	str	r3, [r2, #12]
 80042a0:	e011      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042aa:	d10c      	bne.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	3304      	adds	r3, #4
 80042b0:	2101      	movs	r1, #1
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 f8d8 	bl	8004468 <RCCEx_PLLSAI1_Config>
 80042b8:	4603      	mov	r3, r0
 80042ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80042bc:	7cfb      	ldrb	r3, [r7, #19]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80042c2:	7cfb      	ldrb	r3, [r7, #19]
 80042c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d028      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80042d2:	4b23      	ldr	r3, [pc, #140]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e0:	491f      	ldr	r1, [pc, #124]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042f0:	d106      	bne.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	4a1a      	ldr	r2, [pc, #104]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042fc:	60d3      	str	r3, [r2, #12]
 80042fe:	e011      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004304:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004308:	d10c      	bne.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	3304      	adds	r3, #4
 800430e:	2101      	movs	r1, #1
 8004310:	4618      	mov	r0, r3
 8004312:	f000 f8a9 	bl	8004468 <RCCEx_PLLSAI1_Config>
 8004316:	4603      	mov	r3, r0
 8004318:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800431a:	7cfb      	ldrb	r3, [r7, #19]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d001      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004320:	7cfb      	ldrb	r3, [r7, #19]
 8004322:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d02b      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004330:	4b0b      	ldr	r3, [pc, #44]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004336:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800433e:	4908      	ldr	r1, [pc, #32]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004340:	4313      	orrs	r3, r2
 8004342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800434a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800434e:	d109      	bne.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004350:	4b03      	ldr	r3, [pc, #12]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4a02      	ldr	r2, [pc, #8]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800435a:	60d3      	str	r3, [r2, #12]
 800435c:	e014      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800435e:	bf00      	nop
 8004360:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004368:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800436c:	d10c      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3304      	adds	r3, #4
 8004372:	2101      	movs	r1, #1
 8004374:	4618      	mov	r0, r3
 8004376:	f000 f877 	bl	8004468 <RCCEx_PLLSAI1_Config>
 800437a:	4603      	mov	r3, r0
 800437c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800437e:	7cfb      	ldrb	r3, [r7, #19]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004384:	7cfb      	ldrb	r3, [r7, #19]
 8004386:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d02f      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004394:	4b2b      	ldr	r3, [pc, #172]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800439a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043a2:	4928      	ldr	r1, [pc, #160]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043b2:	d10d      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	3304      	adds	r3, #4
 80043b8:	2102      	movs	r1, #2
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 f854 	bl	8004468 <RCCEx_PLLSAI1_Config>
 80043c0:	4603      	mov	r3, r0
 80043c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043c4:	7cfb      	ldrb	r3, [r7, #19]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d014      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80043ca:	7cfb      	ldrb	r3, [r7, #19]
 80043cc:	74bb      	strb	r3, [r7, #18]
 80043ce:	e011      	b.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043d8:	d10c      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	3320      	adds	r3, #32
 80043de:	2102      	movs	r1, #2
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 f935 	bl	8004650 <RCCEx_PLLSAI2_Config>
 80043e6:	4603      	mov	r3, r0
 80043e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043ea:	7cfb      	ldrb	r3, [r7, #19]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80043f0:	7cfb      	ldrb	r3, [r7, #19]
 80043f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00a      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004400:	4b10      	ldr	r3, [pc, #64]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004406:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800440e:	490d      	ldr	r1, [pc, #52]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004410:	4313      	orrs	r3, r2
 8004412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00b      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004422:	4b08      	ldr	r3, [pc, #32]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004428:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004432:	4904      	ldr	r1, [pc, #16]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004434:	4313      	orrs	r3, r2
 8004436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800443a:	7cbb      	ldrb	r3, [r7, #18]
}
 800443c:	4618      	mov	r0, r3
 800443e:	3718      	adds	r7, #24
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}
 8004444:	40021000 	.word	0x40021000

08004448 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800444c:	4b05      	ldr	r3, [pc, #20]	@ (8004464 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a04      	ldr	r2, [pc, #16]	@ (8004464 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004452:	f043 0304 	orr.w	r3, r3, #4
 8004456:	6013      	str	r3, [r2, #0]
}
 8004458:	bf00      	nop
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	40021000 	.word	0x40021000

08004468 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004472:	2300      	movs	r3, #0
 8004474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004476:	4b75      	ldr	r3, [pc, #468]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	f003 0303 	and.w	r3, r3, #3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d018      	beq.n	80044b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004482:	4b72      	ldr	r3, [pc, #456]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f003 0203 	and.w	r2, r3, #3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	429a      	cmp	r2, r3
 8004490:	d10d      	bne.n	80044ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
       ||
 8004496:	2b00      	cmp	r3, #0
 8004498:	d009      	beq.n	80044ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800449a:	4b6c      	ldr	r3, [pc, #432]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	091b      	lsrs	r3, r3, #4
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
       ||
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d047      	beq.n	800453e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	73fb      	strb	r3, [r7, #15]
 80044b2:	e044      	b.n	800453e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b03      	cmp	r3, #3
 80044ba:	d018      	beq.n	80044ee <RCCEx_PLLSAI1_Config+0x86>
 80044bc:	2b03      	cmp	r3, #3
 80044be:	d825      	bhi.n	800450c <RCCEx_PLLSAI1_Config+0xa4>
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d002      	beq.n	80044ca <RCCEx_PLLSAI1_Config+0x62>
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d009      	beq.n	80044dc <RCCEx_PLLSAI1_Config+0x74>
 80044c8:	e020      	b.n	800450c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044ca:	4b60      	ldr	r3, [pc, #384]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d11d      	bne.n	8004512 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044da:	e01a      	b.n	8004512 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80044dc:	4b5b      	ldr	r3, [pc, #364]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d116      	bne.n	8004516 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044ec:	e013      	b.n	8004516 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80044ee:	4b57      	ldr	r3, [pc, #348]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10f      	bne.n	800451a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044fa:	4b54      	ldr	r3, [pc, #336]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d109      	bne.n	800451a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800450a:	e006      	b.n	800451a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	73fb      	strb	r3, [r7, #15]
      break;
 8004510:	e004      	b.n	800451c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004512:	bf00      	nop
 8004514:	e002      	b.n	800451c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004516:	bf00      	nop
 8004518:	e000      	b.n	800451c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800451a:	bf00      	nop
    }

    if(status == HAL_OK)
 800451c:	7bfb      	ldrb	r3, [r7, #15]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10d      	bne.n	800453e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004522:	4b4a      	ldr	r3, [pc, #296]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6819      	ldr	r1, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	3b01      	subs	r3, #1
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	430b      	orrs	r3, r1
 8004538:	4944      	ldr	r1, [pc, #272]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 800453a:	4313      	orrs	r3, r2
 800453c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800453e:	7bfb      	ldrb	r3, [r7, #15]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d17d      	bne.n	8004640 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004544:	4b41      	ldr	r3, [pc, #260]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a40      	ldr	r2, [pc, #256]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 800454a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800454e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004550:	f7fc fe54 	bl	80011fc <HAL_GetTick>
 8004554:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004556:	e009      	b.n	800456c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004558:	f7fc fe50 	bl	80011fc <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d902      	bls.n	800456c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	73fb      	strb	r3, [r7, #15]
        break;
 800456a:	e005      	b.n	8004578 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800456c:	4b37      	ldr	r3, [pc, #220]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1ef      	bne.n	8004558 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004578:	7bfb      	ldrb	r3, [r7, #15]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d160      	bne.n	8004640 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d111      	bne.n	80045a8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004584:	4b31      	ldr	r3, [pc, #196]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800458c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6892      	ldr	r2, [r2, #8]
 8004594:	0211      	lsls	r1, r2, #8
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	68d2      	ldr	r2, [r2, #12]
 800459a:	0912      	lsrs	r2, r2, #4
 800459c:	0452      	lsls	r2, r2, #17
 800459e:	430a      	orrs	r2, r1
 80045a0:	492a      	ldr	r1, [pc, #168]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	610b      	str	r3, [r1, #16]
 80045a6:	e027      	b.n	80045f8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d112      	bne.n	80045d4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045ae:	4b27      	ldr	r3, [pc, #156]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80045b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6892      	ldr	r2, [r2, #8]
 80045be:	0211      	lsls	r1, r2, #8
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	6912      	ldr	r2, [r2, #16]
 80045c4:	0852      	lsrs	r2, r2, #1
 80045c6:	3a01      	subs	r2, #1
 80045c8:	0552      	lsls	r2, r2, #21
 80045ca:	430a      	orrs	r2, r1
 80045cc:	491f      	ldr	r1, [pc, #124]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	610b      	str	r3, [r1, #16]
 80045d2:	e011      	b.n	80045f8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045d4:	4b1d      	ldr	r3, [pc, #116]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80045dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	6892      	ldr	r2, [r2, #8]
 80045e4:	0211      	lsls	r1, r2, #8
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	6952      	ldr	r2, [r2, #20]
 80045ea:	0852      	lsrs	r2, r2, #1
 80045ec:	3a01      	subs	r2, #1
 80045ee:	0652      	lsls	r2, r2, #25
 80045f0:	430a      	orrs	r2, r1
 80045f2:	4916      	ldr	r1, [pc, #88]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80045f8:	4b14      	ldr	r3, [pc, #80]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a13      	ldr	r2, [pc, #76]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004602:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004604:	f7fc fdfa 	bl	80011fc <HAL_GetTick>
 8004608:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800460a:	e009      	b.n	8004620 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800460c:	f7fc fdf6 	bl	80011fc <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d902      	bls.n	8004620 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	73fb      	strb	r3, [r7, #15]
          break;
 800461e:	e005      	b.n	800462c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004620:	4b0a      	ldr	r3, [pc, #40]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0ef      	beq.n	800460c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800462c:	7bfb      	ldrb	r3, [r7, #15]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d106      	bne.n	8004640 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004632:	4b06      	ldr	r3, [pc, #24]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004634:	691a      	ldr	r2, [r3, #16]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	4904      	ldr	r1, [pc, #16]	@ (800464c <RCCEx_PLLSAI1_Config+0x1e4>)
 800463c:	4313      	orrs	r3, r2
 800463e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004640:	7bfb      	ldrb	r3, [r7, #15]
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40021000 	.word	0x40021000

08004650 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800465e:	4b6a      	ldr	r3, [pc, #424]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f003 0303 	and.w	r3, r3, #3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d018      	beq.n	800469c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800466a:	4b67      	ldr	r3, [pc, #412]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	f003 0203 	and.w	r2, r3, #3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d10d      	bne.n	8004696 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
       ||
 800467e:	2b00      	cmp	r3, #0
 8004680:	d009      	beq.n	8004696 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004682:	4b61      	ldr	r3, [pc, #388]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	091b      	lsrs	r3, r3, #4
 8004688:	f003 0307 	and.w	r3, r3, #7
 800468c:	1c5a      	adds	r2, r3, #1
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
       ||
 8004692:	429a      	cmp	r2, r3
 8004694:	d047      	beq.n	8004726 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	73fb      	strb	r3, [r7, #15]
 800469a:	e044      	b.n	8004726 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d018      	beq.n	80046d6 <RCCEx_PLLSAI2_Config+0x86>
 80046a4:	2b03      	cmp	r3, #3
 80046a6:	d825      	bhi.n	80046f4 <RCCEx_PLLSAI2_Config+0xa4>
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d002      	beq.n	80046b2 <RCCEx_PLLSAI2_Config+0x62>
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d009      	beq.n	80046c4 <RCCEx_PLLSAI2_Config+0x74>
 80046b0:	e020      	b.n	80046f4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046b2:	4b55      	ldr	r3, [pc, #340]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d11d      	bne.n	80046fa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046c2:	e01a      	b.n	80046fa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046c4:	4b50      	ldr	r3, [pc, #320]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d116      	bne.n	80046fe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046d4:	e013      	b.n	80046fe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046d6:	4b4c      	ldr	r3, [pc, #304]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10f      	bne.n	8004702 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046e2:	4b49      	ldr	r3, [pc, #292]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d109      	bne.n	8004702 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046f2:	e006      	b.n	8004702 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	73fb      	strb	r3, [r7, #15]
      break;
 80046f8:	e004      	b.n	8004704 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046fa:	bf00      	nop
 80046fc:	e002      	b.n	8004704 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80046fe:	bf00      	nop
 8004700:	e000      	b.n	8004704 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004702:	bf00      	nop
    }

    if(status == HAL_OK)
 8004704:	7bfb      	ldrb	r3, [r7, #15]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10d      	bne.n	8004726 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800470a:	4b3f      	ldr	r3, [pc, #252]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6819      	ldr	r1, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	3b01      	subs	r3, #1
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	430b      	orrs	r3, r1
 8004720:	4939      	ldr	r1, [pc, #228]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004722:	4313      	orrs	r3, r2
 8004724:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004726:	7bfb      	ldrb	r3, [r7, #15]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d167      	bne.n	80047fc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800472c:	4b36      	ldr	r3, [pc, #216]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a35      	ldr	r2, [pc, #212]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004732:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004736:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004738:	f7fc fd60 	bl	80011fc <HAL_GetTick>
 800473c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800473e:	e009      	b.n	8004754 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004740:	f7fc fd5c 	bl	80011fc <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	2b02      	cmp	r3, #2
 800474c:	d902      	bls.n	8004754 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800474e:	2303      	movs	r3, #3
 8004750:	73fb      	strb	r3, [r7, #15]
        break;
 8004752:	e005      	b.n	8004760 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004754:	4b2c      	ldr	r3, [pc, #176]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1ef      	bne.n	8004740 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004760:	7bfb      	ldrb	r3, [r7, #15]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d14a      	bne.n	80047fc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d111      	bne.n	8004790 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800476c:	4b26      	ldr	r3, [pc, #152]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	6892      	ldr	r2, [r2, #8]
 800477c:	0211      	lsls	r1, r2, #8
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	68d2      	ldr	r2, [r2, #12]
 8004782:	0912      	lsrs	r2, r2, #4
 8004784:	0452      	lsls	r2, r2, #17
 8004786:	430a      	orrs	r2, r1
 8004788:	491f      	ldr	r1, [pc, #124]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 800478a:	4313      	orrs	r3, r2
 800478c:	614b      	str	r3, [r1, #20]
 800478e:	e011      	b.n	80047b4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004790:	4b1d      	ldr	r3, [pc, #116]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004798:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6892      	ldr	r2, [r2, #8]
 80047a0:	0211      	lsls	r1, r2, #8
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6912      	ldr	r2, [r2, #16]
 80047a6:	0852      	lsrs	r2, r2, #1
 80047a8:	3a01      	subs	r2, #1
 80047aa:	0652      	lsls	r2, r2, #25
 80047ac:	430a      	orrs	r2, r1
 80047ae:	4916      	ldr	r1, [pc, #88]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80047b4:	4b14      	ldr	r3, [pc, #80]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a13      	ldr	r2, [pc, #76]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c0:	f7fc fd1c 	bl	80011fc <HAL_GetTick>
 80047c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80047c6:	e009      	b.n	80047dc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047c8:	f7fc fd18 	bl	80011fc <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d902      	bls.n	80047dc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	73fb      	strb	r3, [r7, #15]
          break;
 80047da:	e005      	b.n	80047e8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80047dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0ef      	beq.n	80047c8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80047e8:	7bfb      	ldrb	r3, [r7, #15]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d106      	bne.n	80047fc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80047ee:	4b06      	ldr	r3, [pc, #24]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047f0:	695a      	ldr	r2, [r3, #20]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	4904      	ldr	r1, [pc, #16]	@ (8004808 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	40021000 	.word	0x40021000

0800480c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e095      	b.n	800494a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004822:	2b00      	cmp	r3, #0
 8004824:	d108      	bne.n	8004838 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800482e:	d009      	beq.n	8004844 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	61da      	str	r2, [r3, #28]
 8004836:	e005      	b.n	8004844 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d106      	bne.n	8004864 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f7fc fade 	bl	8000e20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2202      	movs	r2, #2
 8004868:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800487a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004884:	d902      	bls.n	800488c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004886:	2300      	movs	r3, #0
 8004888:	60fb      	str	r3, [r7, #12]
 800488a:	e002      	b.n	8004892 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800488c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004890:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800489a:	d007      	beq.n	80048ac <HAL_SPI_Init+0xa0>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048a4:	d002      	beq.n	80048ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80048bc:	431a      	orrs	r2, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	431a      	orrs	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	431a      	orrs	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048da:	431a      	orrs	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	69db      	ldr	r3, [r3, #28]
 80048e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048e4:	431a      	orrs	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ee:	ea42 0103 	orr.w	r1, r2, r3
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	430a      	orrs	r2, r1
 8004900:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	0c1b      	lsrs	r3, r3, #16
 8004908:	f003 0204 	and.w	r2, r3, #4
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004910:	f003 0310 	and.w	r3, r3, #16
 8004914:	431a      	orrs	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	431a      	orrs	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004928:	ea42 0103 	orr.w	r1, r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d101      	bne.n	8004964 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e040      	b.n	80049e6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004968:	2b00      	cmp	r3, #0
 800496a:	d106      	bne.n	800497a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f7fc fa97 	bl	8000ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2224      	movs	r2, #36	@ 0x24
 800497e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0201 	bic.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	2b00      	cmp	r3, #0
 8004996:	d002      	beq.n	800499e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 fae1 	bl	8004f60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f826 	bl	80049f0 <UART_SetConfig>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e01b      	b.n	80049e6 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049bc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689a      	ldr	r2, [r3, #8]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049cc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f042 0201 	orr.w	r2, r2, #1
 80049dc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fb60 	bl	80050a4 <UART_CheckIdleState>
 80049e4:	4603      	mov	r3, r0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
	...

080049f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049f4:	b08a      	sub	sp, #40	@ 0x28
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049fa:	2300      	movs	r3, #0
 80049fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	69db      	ldr	r3, [r3, #28]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	4ba4      	ldr	r3, [pc, #656]	@ (8004cb0 <UART_SetConfig+0x2c0>)
 8004a20:	4013      	ands	r3, r2
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	6812      	ldr	r2, [r2, #0]
 8004a26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a28:	430b      	orrs	r3, r1
 8004a2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a99      	ldr	r2, [pc, #612]	@ (8004cb4 <UART_SetConfig+0x2c4>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d004      	beq.n	8004a5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a90      	ldr	r2, [pc, #576]	@ (8004cb8 <UART_SetConfig+0x2c8>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d126      	bne.n	8004ac8 <UART_SetConfig+0xd8>
 8004a7a:	4b90      	ldr	r3, [pc, #576]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a80:	f003 0303 	and.w	r3, r3, #3
 8004a84:	2b03      	cmp	r3, #3
 8004a86:	d81b      	bhi.n	8004ac0 <UART_SetConfig+0xd0>
 8004a88:	a201      	add	r2, pc, #4	@ (adr r2, 8004a90 <UART_SetConfig+0xa0>)
 8004a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8e:	bf00      	nop
 8004a90:	08004aa1 	.word	0x08004aa1
 8004a94:	08004ab1 	.word	0x08004ab1
 8004a98:	08004aa9 	.word	0x08004aa9
 8004a9c:	08004ab9 	.word	0x08004ab9
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aa6:	e116      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aae:	e112      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004ab0:	2304      	movs	r3, #4
 8004ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab6:	e10e      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004ab8:	2308      	movs	r3, #8
 8004aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004abe:	e10a      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004ac0:	2310      	movs	r3, #16
 8004ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ac6:	e106      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a7c      	ldr	r2, [pc, #496]	@ (8004cc0 <UART_SetConfig+0x2d0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d138      	bne.n	8004b44 <UART_SetConfig+0x154>
 8004ad2:	4b7a      	ldr	r3, [pc, #488]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad8:	f003 030c 	and.w	r3, r3, #12
 8004adc:	2b0c      	cmp	r3, #12
 8004ade:	d82d      	bhi.n	8004b3c <UART_SetConfig+0x14c>
 8004ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae8 <UART_SetConfig+0xf8>)
 8004ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae6:	bf00      	nop
 8004ae8:	08004b1d 	.word	0x08004b1d
 8004aec:	08004b3d 	.word	0x08004b3d
 8004af0:	08004b3d 	.word	0x08004b3d
 8004af4:	08004b3d 	.word	0x08004b3d
 8004af8:	08004b2d 	.word	0x08004b2d
 8004afc:	08004b3d 	.word	0x08004b3d
 8004b00:	08004b3d 	.word	0x08004b3d
 8004b04:	08004b3d 	.word	0x08004b3d
 8004b08:	08004b25 	.word	0x08004b25
 8004b0c:	08004b3d 	.word	0x08004b3d
 8004b10:	08004b3d 	.word	0x08004b3d
 8004b14:	08004b3d 	.word	0x08004b3d
 8004b18:	08004b35 	.word	0x08004b35
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b22:	e0d8      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b24:	2302      	movs	r3, #2
 8004b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b2a:	e0d4      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b2c:	2304      	movs	r3, #4
 8004b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b32:	e0d0      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b34:	2308      	movs	r3, #8
 8004b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b3a:	e0cc      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b3c:	2310      	movs	r3, #16
 8004b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b42:	e0c8      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a5e      	ldr	r2, [pc, #376]	@ (8004cc4 <UART_SetConfig+0x2d4>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d125      	bne.n	8004b9a <UART_SetConfig+0x1aa>
 8004b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b58:	2b30      	cmp	r3, #48	@ 0x30
 8004b5a:	d016      	beq.n	8004b8a <UART_SetConfig+0x19a>
 8004b5c:	2b30      	cmp	r3, #48	@ 0x30
 8004b5e:	d818      	bhi.n	8004b92 <UART_SetConfig+0x1a2>
 8004b60:	2b20      	cmp	r3, #32
 8004b62:	d00a      	beq.n	8004b7a <UART_SetConfig+0x18a>
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	d814      	bhi.n	8004b92 <UART_SetConfig+0x1a2>
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d002      	beq.n	8004b72 <UART_SetConfig+0x182>
 8004b6c:	2b10      	cmp	r3, #16
 8004b6e:	d008      	beq.n	8004b82 <UART_SetConfig+0x192>
 8004b70:	e00f      	b.n	8004b92 <UART_SetConfig+0x1a2>
 8004b72:	2300      	movs	r3, #0
 8004b74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b78:	e0ad      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b80:	e0a9      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b82:	2304      	movs	r3, #4
 8004b84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b88:	e0a5      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b8a:	2308      	movs	r3, #8
 8004b8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b90:	e0a1      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b92:	2310      	movs	r3, #16
 8004b94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b98:	e09d      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a4a      	ldr	r2, [pc, #296]	@ (8004cc8 <UART_SetConfig+0x2d8>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d125      	bne.n	8004bf0 <UART_SetConfig+0x200>
 8004ba4:	4b45      	ldr	r3, [pc, #276]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004baa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004bae:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bb0:	d016      	beq.n	8004be0 <UART_SetConfig+0x1f0>
 8004bb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bb4:	d818      	bhi.n	8004be8 <UART_SetConfig+0x1f8>
 8004bb6:	2b80      	cmp	r3, #128	@ 0x80
 8004bb8:	d00a      	beq.n	8004bd0 <UART_SetConfig+0x1e0>
 8004bba:	2b80      	cmp	r3, #128	@ 0x80
 8004bbc:	d814      	bhi.n	8004be8 <UART_SetConfig+0x1f8>
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <UART_SetConfig+0x1d8>
 8004bc2:	2b40      	cmp	r3, #64	@ 0x40
 8004bc4:	d008      	beq.n	8004bd8 <UART_SetConfig+0x1e8>
 8004bc6:	e00f      	b.n	8004be8 <UART_SetConfig+0x1f8>
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bce:	e082      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bd6:	e07e      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004bd8:	2304      	movs	r3, #4
 8004bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bde:	e07a      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004be0:	2308      	movs	r3, #8
 8004be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004be6:	e076      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004be8:	2310      	movs	r3, #16
 8004bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bee:	e072      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a35      	ldr	r2, [pc, #212]	@ (8004ccc <UART_SetConfig+0x2dc>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d12a      	bne.n	8004c50 <UART_SetConfig+0x260>
 8004bfa:	4b30      	ldr	r3, [pc, #192]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c08:	d01a      	beq.n	8004c40 <UART_SetConfig+0x250>
 8004c0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c0e:	d81b      	bhi.n	8004c48 <UART_SetConfig+0x258>
 8004c10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c14:	d00c      	beq.n	8004c30 <UART_SetConfig+0x240>
 8004c16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c1a:	d815      	bhi.n	8004c48 <UART_SetConfig+0x258>
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <UART_SetConfig+0x238>
 8004c20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c24:	d008      	beq.n	8004c38 <UART_SetConfig+0x248>
 8004c26:	e00f      	b.n	8004c48 <UART_SetConfig+0x258>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c2e:	e052      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004c30:	2302      	movs	r3, #2
 8004c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c36:	e04e      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004c38:	2304      	movs	r3, #4
 8004c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c3e:	e04a      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004c40:	2308      	movs	r3, #8
 8004c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c46:	e046      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004c48:	2310      	movs	r3, #16
 8004c4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c4e:	e042      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a17      	ldr	r2, [pc, #92]	@ (8004cb4 <UART_SetConfig+0x2c4>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d13a      	bne.n	8004cd0 <UART_SetConfig+0x2e0>
 8004c5a:	4b18      	ldr	r3, [pc, #96]	@ (8004cbc <UART_SetConfig+0x2cc>)
 8004c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c68:	d01a      	beq.n	8004ca0 <UART_SetConfig+0x2b0>
 8004c6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c6e:	d81b      	bhi.n	8004ca8 <UART_SetConfig+0x2b8>
 8004c70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c74:	d00c      	beq.n	8004c90 <UART_SetConfig+0x2a0>
 8004c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c7a:	d815      	bhi.n	8004ca8 <UART_SetConfig+0x2b8>
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <UART_SetConfig+0x298>
 8004c80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c84:	d008      	beq.n	8004c98 <UART_SetConfig+0x2a8>
 8004c86:	e00f      	b.n	8004ca8 <UART_SetConfig+0x2b8>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c8e:	e022      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004c90:	2302      	movs	r3, #2
 8004c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c96:	e01e      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004c98:	2304      	movs	r3, #4
 8004c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c9e:	e01a      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004ca0:	2308      	movs	r3, #8
 8004ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ca6:	e016      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004ca8:	2310      	movs	r3, #16
 8004caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cae:	e012      	b.n	8004cd6 <UART_SetConfig+0x2e6>
 8004cb0:	efff69f3 	.word	0xefff69f3
 8004cb4:	40008000 	.word	0x40008000
 8004cb8:	40013800 	.word	0x40013800
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	40004400 	.word	0x40004400
 8004cc4:	40004800 	.word	0x40004800
 8004cc8:	40004c00 	.word	0x40004c00
 8004ccc:	40005000 	.word	0x40005000
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a9f      	ldr	r2, [pc, #636]	@ (8004f58 <UART_SetConfig+0x568>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d17a      	bne.n	8004dd6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ce4:	2b08      	cmp	r3, #8
 8004ce6:	d824      	bhi.n	8004d32 <UART_SetConfig+0x342>
 8004ce8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cf0 <UART_SetConfig+0x300>)
 8004cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cee:	bf00      	nop
 8004cf0:	08004d15 	.word	0x08004d15
 8004cf4:	08004d33 	.word	0x08004d33
 8004cf8:	08004d1d 	.word	0x08004d1d
 8004cfc:	08004d33 	.word	0x08004d33
 8004d00:	08004d23 	.word	0x08004d23
 8004d04:	08004d33 	.word	0x08004d33
 8004d08:	08004d33 	.word	0x08004d33
 8004d0c:	08004d33 	.word	0x08004d33
 8004d10:	08004d2b 	.word	0x08004d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d14:	f7ff f822 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004d18:	61f8      	str	r0, [r7, #28]
        break;
 8004d1a:	e010      	b.n	8004d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d1c:	4b8f      	ldr	r3, [pc, #572]	@ (8004f5c <UART_SetConfig+0x56c>)
 8004d1e:	61fb      	str	r3, [r7, #28]
        break;
 8004d20:	e00d      	b.n	8004d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d22:	f7fe ff83 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004d26:	61f8      	str	r0, [r7, #28]
        break;
 8004d28:	e009      	b.n	8004d3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d2e:	61fb      	str	r3, [r7, #28]
        break;
 8004d30:	e005      	b.n	8004d3e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	f000 80fb 	beq.w	8004f3c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	4413      	add	r3, r2
 8004d50:	69fa      	ldr	r2, [r7, #28]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d305      	bcc.n	8004d62 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d5c:	69fa      	ldr	r2, [r7, #28]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d903      	bls.n	8004d6a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d68:	e0e8      	b.n	8004f3c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	461c      	mov	r4, r3
 8004d70:	4615      	mov	r5, r2
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	f04f 0300 	mov.w	r3, #0
 8004d7a:	022b      	lsls	r3, r5, #8
 8004d7c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004d80:	0222      	lsls	r2, r4, #8
 8004d82:	68f9      	ldr	r1, [r7, #12]
 8004d84:	6849      	ldr	r1, [r1, #4]
 8004d86:	0849      	lsrs	r1, r1, #1
 8004d88:	2000      	movs	r0, #0
 8004d8a:	4688      	mov	r8, r1
 8004d8c:	4681      	mov	r9, r0
 8004d8e:	eb12 0a08 	adds.w	sl, r2, r8
 8004d92:	eb43 0b09 	adc.w	fp, r3, r9
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	603b      	str	r3, [r7, #0]
 8004d9e:	607a      	str	r2, [r7, #4]
 8004da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004da4:	4650      	mov	r0, sl
 8004da6:	4659      	mov	r1, fp
 8004da8:	f7fb fa0e 	bl	80001c8 <__aeabi_uldivmod>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	4613      	mov	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dba:	d308      	bcc.n	8004dce <UART_SetConfig+0x3de>
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dc2:	d204      	bcs.n	8004dce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	60da      	str	r2, [r3, #12]
 8004dcc:	e0b6      	b.n	8004f3c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004dd4:	e0b2      	b.n	8004f3c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	69db      	ldr	r3, [r3, #28]
 8004dda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dde:	d15e      	bne.n	8004e9e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004de0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	d828      	bhi.n	8004e3a <UART_SetConfig+0x44a>
 8004de8:	a201      	add	r2, pc, #4	@ (adr r2, 8004df0 <UART_SetConfig+0x400>)
 8004dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dee:	bf00      	nop
 8004df0:	08004e15 	.word	0x08004e15
 8004df4:	08004e1d 	.word	0x08004e1d
 8004df8:	08004e25 	.word	0x08004e25
 8004dfc:	08004e3b 	.word	0x08004e3b
 8004e00:	08004e2b 	.word	0x08004e2b
 8004e04:	08004e3b 	.word	0x08004e3b
 8004e08:	08004e3b 	.word	0x08004e3b
 8004e0c:	08004e3b 	.word	0x08004e3b
 8004e10:	08004e33 	.word	0x08004e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e14:	f7fe ffa2 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004e18:	61f8      	str	r0, [r7, #28]
        break;
 8004e1a:	e014      	b.n	8004e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e1c:	f7fe ffb4 	bl	8003d88 <HAL_RCC_GetPCLK2Freq>
 8004e20:	61f8      	str	r0, [r7, #28]
        break;
 8004e22:	e010      	b.n	8004e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e24:	4b4d      	ldr	r3, [pc, #308]	@ (8004f5c <UART_SetConfig+0x56c>)
 8004e26:	61fb      	str	r3, [r7, #28]
        break;
 8004e28:	e00d      	b.n	8004e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e2a:	f7fe feff 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004e2e:	61f8      	str	r0, [r7, #28]
        break;
 8004e30:	e009      	b.n	8004e46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e36:	61fb      	str	r3, [r7, #28]
        break;
 8004e38:	e005      	b.n	8004e46 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004e44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d077      	beq.n	8004f3c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	005a      	lsls	r2, r3, #1
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	085b      	lsrs	r3, r3, #1
 8004e56:	441a      	add	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e60:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	2b0f      	cmp	r3, #15
 8004e66:	d916      	bls.n	8004e96 <UART_SetConfig+0x4a6>
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e6e:	d212      	bcs.n	8004e96 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	f023 030f 	bic.w	r3, r3, #15
 8004e78:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	085b      	lsrs	r3, r3, #1
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	f003 0307 	and.w	r3, r3, #7
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	8afb      	ldrh	r3, [r7, #22]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	8afa      	ldrh	r2, [r7, #22]
 8004e92:	60da      	str	r2, [r3, #12]
 8004e94:	e052      	b.n	8004f3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e9c:	e04e      	b.n	8004f3c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ea2:	2b08      	cmp	r3, #8
 8004ea4:	d827      	bhi.n	8004ef6 <UART_SetConfig+0x506>
 8004ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8004eac <UART_SetConfig+0x4bc>)
 8004ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eac:	08004ed1 	.word	0x08004ed1
 8004eb0:	08004ed9 	.word	0x08004ed9
 8004eb4:	08004ee1 	.word	0x08004ee1
 8004eb8:	08004ef7 	.word	0x08004ef7
 8004ebc:	08004ee7 	.word	0x08004ee7
 8004ec0:	08004ef7 	.word	0x08004ef7
 8004ec4:	08004ef7 	.word	0x08004ef7
 8004ec8:	08004ef7 	.word	0x08004ef7
 8004ecc:	08004eef 	.word	0x08004eef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ed0:	f7fe ff44 	bl	8003d5c <HAL_RCC_GetPCLK1Freq>
 8004ed4:	61f8      	str	r0, [r7, #28]
        break;
 8004ed6:	e014      	b.n	8004f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ed8:	f7fe ff56 	bl	8003d88 <HAL_RCC_GetPCLK2Freq>
 8004edc:	61f8      	str	r0, [r7, #28]
        break;
 8004ede:	e010      	b.n	8004f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8004f5c <UART_SetConfig+0x56c>)
 8004ee2:	61fb      	str	r3, [r7, #28]
        break;
 8004ee4:	e00d      	b.n	8004f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ee6:	f7fe fea1 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8004eea:	61f8      	str	r0, [r7, #28]
        break;
 8004eec:	e009      	b.n	8004f02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ef2:	61fb      	str	r3, [r7, #28]
        break;
 8004ef4:	e005      	b.n	8004f02 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f00:	bf00      	nop
    }

    if (pclk != 0U)
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d019      	beq.n	8004f3c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	085a      	lsrs	r2, r3, #1
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	441a      	add	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	2b0f      	cmp	r3, #15
 8004f20:	d909      	bls.n	8004f36 <UART_SetConfig+0x546>
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f28:	d205      	bcs.n	8004f36 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	60da      	str	r2, [r3, #12]
 8004f34:	e002      	b.n	8004f3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004f48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3728      	adds	r7, #40	@ 0x28
 8004f50:	46bd      	mov	sp, r7
 8004f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f56:	bf00      	nop
 8004f58:	40008000 	.word	0x40008000
 8004f5c:	00f42400 	.word	0x00f42400

08004f60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	f003 0308 	and.w	r3, r3, #8
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00a      	beq.n	8004f8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	430a      	orrs	r2, r1
 8004f88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00a      	beq.n	8004fac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00a      	beq.n	8004fce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	430a      	orrs	r2, r1
 8004fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	f003 0310 	and.w	r3, r3, #16
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005016:	f003 0320 	and.w	r3, r3, #32
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00a      	beq.n	8005034 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503c:	2b00      	cmp	r3, #0
 800503e:	d01a      	beq.n	8005076 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800505e:	d10a      	bne.n	8005076 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00a      	beq.n	8005098 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	430a      	orrs	r2, r1
 8005096:	605a      	str	r2, [r3, #4]
  }
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b098      	sub	sp, #96	@ 0x60
 80050a8:	af02      	add	r7, sp, #8
 80050aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050b4:	f7fc f8a2 	bl	80011fc <HAL_GetTick>
 80050b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0308 	and.w	r3, r3, #8
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d12e      	bne.n	8005126 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d0:	2200      	movs	r2, #0
 80050d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f88c 	bl	80051f4 <UART_WaitOnFlagUntilTimeout>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d021      	beq.n	8005126 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ea:	e853 3f00 	ldrex	r3, [r3]
 80050ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	461a      	mov	r2, r3
 80050fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005100:	647b      	str	r3, [r7, #68]	@ 0x44
 8005102:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005104:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005106:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005108:	e841 2300 	strex	r3, r2, [r1]
 800510c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800510e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1e6      	bne.n	80050e2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2220      	movs	r2, #32
 8005118:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e062      	b.n	80051ec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0304 	and.w	r3, r3, #4
 8005130:	2b04      	cmp	r3, #4
 8005132:	d149      	bne.n	80051c8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005134:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800513c:	2200      	movs	r2, #0
 800513e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f856 	bl	80051f4 <UART_WaitOnFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d03c      	beq.n	80051c8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	623b      	str	r3, [r7, #32]
   return(result);
 800515c:	6a3b      	ldr	r3, [r7, #32]
 800515e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	461a      	mov	r2, r3
 800516a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800516c:	633b      	str	r3, [r7, #48]	@ 0x30
 800516e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005170:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005172:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005174:	e841 2300 	strex	r3, r2, [r1]
 8005178:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800517a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1e6      	bne.n	800514e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3308      	adds	r3, #8
 8005186:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	e853 3f00 	ldrex	r3, [r3]
 800518e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0301 	bic.w	r3, r3, #1
 8005196:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	3308      	adds	r3, #8
 800519e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051a0:	61fa      	str	r2, [r7, #28]
 80051a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a4:	69b9      	ldr	r1, [r7, #24]
 80051a6:	69fa      	ldr	r2, [r7, #28]
 80051a8:	e841 2300 	strex	r3, r2, [r1]
 80051ac:	617b      	str	r3, [r7, #20]
   return(result);
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1e5      	bne.n	8005180 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e011      	b.n	80051ec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2220      	movs	r2, #32
 80051cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3758      	adds	r7, #88	@ 0x58
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	603b      	str	r3, [r7, #0]
 8005200:	4613      	mov	r3, r2
 8005202:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005204:	e04f      	b.n	80052a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d04b      	beq.n	80052a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520e:	f7fb fff5 	bl	80011fc <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	429a      	cmp	r2, r3
 800521c:	d302      	bcc.n	8005224 <UART_WaitOnFlagUntilTimeout+0x30>
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d101      	bne.n	8005228 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e04e      	b.n	80052c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0304 	and.w	r3, r3, #4
 8005232:	2b00      	cmp	r3, #0
 8005234:	d037      	beq.n	80052a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b80      	cmp	r3, #128	@ 0x80
 800523a:	d034      	beq.n	80052a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	2b40      	cmp	r3, #64	@ 0x40
 8005240:	d031      	beq.n	80052a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	69db      	ldr	r3, [r3, #28]
 8005248:	f003 0308 	and.w	r3, r3, #8
 800524c:	2b08      	cmp	r3, #8
 800524e:	d110      	bne.n	8005272 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2208      	movs	r2, #8
 8005256:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 f838 	bl	80052ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2208      	movs	r2, #8
 8005262:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e029      	b.n	80052c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800527c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005280:	d111      	bne.n	80052a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800528a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f000 f81e 	bl	80052ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2220      	movs	r2, #32
 8005296:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e00f      	b.n	80052c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	69da      	ldr	r2, [r3, #28]
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	4013      	ands	r3, r2
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	bf0c      	ite	eq
 80052b6:	2301      	moveq	r3, #1
 80052b8:	2300      	movne	r3, #0
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	461a      	mov	r2, r3
 80052be:	79fb      	ldrb	r3, [r7, #7]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d0a0      	beq.n	8005206 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052ce:	b480      	push	{r7}
 80052d0:	b095      	sub	sp, #84	@ 0x54
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052de:	e853 3f00 	ldrex	r3, [r3]
 80052e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	461a      	mov	r2, r3
 80052f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80052f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052fc:	e841 2300 	strex	r3, r2, [r1]
 8005300:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1e6      	bne.n	80052d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	3308      	adds	r3, #8
 800530e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005310:	6a3b      	ldr	r3, [r7, #32]
 8005312:	e853 3f00 	ldrex	r3, [r3]
 8005316:	61fb      	str	r3, [r7, #28]
   return(result);
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	f023 0301 	bic.w	r3, r3, #1
 800531e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3308      	adds	r3, #8
 8005326:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005328:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800532a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800532c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800532e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005330:	e841 2300 	strex	r3, r2, [r1]
 8005334:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1e5      	bne.n	8005308 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005340:	2b01      	cmp	r3, #1
 8005342:	d118      	bne.n	8005376 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	e853 3f00 	ldrex	r3, [r3]
 8005350:	60bb      	str	r3, [r7, #8]
   return(result);
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	f023 0310 	bic.w	r3, r3, #16
 8005358:	647b      	str	r3, [r7, #68]	@ 0x44
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	461a      	mov	r2, r3
 8005360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005362:	61bb      	str	r3, [r7, #24]
 8005364:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005366:	6979      	ldr	r1, [r7, #20]
 8005368:	69ba      	ldr	r2, [r7, #24]
 800536a:	e841 2300 	strex	r3, r2, [r1]
 800536e:	613b      	str	r3, [r7, #16]
   return(result);
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1e6      	bne.n	8005344 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2220      	movs	r2, #32
 800537a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800538a:	bf00      	nop
 800538c:	3754      	adds	r7, #84	@ 0x54
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr

08005396 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005396:	b084      	sub	sp, #16
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	f107 001c 	add.w	r0, r7, #28
 80053a4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f001 fa25 	bl	8006804 <USB_CoreReset>
 80053ba:	4603      	mov	r3, r0
 80053bc:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80053be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d106      	bne.n	80053d4 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80053d2:	e005      	b.n	80053e0 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053ec:	b004      	add	sp, #16
 80053ee:	4770      	bx	lr

080053f0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b087      	sub	sp, #28
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	4613      	mov	r3, r2
 80053fc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80053fe:	79fb      	ldrb	r3, [r7, #7]
 8005400:	2b02      	cmp	r3, #2
 8005402:	d165      	bne.n	80054d0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	4a3e      	ldr	r2, [pc, #248]	@ (8005500 <USB_SetTurnaroundTime+0x110>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d906      	bls.n	800541a <USB_SetTurnaroundTime+0x2a>
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	4a3d      	ldr	r2, [pc, #244]	@ (8005504 <USB_SetTurnaroundTime+0x114>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d202      	bcs.n	800541a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005414:	230f      	movs	r3, #15
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	e05c      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	4a39      	ldr	r2, [pc, #228]	@ (8005504 <USB_SetTurnaroundTime+0x114>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d306      	bcc.n	8005430 <USB_SetTurnaroundTime+0x40>
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	4a38      	ldr	r2, [pc, #224]	@ (8005508 <USB_SetTurnaroundTime+0x118>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d202      	bcs.n	8005430 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800542a:	230e      	movs	r3, #14
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	e051      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	4a35      	ldr	r2, [pc, #212]	@ (8005508 <USB_SetTurnaroundTime+0x118>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d306      	bcc.n	8005446 <USB_SetTurnaroundTime+0x56>
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	4a34      	ldr	r2, [pc, #208]	@ (800550c <USB_SetTurnaroundTime+0x11c>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d202      	bcs.n	8005446 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005440:	230d      	movs	r3, #13
 8005442:	617b      	str	r3, [r7, #20]
 8005444:	e046      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	4a30      	ldr	r2, [pc, #192]	@ (800550c <USB_SetTurnaroundTime+0x11c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d306      	bcc.n	800545c <USB_SetTurnaroundTime+0x6c>
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	4a2f      	ldr	r2, [pc, #188]	@ (8005510 <USB_SetTurnaroundTime+0x120>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d802      	bhi.n	800545c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005456:	230c      	movs	r3, #12
 8005458:	617b      	str	r3, [r7, #20]
 800545a:	e03b      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	4a2c      	ldr	r2, [pc, #176]	@ (8005510 <USB_SetTurnaroundTime+0x120>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d906      	bls.n	8005472 <USB_SetTurnaroundTime+0x82>
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	4a2b      	ldr	r2, [pc, #172]	@ (8005514 <USB_SetTurnaroundTime+0x124>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d802      	bhi.n	8005472 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800546c:	230b      	movs	r3, #11
 800546e:	617b      	str	r3, [r7, #20]
 8005470:	e030      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	4a27      	ldr	r2, [pc, #156]	@ (8005514 <USB_SetTurnaroundTime+0x124>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d906      	bls.n	8005488 <USB_SetTurnaroundTime+0x98>
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	4a26      	ldr	r2, [pc, #152]	@ (8005518 <USB_SetTurnaroundTime+0x128>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d802      	bhi.n	8005488 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005482:	230a      	movs	r3, #10
 8005484:	617b      	str	r3, [r7, #20]
 8005486:	e025      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	4a23      	ldr	r2, [pc, #140]	@ (8005518 <USB_SetTurnaroundTime+0x128>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d906      	bls.n	800549e <USB_SetTurnaroundTime+0xae>
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	4a22      	ldr	r2, [pc, #136]	@ (800551c <USB_SetTurnaroundTime+0x12c>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d202      	bcs.n	800549e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005498:	2309      	movs	r3, #9
 800549a:	617b      	str	r3, [r7, #20]
 800549c:	e01a      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	4a1e      	ldr	r2, [pc, #120]	@ (800551c <USB_SetTurnaroundTime+0x12c>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d306      	bcc.n	80054b4 <USB_SetTurnaroundTime+0xc4>
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005520 <USB_SetTurnaroundTime+0x130>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d802      	bhi.n	80054b4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80054ae:	2308      	movs	r3, #8
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	e00f      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	4a1a      	ldr	r2, [pc, #104]	@ (8005520 <USB_SetTurnaroundTime+0x130>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d906      	bls.n	80054ca <USB_SetTurnaroundTime+0xda>
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	4a19      	ldr	r2, [pc, #100]	@ (8005524 <USB_SetTurnaroundTime+0x134>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d202      	bcs.n	80054ca <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80054c4:	2307      	movs	r3, #7
 80054c6:	617b      	str	r3, [r7, #20]
 80054c8:	e004      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80054ca:	2306      	movs	r3, #6
 80054cc:	617b      	str	r3, [r7, #20]
 80054ce:	e001      	b.n	80054d4 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80054d0:	2309      	movs	r3, #9
 80054d2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	68da      	ldr	r2, [r3, #12]
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	029b      	lsls	r3, r3, #10
 80054e8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80054ec:	431a      	orrs	r2, r3
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	371c      	adds	r7, #28
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	00d8acbf 	.word	0x00d8acbf
 8005504:	00e4e1c0 	.word	0x00e4e1c0
 8005508:	00f42400 	.word	0x00f42400
 800550c:	01067380 	.word	0x01067380
 8005510:	011a499f 	.word	0x011a499f
 8005514:	01312cff 	.word	0x01312cff
 8005518:	014ca43f 	.word	0x014ca43f
 800551c:	016e3600 	.word	0x016e3600
 8005520:	01a6ab1f 	.word	0x01a6ab1f
 8005524:	01e84800 	.word	0x01e84800

08005528 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f043 0201 	orr.w	r2, r3, #1
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800554a:	b480      	push	{r7}
 800554c:	b083      	sub	sp, #12
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f023 0201 	bic.w	r2, r3, #1
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	370c      	adds	r7, #12
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	460b      	mov	r3, r1
 8005576:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005588:	78fb      	ldrb	r3, [r7, #3]
 800558a:	2b01      	cmp	r3, #1
 800558c:	d115      	bne.n	80055ba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800559a:	200a      	movs	r0, #10
 800559c:	f7fb fe3a 	bl	8001214 <HAL_Delay>
      ms += 10U;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	330a      	adds	r3, #10
 80055a4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f001 f8b3 	bl	8006712 <USB_GetMode>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d01e      	beq.n	80055f0 <USB_SetCurrentMode+0x84>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2bc7      	cmp	r3, #199	@ 0xc7
 80055b6:	d9f0      	bls.n	800559a <USB_SetCurrentMode+0x2e>
 80055b8:	e01a      	b.n	80055f0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80055ba:	78fb      	ldrb	r3, [r7, #3]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d115      	bne.n	80055ec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055cc:	200a      	movs	r0, #10
 80055ce:	f7fb fe21 	bl	8001214 <HAL_Delay>
      ms += 10U;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	330a      	adds	r3, #10
 80055d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f001 f89a 	bl	8006712 <USB_GetMode>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d005      	beq.n	80055f0 <USB_SetCurrentMode+0x84>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2bc7      	cmp	r3, #199	@ 0xc7
 80055e8:	d9f0      	bls.n	80055cc <USB_SetCurrentMode+0x60>
 80055ea:	e001      	b.n	80055f0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e005      	b.n	80055fc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2bc8      	cmp	r3, #200	@ 0xc8
 80055f4:	d101      	bne.n	80055fa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e000      	b.n	80055fc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3710      	adds	r7, #16
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}

08005604 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005604:	b084      	sub	sp, #16
 8005606:	b580      	push	{r7, lr}
 8005608:	b086      	sub	sp, #24
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
 800560e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005612:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005616:	2300      	movs	r3, #0
 8005618:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800561e:	2300      	movs	r3, #0
 8005620:	613b      	str	r3, [r7, #16]
 8005622:	e009      	b.n	8005638 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	3340      	adds	r3, #64	@ 0x40
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	2200      	movs	r2, #0
 8005630:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	3301      	adds	r3, #1
 8005636:	613b      	str	r3, [r7, #16]
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	2b0e      	cmp	r3, #14
 800563c:	d9f2      	bls.n	8005624 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800563e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005642:	2b00      	cmp	r3, #0
 8005644:	d11c      	bne.n	8005680 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005654:	f043 0302 	orr.w	r3, r3, #2
 8005658:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	e005      	b.n	800568c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005684:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005692:	461a      	mov	r2, r3
 8005694:	2300      	movs	r3, #0
 8005696:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005698:	2103      	movs	r1, #3
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 f95a 	bl	8005954 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80056a0:	2110      	movs	r1, #16
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f8f6 	bl	8005894 <USB_FlushTxFifo>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f920 	bl	80058f8 <USB_FlushRxFifo>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056c8:	461a      	mov	r2, r3
 80056ca:	2300      	movs	r3, #0
 80056cc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056d4:	461a      	mov	r2, r3
 80056d6:	2300      	movs	r3, #0
 80056d8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056e0:	461a      	mov	r2, r3
 80056e2:	2300      	movs	r3, #0
 80056e4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056e6:	2300      	movs	r3, #0
 80056e8:	613b      	str	r3, [r7, #16]
 80056ea:	e043      	b.n	8005774 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80056fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005702:	d118      	bne.n	8005736 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10a      	bne.n	8005720 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	015a      	lsls	r2, r3, #5
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4413      	add	r3, r2
 8005712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005716:	461a      	mov	r2, r3
 8005718:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	e013      	b.n	8005748 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	015a      	lsls	r2, r3, #5
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	4413      	add	r3, r2
 8005728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800572c:	461a      	mov	r2, r3
 800572e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005732:	6013      	str	r3, [r2, #0]
 8005734:	e008      	b.n	8005748 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	015a      	lsls	r2, r3, #5
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	4413      	add	r3, r2
 800573e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005742:	461a      	mov	r2, r3
 8005744:	2300      	movs	r3, #0
 8005746:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	015a      	lsls	r2, r3, #5
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4413      	add	r3, r2
 8005750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005754:	461a      	mov	r2, r3
 8005756:	2300      	movs	r3, #0
 8005758:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	015a      	lsls	r2, r3, #5
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	4413      	add	r3, r2
 8005762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005766:	461a      	mov	r2, r3
 8005768:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800576c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	3301      	adds	r3, #1
 8005772:	613b      	str	r3, [r7, #16]
 8005774:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005778:	461a      	mov	r2, r3
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	4293      	cmp	r3, r2
 800577e:	d3b5      	bcc.n	80056ec <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005780:	2300      	movs	r3, #0
 8005782:	613b      	str	r3, [r7, #16]
 8005784:	e043      	b.n	800580e <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	015a      	lsls	r2, r3, #5
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	4413      	add	r3, r2
 800578e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005798:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800579c:	d118      	bne.n	80057d0 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10a      	bne.n	80057ba <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	015a      	lsls	r2, r3, #5
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	4413      	add	r3, r2
 80057ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057b0:	461a      	mov	r2, r3
 80057b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80057b6:	6013      	str	r3, [r2, #0]
 80057b8:	e013      	b.n	80057e2 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057c6:	461a      	mov	r2, r3
 80057c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80057cc:	6013      	str	r3, [r2, #0]
 80057ce:	e008      	b.n	80057e2 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	015a      	lsls	r2, r3, #5
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	4413      	add	r3, r2
 80057d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057dc:	461a      	mov	r2, r3
 80057de:	2300      	movs	r3, #0
 80057e0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	015a      	lsls	r2, r3, #5
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4413      	add	r3, r2
 80057ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ee:	461a      	mov	r2, r3
 80057f0:	2300      	movs	r3, #0
 80057f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	015a      	lsls	r2, r3, #5
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4413      	add	r3, r2
 80057fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005800:	461a      	mov	r2, r3
 8005802:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005806:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	3301      	adds	r3, #1
 800580c:	613b      	str	r3, [r7, #16]
 800580e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005812:	461a      	mov	r2, r3
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	4293      	cmp	r3, r2
 8005818:	d3b5      	bcc.n	8005786 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800582c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800583a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	f043 0210 	orr.w	r2, r3, #16
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	699a      	ldr	r2, [r3, #24]
 800584c:	4b10      	ldr	r3, [pc, #64]	@ (8005890 <USB_DevInit+0x28c>)
 800584e:	4313      	orrs	r3, r2
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005854:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005858:	2b00      	cmp	r3, #0
 800585a:	d005      	beq.n	8005868 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	f043 0208 	orr.w	r2, r3, #8
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005868:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800586c:	2b01      	cmp	r3, #1
 800586e:	d107      	bne.n	8005880 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	699b      	ldr	r3, [r3, #24]
 8005874:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005878:	f043 0304 	orr.w	r3, r3, #4
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005880:	7dfb      	ldrb	r3, [r7, #23]
}
 8005882:	4618      	mov	r0, r3
 8005884:	3718      	adds	r7, #24
 8005886:	46bd      	mov	sp, r7
 8005888:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800588c:	b004      	add	sp, #16
 800588e:	4770      	bx	lr
 8005890:	803c3800 	.word	0x803c3800

08005894 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800589e:	2300      	movs	r3, #0
 80058a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	3301      	adds	r3, #1
 80058a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058ae:	d901      	bls.n	80058b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e01b      	b.n	80058ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	691b      	ldr	r3, [r3, #16]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	daf2      	bge.n	80058a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80058bc:	2300      	movs	r3, #0
 80058be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	019b      	lsls	r3, r3, #6
 80058c4:	f043 0220 	orr.w	r2, r3, #32
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3301      	adds	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058d8:	d901      	bls.n	80058de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e006      	b.n	80058ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0320 	and.w	r3, r3, #32
 80058e6:	2b20      	cmp	r3, #32
 80058e8:	d0f0      	beq.n	80058cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3714      	adds	r7, #20
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005900:	2300      	movs	r3, #0
 8005902:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	3301      	adds	r3, #1
 8005908:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005910:	d901      	bls.n	8005916 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e018      	b.n	8005948 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	2b00      	cmp	r3, #0
 800591c:	daf2      	bge.n	8005904 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800591e:	2300      	movs	r3, #0
 8005920:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2210      	movs	r2, #16
 8005926:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	3301      	adds	r3, #1
 800592c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005934:	d901      	bls.n	800593a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e006      	b.n	8005948 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	f003 0310 	and.w	r3, r3, #16
 8005942:	2b10      	cmp	r3, #16
 8005944:	d0f0      	beq.n	8005928 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	460b      	mov	r3, r1
 800595e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	78fb      	ldrb	r3, [r7, #3]
 800596e:	68f9      	ldr	r1, [r7, #12]
 8005970:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005974:	4313      	orrs	r3, r2
 8005976:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3714      	adds	r7, #20
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005986:	b480      	push	{r7}
 8005988:	b087      	sub	sp, #28
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 0306 	and.w	r3, r3, #6
 800599e:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d002      	beq.n	80059ac <USB_GetDevSpeed+0x26>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2b06      	cmp	r3, #6
 80059aa:	d102      	bne.n	80059b2 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80059ac:	2302      	movs	r3, #2
 80059ae:	75fb      	strb	r3, [r7, #23]
 80059b0:	e001      	b.n	80059b6 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80059b2:	230f      	movs	r3, #15
 80059b4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80059b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	371c      	adds	r7, #28
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	785b      	ldrb	r3, [r3, #1]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d13a      	bne.n	8005a56 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059e6:	69da      	ldr	r2, [r3, #28]
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	f003 030f 	and.w	r3, r3, #15
 80059f0:	2101      	movs	r1, #1
 80059f2:	fa01 f303 	lsl.w	r3, r1, r3
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	68f9      	ldr	r1, [r7, #12]
 80059fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059fe:	4313      	orrs	r3, r2
 8005a00:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	015a      	lsls	r2, r3, #5
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	4413      	add	r3, r2
 8005a0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d155      	bne.n	8005ac4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	015a      	lsls	r2, r3, #5
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	4413      	add	r3, r2
 8005a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	791b      	ldrb	r3, [r3, #4]
 8005a32:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a34:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	059b      	lsls	r3, r3, #22
 8005a3a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	0151      	lsls	r1, r2, #5
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	440a      	add	r2, r1
 8005a46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	e036      	b.n	8005ac4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a5c:	69da      	ldr	r2, [r3, #28]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	f003 030f 	and.w	r3, r3, #15
 8005a66:	2101      	movs	r1, #1
 8005a68:	fa01 f303 	lsl.w	r3, r1, r3
 8005a6c:	041b      	lsls	r3, r3, #16
 8005a6e:	68f9      	ldr	r1, [r7, #12]
 8005a70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a74:	4313      	orrs	r3, r2
 8005a76:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	015a      	lsls	r2, r3, #5
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	4413      	add	r3, r2
 8005a80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d11a      	bne.n	8005ac4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	015a      	lsls	r2, r3, #5
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	4413      	add	r3, r2
 8005a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	791b      	ldrb	r3, [r3, #4]
 8005aa8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005aaa:	430b      	orrs	r3, r1
 8005aac:	4313      	orrs	r3, r2
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	0151      	lsls	r1, r2, #5
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	440a      	add	r2, r1
 8005ab6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005aba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005abe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ac2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
	...

08005ad4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	785b      	ldrb	r3, [r3, #1]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d161      	bne.n	8005bb4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b06:	d11f      	bne.n	8005b48 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	015a      	lsls	r2, r3, #5
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	0151      	lsls	r1, r2, #5
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	440a      	add	r2, r1
 8005b1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b22:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005b26:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	015a      	lsls	r2, r3, #5
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	4413      	add	r3, r2
 8005b30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	0151      	lsls	r1, r2, #5
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	440a      	add	r2, r1
 8005b3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b42:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b46:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	f003 030f 	and.w	r3, r3, #15
 8005b58:	2101      	movs	r1, #1
 8005b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	43db      	mvns	r3, r3
 8005b62:	68f9      	ldr	r1, [r7, #12]
 8005b64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b68:	4013      	ands	r3, r2
 8005b6a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b72:	69da      	ldr	r2, [r3, #28]
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	f003 030f 	and.w	r3, r3, #15
 8005b7c:	2101      	movs	r1, #1
 8005b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	43db      	mvns	r3, r3
 8005b86:	68f9      	ldr	r1, [r7, #12]
 8005b88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	015a      	lsls	r2, r3, #5
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4413      	add	r3, r2
 8005b98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	0159      	lsls	r1, r3, #5
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	440b      	add	r3, r1
 8005ba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005baa:	4619      	mov	r1, r3
 8005bac:	4b35      	ldr	r3, [pc, #212]	@ (8005c84 <USB_DeactivateEndpoint+0x1b0>)
 8005bae:	4013      	ands	r3, r2
 8005bb0:	600b      	str	r3, [r1, #0]
 8005bb2:	e060      	b.n	8005c76 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005bc6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005bca:	d11f      	bne.n	8005c0c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	0151      	lsls	r1, r2, #5
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	440a      	add	r2, r1
 8005be2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005be6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005bea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	015a      	lsls	r2, r3, #5
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	0151      	lsls	r1, r2, #5
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	440a      	add	r2, r1
 8005c02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	f003 030f 	and.w	r3, r3, #15
 8005c1c:	2101      	movs	r1, #1
 8005c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c22:	041b      	lsls	r3, r3, #16
 8005c24:	43db      	mvns	r3, r3
 8005c26:	68f9      	ldr	r1, [r7, #12]
 8005c28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c36:	69da      	ldr	r2, [r3, #28]
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	2101      	movs	r1, #1
 8005c42:	fa01 f303 	lsl.w	r3, r1, r3
 8005c46:	041b      	lsls	r3, r3, #16
 8005c48:	43db      	mvns	r3, r3
 8005c4a:	68f9      	ldr	r1, [r7, #12]
 8005c4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c50:	4013      	ands	r3, r2
 8005c52:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	0159      	lsls	r1, r3, #5
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	440b      	add	r3, r1
 8005c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c6e:	4619      	mov	r1, r3
 8005c70:	4b05      	ldr	r3, [pc, #20]	@ (8005c88 <USB_DeactivateEndpoint+0x1b4>)
 8005c72:	4013      	ands	r3, r2
 8005c74:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3714      	adds	r7, #20
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	ec337800 	.word	0xec337800
 8005c88:	eff37800 	.word	0xeff37800

08005c8c <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	785b      	ldrb	r3, [r3, #1]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	f040 812d 	bne.w	8005f04 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d132      	bne.n	8005d18 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	015a      	lsls	r2, r3, #5
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	0151      	lsls	r1, r2, #5
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	440a      	add	r2, r1
 8005cc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ccc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005cd0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005cd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	015a      	lsls	r2, r3, #5
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	4413      	add	r3, r2
 8005cde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	693a      	ldr	r2, [r7, #16]
 8005ce6:	0151      	lsls	r1, r2, #5
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	440a      	add	r2, r1
 8005cec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cf0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005cf4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	015a      	lsls	r2, r3, #5
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	0151      	lsls	r1, r2, #5
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	440a      	add	r2, r1
 8005d0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d10:	0cdb      	lsrs	r3, r3, #19
 8005d12:	04db      	lsls	r3, r3, #19
 8005d14:	6113      	str	r3, [r2, #16]
 8005d16:	e097      	b.n	8005e48 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	0151      	lsls	r1, r2, #5
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	440a      	add	r2, r1
 8005d2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d32:	0cdb      	lsrs	r3, r3, #19
 8005d34:	04db      	lsls	r3, r3, #19
 8005d36:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	015a      	lsls	r2, r3, #5
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	4413      	add	r3, r2
 8005d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	0151      	lsls	r1, r2, #5
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	440a      	add	r2, r1
 8005d4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d52:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005d56:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005d5a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d11a      	bne.n	8005d98 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	691a      	ldr	r2, [r3, #16]
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d903      	bls.n	8005d76 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	689a      	ldr	r2, [r3, #8]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	015a      	lsls	r2, r3, #5
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	0151      	lsls	r1, r2, #5
 8005d88:	697a      	ldr	r2, [r7, #20]
 8005d8a:	440a      	add	r2, r1
 8005d8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d94:	6113      	str	r3, [r2, #16]
 8005d96:	e044      	b.n	8005e22 <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	691a      	ldr	r2, [r3, #16]
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	4413      	add	r3, r2
 8005da2:	1e5a      	subs	r2, r3, #1
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dac:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	015a      	lsls	r2, r3, #5
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dba:	691a      	ldr	r2, [r3, #16]
 8005dbc:	89fb      	ldrh	r3, [r7, #14]
 8005dbe:	04d9      	lsls	r1, r3, #19
 8005dc0:	4b8f      	ldr	r3, [pc, #572]	@ (8006000 <USB_EPStartXfer+0x374>)
 8005dc2:	400b      	ands	r3, r1
 8005dc4:	6939      	ldr	r1, [r7, #16]
 8005dc6:	0148      	lsls	r0, r1, #5
 8005dc8:	6979      	ldr	r1, [r7, #20]
 8005dca:	4401      	add	r1, r0
 8005dcc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	791b      	ldrb	r3, [r3, #4]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d122      	bne.n	8005e22 <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	0151      	lsls	r1, r2, #5
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	440a      	add	r2, r1
 8005df2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005df6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005dfa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	015a      	lsls	r2, r3, #5
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e08:	691a      	ldr	r2, [r3, #16]
 8005e0a:	89fb      	ldrh	r3, [r7, #14]
 8005e0c:	075b      	lsls	r3, r3, #29
 8005e0e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005e12:	6939      	ldr	r1, [r7, #16]
 8005e14:	0148      	lsls	r0, r1, #5
 8005e16:	6979      	ldr	r1, [r7, #20]
 8005e18:	4401      	add	r1, r0
 8005e1a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	015a      	lsls	r2, r3, #5
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	4413      	add	r3, r2
 8005e2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e2e:	691a      	ldr	r2, [r3, #16]
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	691b      	ldr	r3, [r3, #16]
 8005e34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e38:	6939      	ldr	r1, [r7, #16]
 8005e3a:	0148      	lsls	r0, r1, #5
 8005e3c:	6979      	ldr	r1, [r7, #20]
 8005e3e:	4401      	add	r1, r0
 8005e40:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005e44:	4313      	orrs	r3, r2
 8005e46:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	0151      	lsls	r1, r2, #5
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	440a      	add	r2, r1
 8005e5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e62:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e66:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	791b      	ldrb	r3, [r3, #4]
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d015      	beq.n	8005e9c <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 813a 	beq.w	80060ee <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	2101      	movs	r1, #1
 8005e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e90:	6979      	ldr	r1, [r7, #20]
 8005e92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e96:	4313      	orrs	r3, r2
 8005e98:	634b      	str	r3, [r1, #52]	@ 0x34
 8005e9a:	e128      	b.n	80060ee <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d110      	bne.n	8005ece <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	693a      	ldr	r2, [r7, #16]
 8005ebc:	0151      	lsls	r1, r2, #5
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	440a      	add	r2, r1
 8005ec2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ec6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005eca:	6013      	str	r3, [r2, #0]
 8005ecc:	e00f      	b.n	8005eee <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	015a      	lsls	r2, r3, #5
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	0151      	lsls	r1, r2, #5
 8005ee0:	697a      	ldr	r2, [r7, #20]
 8005ee2:	440a      	add	r2, r1
 8005ee4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eec:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	68d9      	ldr	r1, [r3, #12]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	781a      	ldrb	r2, [r3, #0]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f000 f9a7 	bl	8006250 <USB_WritePacket>
 8005f02:	e0f4      	b.n	80060ee <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	015a      	lsls	r2, r3, #5
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	0151      	lsls	r1, r2, #5
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	440a      	add	r2, r1
 8005f1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f1e:	0cdb      	lsrs	r3, r3, #19
 8005f20:	04db      	lsls	r3, r3, #19
 8005f22:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	015a      	lsls	r2, r3, #5
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	4413      	add	r3, r2
 8005f2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	0151      	lsls	r1, r2, #5
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	440a      	add	r2, r1
 8005f3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f3e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005f42:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005f46:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d12f      	bne.n	8005fae <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	689a      	ldr	r2, [r3, #8]
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	689a      	ldr	r2, [r3, #8]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	015a      	lsls	r2, r3, #5
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f72:	691a      	ldr	r2, [r3, #16]
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f7c:	6939      	ldr	r1, [r7, #16]
 8005f7e:	0148      	lsls	r0, r1, #5
 8005f80:	6979      	ldr	r1, [r7, #20]
 8005f82:	4401      	add	r1, r0
 8005f84:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	015a      	lsls	r2, r3, #5
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	4413      	add	r3, r2
 8005f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	0151      	lsls	r1, r2, #5
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	440a      	add	r2, r1
 8005fa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fa6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005faa:	6113      	str	r3, [r2, #16]
 8005fac:	e062      	b.n	8006074 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d126      	bne.n	8006004 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	015a      	lsls	r2, r3, #5
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fcc:	6939      	ldr	r1, [r7, #16]
 8005fce:	0148      	lsls	r0, r1, #5
 8005fd0:	6979      	ldr	r1, [r7, #20]
 8005fd2:	4401      	add	r1, r0
 8005fd4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	015a      	lsls	r2, r3, #5
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	0151      	lsls	r1, r2, #5
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	440a      	add	r2, r1
 8005ff2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ff6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ffa:	6113      	str	r3, [r2, #16]
 8005ffc:	e03a      	b.n	8006074 <USB_EPStartXfer+0x3e8>
 8005ffe:	bf00      	nop
 8006000:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	691a      	ldr	r2, [r3, #16]
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	4413      	add	r3, r2
 800600e:	1e5a      	subs	r2, r3, #1
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	fbb2 f3f3 	udiv	r3, r2, r3
 8006018:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	89fa      	ldrh	r2, [r7, #14]
 8006020:	fb03 f202 	mul.w	r2, r3, r2
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	015a      	lsls	r2, r3, #5
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	4413      	add	r3, r2
 8006030:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006034:	691a      	ldr	r2, [r3, #16]
 8006036:	89fb      	ldrh	r3, [r7, #14]
 8006038:	04d9      	lsls	r1, r3, #19
 800603a:	4b2f      	ldr	r3, [pc, #188]	@ (80060f8 <USB_EPStartXfer+0x46c>)
 800603c:	400b      	ands	r3, r1
 800603e:	6939      	ldr	r1, [r7, #16]
 8006040:	0148      	lsls	r0, r1, #5
 8006042:	6979      	ldr	r1, [r7, #20]
 8006044:	4401      	add	r1, r0
 8006046:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800604a:	4313      	orrs	r3, r2
 800604c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	015a      	lsls	r2, r3, #5
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	4413      	add	r3, r2
 8006056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800605a:	691a      	ldr	r2, [r3, #16]
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	6a1b      	ldr	r3, [r3, #32]
 8006060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006064:	6939      	ldr	r1, [r7, #16]
 8006066:	0148      	lsls	r0, r1, #5
 8006068:	6979      	ldr	r1, [r7, #20]
 800606a:	4401      	add	r1, r0
 800606c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006070:	4313      	orrs	r3, r2
 8006072:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	791b      	ldrb	r3, [r3, #4]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d128      	bne.n	80060ce <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006088:	2b00      	cmp	r3, #0
 800608a:	d110      	bne.n	80060ae <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	015a      	lsls	r2, r3, #5
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	4413      	add	r3, r2
 8006094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	693a      	ldr	r2, [r7, #16]
 800609c:	0151      	lsls	r1, r2, #5
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	440a      	add	r2, r1
 80060a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80060aa:	6013      	str	r3, [r2, #0]
 80060ac:	e00f      	b.n	80060ce <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	015a      	lsls	r2, r3, #5
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	4413      	add	r3, r2
 80060b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	0151      	lsls	r1, r2, #5
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	440a      	add	r2, r1
 80060c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060cc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	015a      	lsls	r2, r3, #5
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	4413      	add	r3, r2
 80060d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	0151      	lsls	r1, r2, #5
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	440a      	add	r2, r1
 80060e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060e8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80060ec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	1ff80000 	.word	0x1ff80000

080060fc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006106:	2300      	movs	r3, #0
 8006108:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	785b      	ldrb	r3, [r3, #1]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d14a      	bne.n	80061b0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	015a      	lsls	r2, r3, #5
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	4413      	add	r3, r2
 8006124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800612e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006132:	f040 8086 	bne.w	8006242 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	4413      	add	r3, r2
 8006140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	7812      	ldrb	r2, [r2, #0]
 800614a:	0151      	lsls	r1, r2, #5
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	440a      	add	r2, r1
 8006150:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006154:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006158:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	683a      	ldr	r2, [r7, #0]
 800616c:	7812      	ldrb	r2, [r2, #0]
 800616e:	0151      	lsls	r1, r2, #5
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	440a      	add	r2, r1
 8006174:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006178:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800617c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	3301      	adds	r3, #1
 8006182:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f242 7210 	movw	r2, #10000	@ 0x2710
 800618a:	4293      	cmp	r3, r2
 800618c:	d902      	bls.n	8006194 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	75fb      	strb	r3, [r7, #23]
          break;
 8006192:	e056      	b.n	8006242 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	015a      	lsls	r2, r3, #5
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	4413      	add	r3, r2
 800619e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061ac:	d0e7      	beq.n	800617e <USB_EPStopXfer+0x82>
 80061ae:	e048      	b.n	8006242 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	015a      	lsls	r2, r3, #5
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	4413      	add	r3, r2
 80061ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061c8:	d13b      	bne.n	8006242 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	015a      	lsls	r2, r3, #5
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	4413      	add	r3, r2
 80061d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	7812      	ldrb	r2, [r2, #0]
 80061de:	0151      	lsls	r1, r2, #5
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	440a      	add	r2, r1
 80061e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80061ec:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	781b      	ldrb	r3, [r3, #0]
 80061f2:	015a      	lsls	r2, r3, #5
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	4413      	add	r3, r2
 80061f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	7812      	ldrb	r2, [r2, #0]
 8006202:	0151      	lsls	r1, r2, #5
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	440a      	add	r2, r1
 8006208:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800620c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006210:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	3301      	adds	r3, #1
 8006216:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800621e:	4293      	cmp	r3, r2
 8006220:	d902      	bls.n	8006228 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	75fb      	strb	r3, [r7, #23]
          break;
 8006226:	e00c      	b.n	8006242 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	015a      	lsls	r2, r3, #5
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	4413      	add	r3, r2
 8006232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800623c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006240:	d0e7      	beq.n	8006212 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006242:	7dfb      	ldrb	r3, [r7, #23]
}
 8006244:	4618      	mov	r0, r3
 8006246:	371c      	adds	r7, #28
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8006250:	b480      	push	{r7}
 8006252:	b089      	sub	sp, #36	@ 0x24
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	4611      	mov	r1, r2
 800625c:	461a      	mov	r2, r3
 800625e:	460b      	mov	r3, r1
 8006260:	71fb      	strb	r3, [r7, #7]
 8006262:	4613      	mov	r3, r2
 8006264:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800626e:	88bb      	ldrh	r3, [r7, #4]
 8006270:	3303      	adds	r3, #3
 8006272:	089b      	lsrs	r3, r3, #2
 8006274:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8006276:	2300      	movs	r3, #0
 8006278:	61bb      	str	r3, [r7, #24]
 800627a:	e018      	b.n	80062ae <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800627c:	79fb      	ldrb	r3, [r7, #7]
 800627e:	031a      	lsls	r2, r3, #12
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	4413      	add	r3, r2
 8006284:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006288:	461a      	mov	r2, r3
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6013      	str	r3, [r2, #0]
    pSrc++;
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	3301      	adds	r3, #1
 8006294:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	3301      	adds	r3, #1
 800629a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	3301      	adds	r3, #1
 80062a0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	3301      	adds	r3, #1
 80062a6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	3301      	adds	r3, #1
 80062ac:	61bb      	str	r3, [r7, #24]
 80062ae:	69ba      	ldr	r2, [r7, #24]
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d3e2      	bcc.n	800627c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3724      	adds	r7, #36	@ 0x24
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b08b      	sub	sp, #44	@ 0x2c
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	4613      	mov	r3, r2
 80062d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80062da:	88fb      	ldrh	r3, [r7, #6]
 80062dc:	089b      	lsrs	r3, r3, #2
 80062de:	b29b      	uxth	r3, r3
 80062e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80062e2:	88fb      	ldrh	r3, [r7, #6]
 80062e4:	f003 0303 	and.w	r3, r3, #3
 80062e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80062ea:	2300      	movs	r3, #0
 80062ec:	623b      	str	r3, [r7, #32]
 80062ee:	e014      	b.n	800631a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	3301      	adds	r3, #1
 8006300:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006304:	3301      	adds	r3, #1
 8006306:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630a:	3301      	adds	r3, #1
 800630c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	3301      	adds	r3, #1
 8006312:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006314:	6a3b      	ldr	r3, [r7, #32]
 8006316:	3301      	adds	r3, #1
 8006318:	623b      	str	r3, [r7, #32]
 800631a:	6a3a      	ldr	r2, [r7, #32]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	429a      	cmp	r2, r3
 8006320:	d3e6      	bcc.n	80062f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006322:	8bfb      	ldrh	r3, [r7, #30]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d01e      	beq.n	8006366 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006328:	2300      	movs	r3, #0
 800632a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800632c:	69bb      	ldr	r3, [r7, #24]
 800632e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006332:	461a      	mov	r2, r3
 8006334:	f107 0310 	add.w	r3, r7, #16
 8006338:	6812      	ldr	r2, [r2, #0]
 800633a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	6a3b      	ldr	r3, [r7, #32]
 8006340:	b2db      	uxtb	r3, r3
 8006342:	00db      	lsls	r3, r3, #3
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
 8006348:	b2da      	uxtb	r2, r3
 800634a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634c:	701a      	strb	r2, [r3, #0]
      i++;
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	3301      	adds	r3, #1
 8006352:	623b      	str	r3, [r7, #32]
      pDest++;
 8006354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006356:	3301      	adds	r3, #1
 8006358:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800635a:	8bfb      	ldrh	r3, [r7, #30]
 800635c:	3b01      	subs	r3, #1
 800635e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006360:	8bfb      	ldrh	r3, [r7, #30]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1ea      	bne.n	800633c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006368:	4618      	mov	r0, r3
 800636a:	372c      	adds	r7, #44	@ 0x2c
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	781b      	ldrb	r3, [r3, #0]
 8006386:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	785b      	ldrb	r3, [r3, #1]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d12c      	bne.n	80063ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	015a      	lsls	r2, r3, #5
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4413      	add	r3, r2
 8006398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	db12      	blt.n	80063c8 <USB_EPSetStall+0x54>
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00f      	beq.n	80063c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	015a      	lsls	r2, r3, #5
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	4413      	add	r3, r2
 80063b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	0151      	lsls	r1, r2, #5
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	440a      	add	r2, r1
 80063be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80063c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	0151      	lsls	r1, r2, #5
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	440a      	add	r2, r1
 80063de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	e02b      	b.n	8006442 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	015a      	lsls	r2, r3, #5
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	4413      	add	r3, r2
 80063f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	db12      	blt.n	8006422 <USB_EPSetStall+0xae>
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00f      	beq.n	8006422 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	015a      	lsls	r2, r3, #5
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	4413      	add	r3, r2
 800640a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	0151      	lsls	r1, r2, #5
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	440a      	add	r2, r1
 8006418:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800641c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006420:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	015a      	lsls	r2, r3, #5
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	4413      	add	r3, r2
 800642a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	0151      	lsls	r1, r2, #5
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	440a      	add	r2, r1
 8006438:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800643c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006440:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	3714      	adds	r7, #20
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	785b      	ldrb	r3, [r3, #1]
 8006468:	2b01      	cmp	r3, #1
 800646a:	d128      	bne.n	80064be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	015a      	lsls	r2, r3, #5
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4413      	add	r3, r2
 8006474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68ba      	ldr	r2, [r7, #8]
 800647c:	0151      	lsls	r1, r2, #5
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	440a      	add	r2, r1
 8006482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006486:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800648a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	791b      	ldrb	r3, [r3, #4]
 8006490:	2b03      	cmp	r3, #3
 8006492:	d003      	beq.n	800649c <USB_EPClearStall+0x4c>
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	791b      	ldrb	r3, [r3, #4]
 8006498:	2b02      	cmp	r3, #2
 800649a:	d138      	bne.n	800650e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	0151      	lsls	r1, r2, #5
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	440a      	add	r2, r1
 80064b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064ba:	6013      	str	r3, [r2, #0]
 80064bc:	e027      	b.n	800650e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	0151      	lsls	r1, r2, #5
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	440a      	add	r2, r1
 80064d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80064dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	791b      	ldrb	r3, [r3, #4]
 80064e2:	2b03      	cmp	r3, #3
 80064e4:	d003      	beq.n	80064ee <USB_EPClearStall+0x9e>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	791b      	ldrb	r3, [r3, #4]
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d10f      	bne.n	800650e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	015a      	lsls	r2, r3, #5
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	4413      	add	r3, r2
 80064f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68ba      	ldr	r2, [r7, #8]
 80064fe:	0151      	lsls	r1, r2, #5
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	440a      	add	r2, r1
 8006504:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800650c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3714      	adds	r7, #20
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800651c:	b480      	push	{r7}
 800651e:	b085      	sub	sp, #20
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	460b      	mov	r3, r1
 8006526:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800653a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800653e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	78fb      	ldrb	r3, [r7, #3]
 800654a:	011b      	lsls	r3, r3, #4
 800654c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006550:	68f9      	ldr	r1, [r7, #12]
 8006552:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006556:	4313      	orrs	r3, r2
 8006558:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006568:	b480      	push	{r7}
 800656a:	b085      	sub	sp, #20
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006582:	f023 0303 	bic.w	r3, r3, #3
 8006586:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006596:	f023 0302 	bic.w	r3, r3, #2
 800659a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b085      	sub	sp, #20
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80065c4:	f023 0303 	bic.w	r3, r3, #3
 80065c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065d8:	f043 0302 	orr.w	r3, r3, #2
 80065dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3714      	adds	r7, #20
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	695b      	ldr	r3, [r3, #20]
 80065f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	699b      	ldr	r3, [r3, #24]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	4013      	ands	r3, r2
 8006602:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006604:	68fb      	ldr	r3, [r7, #12]
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006612:	b480      	push	{r7}
 8006614:	b085      	sub	sp, #20
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800662e:	69db      	ldr	r3, [r3, #28]
 8006630:	68ba      	ldr	r2, [r7, #8]
 8006632:	4013      	ands	r3, r2
 8006634:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	0c1b      	lsrs	r3, r3, #16
}
 800663a:	4618      	mov	r0, r3
 800663c:	3714      	adds	r7, #20
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr

08006646 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006646:	b480      	push	{r7}
 8006648:	b085      	sub	sp, #20
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006658:	699b      	ldr	r3, [r3, #24]
 800665a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006662:	69db      	ldr	r3, [r3, #28]
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	4013      	ands	r3, r2
 8006668:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	b29b      	uxth	r3, r3
}
 800666e:	4618      	mov	r0, r3
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800667a:	b480      	push	{r7}
 800667c:	b085      	sub	sp, #20
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	460b      	mov	r3, r1
 8006684:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	015a      	lsls	r2, r3, #5
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	4413      	add	r3, r2
 8006692:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	68ba      	ldr	r2, [r7, #8]
 80066a4:	4013      	ands	r3, r2
 80066a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80066a8:	68bb      	ldr	r3, [r7, #8]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3714      	adds	r7, #20
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr

080066b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b087      	sub	sp, #28
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
 80066be:	460b      	mov	r3, r1
 80066c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80066da:	78fb      	ldrb	r3, [r7, #3]
 80066dc:	f003 030f 	and.w	r3, r3, #15
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	fa22 f303 	lsr.w	r3, r2, r3
 80066e6:	01db      	lsls	r3, r3, #7
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80066f0:	78fb      	ldrb	r3, [r7, #3]
 80066f2:	015a      	lsls	r2, r3, #5
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	4413      	add	r3, r2
 80066f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	4013      	ands	r3, r2
 8006702:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006704:	68bb      	ldr	r3, [r7, #8]
}
 8006706:	4618      	mov	r0, r3
 8006708:	371c      	adds	r7, #28
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr

08006712 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006712:	b480      	push	{r7}
 8006714:	b083      	sub	sp, #12
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	f003 0301 	and.w	r3, r3, #1
}
 8006722:	4618      	mov	r0, r3
 8006724:	370c      	adds	r7, #12
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800672e:	b480      	push	{r7}
 8006730:	b085      	sub	sp, #20
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006748:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800674c:	f023 0307 	bic.w	r3, r3, #7
 8006750:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006764:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3714      	adds	r7, #20
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	333c      	adds	r3, #60	@ 0x3c
 8006786:	3304      	adds	r3, #4
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	4a1c      	ldr	r2, [pc, #112]	@ (8006800 <USB_EP0_OutStart+0x8c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d90a      	bls.n	80067aa <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067a4:	d101      	bne.n	80067aa <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	e024      	b.n	80067f4 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067b0:	461a      	mov	r2, r3
 80067b2:	2300      	movs	r3, #0
 80067b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067d8:	f043 0318 	orr.w	r3, r3, #24
 80067dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067ec:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80067f0:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3714      	adds	r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	4f54300a 	.word	0x4f54300a

08006804 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	3301      	adds	r3, #1
 8006814:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800681c:	d901      	bls.n	8006822 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e01b      	b.n	800685a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	2b00      	cmp	r3, #0
 8006828:	daf2      	bge.n	8006810 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800682a:	2300      	movs	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	f043 0201 	orr.w	r2, r3, #1
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	3301      	adds	r3, #1
 800683e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006846:	d901      	bls.n	800684c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006848:	2303      	movs	r3, #3
 800684a:	e006      	b.n	800685a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	691b      	ldr	r3, [r3, #16]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b01      	cmp	r3, #1
 8006856:	d0f0      	beq.n	800683a <USB_CoreReset+0x36>

  return HAL_OK;
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	3714      	adds	r7, #20
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
	...

08006868 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	460b      	mov	r3, r1
 8006872:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006874:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006878:	f002 fdf8 	bl	800946c <USBD_static_malloc>
 800687c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d109      	bne.n	8006898 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	32b0      	adds	r2, #176	@ 0xb0
 800688e:	2100      	movs	r1, #0
 8006890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006894:	2302      	movs	r3, #2
 8006896:	e0d4      	b.n	8006a42 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006898:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800689c:	2100      	movs	r1, #0
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f002 fe02 	bl	80094a8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	32b0      	adds	r2, #176	@ 0xb0
 80068ae:	68f9      	ldr	r1, [r7, #12]
 80068b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	32b0      	adds	r2, #176	@ 0xb0
 80068be:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	7c1b      	ldrb	r3, [r3, #16]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d138      	bne.n	8006942 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80068d0:	4b5e      	ldr	r3, [pc, #376]	@ (8006a4c <USBD_CDC_Init+0x1e4>)
 80068d2:	7819      	ldrb	r1, [r3, #0]
 80068d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80068d8:	2202      	movs	r2, #2
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f002 fbb2 	bl	8009044 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80068e0:	4b5a      	ldr	r3, [pc, #360]	@ (8006a4c <USBD_CDC_Init+0x1e4>)
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	f003 020f 	and.w	r2, r3, #15
 80068e8:	6879      	ldr	r1, [r7, #4]
 80068ea:	4613      	mov	r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	440b      	add	r3, r1
 80068f4:	3324      	adds	r3, #36	@ 0x24
 80068f6:	2201      	movs	r2, #1
 80068f8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80068fa:	4b55      	ldr	r3, [pc, #340]	@ (8006a50 <USBD_CDC_Init+0x1e8>)
 80068fc:	7819      	ldrb	r1, [r3, #0]
 80068fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006902:	2202      	movs	r2, #2
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f002 fb9d 	bl	8009044 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800690a:	4b51      	ldr	r3, [pc, #324]	@ (8006a50 <USBD_CDC_Init+0x1e8>)
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	f003 020f 	and.w	r2, r3, #15
 8006912:	6879      	ldr	r1, [r7, #4]
 8006914:	4613      	mov	r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	4413      	add	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	440b      	add	r3, r1
 800691e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006922:	2201      	movs	r2, #1
 8006924:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006926:	4b4b      	ldr	r3, [pc, #300]	@ (8006a54 <USBD_CDC_Init+0x1ec>)
 8006928:	781b      	ldrb	r3, [r3, #0]
 800692a:	f003 020f 	and.w	r2, r3, #15
 800692e:	6879      	ldr	r1, [r7, #4]
 8006930:	4613      	mov	r3, r2
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	4413      	add	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	440b      	add	r3, r1
 800693a:	3326      	adds	r3, #38	@ 0x26
 800693c:	2210      	movs	r2, #16
 800693e:	801a      	strh	r2, [r3, #0]
 8006940:	e035      	b.n	80069ae <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006942:	4b42      	ldr	r3, [pc, #264]	@ (8006a4c <USBD_CDC_Init+0x1e4>)
 8006944:	7819      	ldrb	r1, [r3, #0]
 8006946:	2340      	movs	r3, #64	@ 0x40
 8006948:	2202      	movs	r2, #2
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f002 fb7a 	bl	8009044 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006950:	4b3e      	ldr	r3, [pc, #248]	@ (8006a4c <USBD_CDC_Init+0x1e4>)
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	f003 020f 	and.w	r2, r3, #15
 8006958:	6879      	ldr	r1, [r7, #4]
 800695a:	4613      	mov	r3, r2
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	4413      	add	r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	440b      	add	r3, r1
 8006964:	3324      	adds	r3, #36	@ 0x24
 8006966:	2201      	movs	r2, #1
 8006968:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800696a:	4b39      	ldr	r3, [pc, #228]	@ (8006a50 <USBD_CDC_Init+0x1e8>)
 800696c:	7819      	ldrb	r1, [r3, #0]
 800696e:	2340      	movs	r3, #64	@ 0x40
 8006970:	2202      	movs	r2, #2
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f002 fb66 	bl	8009044 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006978:	4b35      	ldr	r3, [pc, #212]	@ (8006a50 <USBD_CDC_Init+0x1e8>)
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	f003 020f 	and.w	r2, r3, #15
 8006980:	6879      	ldr	r1, [r7, #4]
 8006982:	4613      	mov	r3, r2
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	4413      	add	r3, r2
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	440b      	add	r3, r1
 800698c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006990:	2201      	movs	r2, #1
 8006992:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006994:	4b2f      	ldr	r3, [pc, #188]	@ (8006a54 <USBD_CDC_Init+0x1ec>)
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	f003 020f 	and.w	r2, r3, #15
 800699c:	6879      	ldr	r1, [r7, #4]
 800699e:	4613      	mov	r3, r2
 80069a0:	009b      	lsls	r3, r3, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	440b      	add	r3, r1
 80069a8:	3326      	adds	r3, #38	@ 0x26
 80069aa:	2210      	movs	r2, #16
 80069ac:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80069ae:	4b29      	ldr	r3, [pc, #164]	@ (8006a54 <USBD_CDC_Init+0x1ec>)
 80069b0:	7819      	ldrb	r1, [r3, #0]
 80069b2:	2308      	movs	r3, #8
 80069b4:	2203      	movs	r2, #3
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f002 fb44 	bl	8009044 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80069bc:	4b25      	ldr	r3, [pc, #148]	@ (8006a54 <USBD_CDC_Init+0x1ec>)
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	f003 020f 	and.w	r2, r3, #15
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	4613      	mov	r3, r2
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	440b      	add	r3, r1
 80069d0:	3324      	adds	r3, #36	@ 0x24
 80069d2:	2201      	movs	r2, #1
 80069d4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2200      	movs	r2, #0
 80069da:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	33b0      	adds	r3, #176	@ 0xb0
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	4413      	add	r3, r2
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006a0c:	2302      	movs	r3, #2
 8006a0e:	e018      	b.n	8006a42 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	7c1b      	ldrb	r3, [r3, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10a      	bne.n	8006a2e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006a18:	4b0d      	ldr	r3, [pc, #52]	@ (8006a50 <USBD_CDC_Init+0x1e8>)
 8006a1a:	7819      	ldrb	r1, [r3, #0]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f002 fc86 	bl	8009338 <USBD_LL_PrepareReceive>
 8006a2c:	e008      	b.n	8006a40 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006a2e:	4b08      	ldr	r3, [pc, #32]	@ (8006a50 <USBD_CDC_Init+0x1e8>)
 8006a30:	7819      	ldrb	r1, [r3, #0]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006a38:	2340      	movs	r3, #64	@ 0x40
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f002 fc7c 	bl	8009338 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3710      	adds	r7, #16
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	20000093 	.word	0x20000093
 8006a50:	20000094 	.word	0x20000094
 8006a54:	20000095 	.word	0x20000095

08006a58 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	460b      	mov	r3, r1
 8006a62:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006a64:	4b3a      	ldr	r3, [pc, #232]	@ (8006b50 <USBD_CDC_DeInit+0xf8>)
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	4619      	mov	r1, r3
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f002 fb28 	bl	80090c0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006a70:	4b37      	ldr	r3, [pc, #220]	@ (8006b50 <USBD_CDC_DeInit+0xf8>)
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	f003 020f 	and.w	r2, r3, #15
 8006a78:	6879      	ldr	r1, [r7, #4]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4413      	add	r3, r2
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	440b      	add	r3, r1
 8006a84:	3324      	adds	r3, #36	@ 0x24
 8006a86:	2200      	movs	r2, #0
 8006a88:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006a8a:	4b32      	ldr	r3, [pc, #200]	@ (8006b54 <USBD_CDC_DeInit+0xfc>)
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	4619      	mov	r1, r3
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f002 fb15 	bl	80090c0 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006a96:	4b2f      	ldr	r3, [pc, #188]	@ (8006b54 <USBD_CDC_DeInit+0xfc>)
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	f003 020f 	and.w	r2, r3, #15
 8006a9e:	6879      	ldr	r1, [r7, #4]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006aae:	2200      	movs	r2, #0
 8006ab0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006ab2:	4b29      	ldr	r3, [pc, #164]	@ (8006b58 <USBD_CDC_DeInit+0x100>)
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f002 fb01 	bl	80090c0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006abe:	4b26      	ldr	r3, [pc, #152]	@ (8006b58 <USBD_CDC_DeInit+0x100>)
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	f003 020f 	and.w	r2, r3, #15
 8006ac6:	6879      	ldr	r1, [r7, #4]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	440b      	add	r3, r1
 8006ad2:	3324      	adds	r3, #36	@ 0x24
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8006b58 <USBD_CDC_DeInit+0x100>)
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	f003 020f 	and.w	r2, r3, #15
 8006ae0:	6879      	ldr	r1, [r7, #4]
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	4413      	add	r3, r2
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	440b      	add	r3, r1
 8006aec:	3326      	adds	r3, #38	@ 0x26
 8006aee:	2200      	movs	r2, #0
 8006af0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	32b0      	adds	r2, #176	@ 0xb0
 8006afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d01f      	beq.n	8006b44 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	33b0      	adds	r3, #176	@ 0xb0
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	4413      	add	r3, r2
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	32b0      	adds	r2, #176	@ 0xb0
 8006b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f002 fcae 	bl	8009488 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	32b0      	adds	r2, #176	@ 0xb0
 8006b36:	2100      	movs	r1, #0
 8006b38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3708      	adds	r7, #8
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000093 	.word	0x20000093
 8006b54:	20000094 	.word	0x20000094
 8006b58:	20000095 	.word	0x20000095

08006b5c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	32b0      	adds	r2, #176	@ 0xb0
 8006b70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b74:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006b76:	2300      	movs	r3, #0
 8006b78:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e0bf      	b.n	8006d0c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	781b      	ldrb	r3, [r3, #0]
 8006b90:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d050      	beq.n	8006c3a <USBD_CDC_Setup+0xde>
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	f040 80af 	bne.w	8006cfc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	88db      	ldrh	r3, [r3, #6]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d03a      	beq.n	8006c1c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	b25b      	sxtb	r3, r3
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	da1b      	bge.n	8006be8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	33b0      	adds	r3, #176	@ 0xb0
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	4413      	add	r3, r2
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	683a      	ldr	r2, [r7, #0]
 8006bc4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006bc6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006bc8:	683a      	ldr	r2, [r7, #0]
 8006bca:	88d2      	ldrh	r2, [r2, #6]
 8006bcc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	88db      	ldrh	r3, [r3, #6]
 8006bd2:	2b07      	cmp	r3, #7
 8006bd4:	bf28      	it	cs
 8006bd6:	2307      	movcs	r3, #7
 8006bd8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	89fa      	ldrh	r2, [r7, #14]
 8006bde:	4619      	mov	r1, r3
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f001 fd7d 	bl	80086e0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006be6:	e090      	b.n	8006d0a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	785a      	ldrb	r2, [r3, #1]
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	88db      	ldrh	r3, [r3, #6]
 8006bf6:	2b3f      	cmp	r3, #63	@ 0x3f
 8006bf8:	d803      	bhi.n	8006c02 <USBD_CDC_Setup+0xa6>
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	88db      	ldrh	r3, [r3, #6]
 8006bfe:	b2da      	uxtb	r2, r3
 8006c00:	e000      	b.n	8006c04 <USBD_CDC_Setup+0xa8>
 8006c02:	2240      	movs	r2, #64	@ 0x40
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006c0a:	6939      	ldr	r1, [r7, #16]
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006c12:	461a      	mov	r2, r3
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f001 fd8f 	bl	8008738 <USBD_CtlPrepareRx>
      break;
 8006c1a:	e076      	b.n	8006d0a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	33b0      	adds	r3, #176	@ 0xb0
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	4413      	add	r3, r2
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	7850      	ldrb	r0, [r2, #1]
 8006c32:	2200      	movs	r2, #0
 8006c34:	6839      	ldr	r1, [r7, #0]
 8006c36:	4798      	blx	r3
      break;
 8006c38:	e067      	b.n	8006d0a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	785b      	ldrb	r3, [r3, #1]
 8006c3e:	2b0b      	cmp	r3, #11
 8006c40:	d851      	bhi.n	8006ce6 <USBD_CDC_Setup+0x18a>
 8006c42:	a201      	add	r2, pc, #4	@ (adr r2, 8006c48 <USBD_CDC_Setup+0xec>)
 8006c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c48:	08006c79 	.word	0x08006c79
 8006c4c:	08006cf5 	.word	0x08006cf5
 8006c50:	08006ce7 	.word	0x08006ce7
 8006c54:	08006ce7 	.word	0x08006ce7
 8006c58:	08006ce7 	.word	0x08006ce7
 8006c5c:	08006ce7 	.word	0x08006ce7
 8006c60:	08006ce7 	.word	0x08006ce7
 8006c64:	08006ce7 	.word	0x08006ce7
 8006c68:	08006ce7 	.word	0x08006ce7
 8006c6c:	08006ce7 	.word	0x08006ce7
 8006c70:	08006ca3 	.word	0x08006ca3
 8006c74:	08006ccd 	.word	0x08006ccd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b03      	cmp	r3, #3
 8006c82:	d107      	bne.n	8006c94 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006c84:	f107 030a 	add.w	r3, r7, #10
 8006c88:	2202      	movs	r2, #2
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f001 fd27 	bl	80086e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c92:	e032      	b.n	8006cfa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006c94:	6839      	ldr	r1, [r7, #0]
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f001 fca5 	bl	80085e6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	75fb      	strb	r3, [r7, #23]
          break;
 8006ca0:	e02b      	b.n	8006cfa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b03      	cmp	r3, #3
 8006cac:	d107      	bne.n	8006cbe <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006cae:	f107 030d 	add.w	r3, r7, #13
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f001 fd12 	bl	80086e0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006cbc:	e01d      	b.n	8006cfa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006cbe:	6839      	ldr	r1, [r7, #0]
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f001 fc90 	bl	80085e6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	75fb      	strb	r3, [r7, #23]
          break;
 8006cca:	e016      	b.n	8006cfa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	2b03      	cmp	r3, #3
 8006cd6:	d00f      	beq.n	8006cf8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006cd8:	6839      	ldr	r1, [r7, #0]
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f001 fc83 	bl	80085e6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006ce4:	e008      	b.n	8006cf8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006ce6:	6839      	ldr	r1, [r7, #0]
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f001 fc7c 	bl	80085e6 <USBD_CtlError>
          ret = USBD_FAIL;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	75fb      	strb	r3, [r7, #23]
          break;
 8006cf2:	e002      	b.n	8006cfa <USBD_CDC_Setup+0x19e>
          break;
 8006cf4:	bf00      	nop
 8006cf6:	e008      	b.n	8006d0a <USBD_CDC_Setup+0x1ae>
          break;
 8006cf8:	bf00      	nop
      }
      break;
 8006cfa:	e006      	b.n	8006d0a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006cfc:	6839      	ldr	r1, [r7, #0]
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f001 fc71 	bl	80085e6 <USBD_CtlError>
      ret = USBD_FAIL;
 8006d04:	2303      	movs	r3, #3
 8006d06:	75fb      	strb	r3, [r7, #23]
      break;
 8006d08:	bf00      	nop
  }

  return (uint8_t)ret;
 8006d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3718      	adds	r7, #24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006d26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	32b0      	adds	r2, #176	@ 0xb0
 8006d32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d101      	bne.n	8006d3e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e065      	b.n	8006e0a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	32b0      	adds	r2, #176	@ 0xb0
 8006d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d4c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006d4e:	78fb      	ldrb	r3, [r7, #3]
 8006d50:	f003 020f 	and.w	r2, r3, #15
 8006d54:	6879      	ldr	r1, [r7, #4]
 8006d56:	4613      	mov	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4413      	add	r3, r2
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	440b      	add	r3, r1
 8006d60:	3318      	adds	r3, #24
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d02f      	beq.n	8006dc8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006d68:	78fb      	ldrb	r3, [r7, #3]
 8006d6a:	f003 020f 	and.w	r2, r3, #15
 8006d6e:	6879      	ldr	r1, [r7, #4]
 8006d70:	4613      	mov	r3, r2
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	4413      	add	r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	440b      	add	r3, r1
 8006d7a:	3318      	adds	r3, #24
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	78fb      	ldrb	r3, [r7, #3]
 8006d80:	f003 010f 	and.w	r1, r3, #15
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	460b      	mov	r3, r1
 8006d88:	00db      	lsls	r3, r3, #3
 8006d8a:	440b      	add	r3, r1
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	4403      	add	r3, r0
 8006d90:	331c      	adds	r3, #28
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	fbb2 f1f3 	udiv	r1, r2, r3
 8006d98:	fb01 f303 	mul.w	r3, r1, r3
 8006d9c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d112      	bne.n	8006dc8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006da2:	78fb      	ldrb	r3, [r7, #3]
 8006da4:	f003 020f 	and.w	r2, r3, #15
 8006da8:	6879      	ldr	r1, [r7, #4]
 8006daa:	4613      	mov	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	4413      	add	r3, r2
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	440b      	add	r3, r1
 8006db4:	3318      	adds	r3, #24
 8006db6:	2200      	movs	r2, #0
 8006db8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006dba:	78f9      	ldrb	r1, [r7, #3]
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f002 fa81 	bl	80092c8 <USBD_LL_Transmit>
 8006dc6:	e01f      	b.n	8006e08 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	33b0      	adds	r3, #176	@ 0xb0
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4413      	add	r3, r2
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d010      	beq.n	8006e08 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	33b0      	adds	r3, #176	@ 0xb0
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	4413      	add	r3, r2
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	691b      	ldr	r3, [r3, #16]
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006dfe:	68ba      	ldr	r2, [r7, #8]
 8006e00:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006e04:	78fa      	ldrb	r2, [r7, #3]
 8006e06:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b084      	sub	sp, #16
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	32b0      	adds	r2, #176	@ 0xb0
 8006e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e2c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	32b0      	adds	r2, #176	@ 0xb0
 8006e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d101      	bne.n	8006e44 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006e40:	2303      	movs	r3, #3
 8006e42:	e01a      	b.n	8006e7a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006e44:	78fb      	ldrb	r3, [r7, #3]
 8006e46:	4619      	mov	r1, r3
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f002 faad 	bl	80093a8 <USBD_LL_GetRxDataSize>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	33b0      	adds	r3, #176	@ 0xb0
 8006e60:	009b      	lsls	r3, r3, #2
 8006e62:	4413      	add	r3, r2
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006e74:	4611      	mov	r1, r2
 8006e76:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b084      	sub	sp, #16
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	32b0      	adds	r2, #176	@ 0xb0
 8006e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e98:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e024      	b.n	8006eee <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	33b0      	adds	r3, #176	@ 0xb0
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	4413      	add	r3, r2
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d019      	beq.n	8006eec <USBD_CDC_EP0_RxReady+0x6a>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006ebe:	2bff      	cmp	r3, #255	@ 0xff
 8006ec0:	d014      	beq.n	8006eec <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	33b0      	adds	r3, #176	@ 0xb0
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4413      	add	r3, r2
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006eda:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006ee2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	22ff      	movs	r2, #255	@ 0xff
 8006ee8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
	...

08006ef8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f00:	2182      	movs	r1, #130	@ 0x82
 8006f02:	4818      	ldr	r0, [pc, #96]	@ (8006f64 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006f04:	f000 fd0f 	bl	8007926 <USBD_GetEpDesc>
 8006f08:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	4815      	ldr	r0, [pc, #84]	@ (8006f64 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006f0e:	f000 fd0a 	bl	8007926 <USBD_GetEpDesc>
 8006f12:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006f14:	2181      	movs	r1, #129	@ 0x81
 8006f16:	4813      	ldr	r0, [pc, #76]	@ (8006f64 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006f18:	f000 fd05 	bl	8007926 <USBD_GetEpDesc>
 8006f1c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d002      	beq.n	8006f2a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	2210      	movs	r2, #16
 8006f28:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d006      	beq.n	8006f3e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f38:	711a      	strb	r2, [r3, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d006      	beq.n	8006f52 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f4c:	711a      	strb	r2, [r3, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2243      	movs	r2, #67	@ 0x43
 8006f56:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006f58:	4b02      	ldr	r3, [pc, #8]	@ (8006f64 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3718      	adds	r7, #24
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	20000050 	.word	0x20000050

08006f68 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f70:	2182      	movs	r1, #130	@ 0x82
 8006f72:	4818      	ldr	r0, [pc, #96]	@ (8006fd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f74:	f000 fcd7 	bl	8007926 <USBD_GetEpDesc>
 8006f78:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f7a:	2101      	movs	r1, #1
 8006f7c:	4815      	ldr	r0, [pc, #84]	@ (8006fd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f7e:	f000 fcd2 	bl	8007926 <USBD_GetEpDesc>
 8006f82:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006f84:	2181      	movs	r1, #129	@ 0x81
 8006f86:	4813      	ldr	r0, [pc, #76]	@ (8006fd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006f88:	f000 fccd 	bl	8007926 <USBD_GetEpDesc>
 8006f8c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d002      	beq.n	8006f9a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	2210      	movs	r2, #16
 8006f98:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d006      	beq.n	8006fae <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	711a      	strb	r2, [r3, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f042 0202 	orr.w	r2, r2, #2
 8006fac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d006      	beq.n	8006fc2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	711a      	strb	r2, [r3, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f042 0202 	orr.w	r2, r2, #2
 8006fc0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2243      	movs	r2, #67	@ 0x43
 8006fc6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006fc8:	4b02      	ldr	r3, [pc, #8]	@ (8006fd4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3718      	adds	r7, #24
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	20000050 	.word	0x20000050

08006fd8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006fe0:	2182      	movs	r1, #130	@ 0x82
 8006fe2:	4818      	ldr	r0, [pc, #96]	@ (8007044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006fe4:	f000 fc9f 	bl	8007926 <USBD_GetEpDesc>
 8006fe8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006fea:	2101      	movs	r1, #1
 8006fec:	4815      	ldr	r0, [pc, #84]	@ (8007044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006fee:	f000 fc9a 	bl	8007926 <USBD_GetEpDesc>
 8006ff2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006ff4:	2181      	movs	r1, #129	@ 0x81
 8006ff6:	4813      	ldr	r0, [pc, #76]	@ (8007044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006ff8:	f000 fc95 	bl	8007926 <USBD_GetEpDesc>
 8006ffc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d002      	beq.n	800700a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	2210      	movs	r2, #16
 8007008:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d006      	beq.n	800701e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	2200      	movs	r2, #0
 8007014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007018:	711a      	strb	r2, [r3, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d006      	beq.n	8007032 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800702c:	711a      	strb	r2, [r3, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2243      	movs	r2, #67	@ 0x43
 8007036:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007038:	4b02      	ldr	r3, [pc, #8]	@ (8007044 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800703a:	4618      	mov	r0, r3
 800703c:	3718      	adds	r7, #24
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	20000050 	.word	0x20000050

08007048 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	220a      	movs	r2, #10
 8007054:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007056:	4b03      	ldr	r3, [pc, #12]	@ (8007064 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007058:	4618      	mov	r0, r3
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr
 8007064:	2000000c 	.word	0x2000000c

08007068 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d101      	bne.n	800707c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007078:	2303      	movs	r3, #3
 800707a:	e009      	b.n	8007090 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	33b0      	adds	r3, #176	@ 0xb0
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4413      	add	r3, r2
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800709c:	b480      	push	{r7}
 800709e:	b087      	sub	sp, #28
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	60f8      	str	r0, [r7, #12]
 80070a4:	60b9      	str	r1, [r7, #8]
 80070a6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	32b0      	adds	r2, #176	@ 0xb0
 80070b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070b6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d101      	bne.n	80070c2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80070be:	2303      	movs	r3, #3
 80070c0:	e008      	b.n	80070d4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80070d2:	2300      	movs	r3, #0
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	371c      	adds	r7, #28
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b085      	sub	sp, #20
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	32b0      	adds	r2, #176	@ 0xb0
 80070f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d101      	bne.n	8007104 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007100:	2303      	movs	r3, #3
 8007102:	e004      	b.n	800710e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
	...

0800711c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	32b0      	adds	r2, #176	@ 0xb0
 800712e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007132:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	32b0      	adds	r2, #176	@ 0xb0
 800713e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d101      	bne.n	800714a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007146:	2303      	movs	r3, #3
 8007148:	e018      	b.n	800717c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	7c1b      	ldrb	r3, [r3, #16]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d10a      	bne.n	8007168 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007152:	4b0c      	ldr	r3, [pc, #48]	@ (8007184 <USBD_CDC_ReceivePacket+0x68>)
 8007154:	7819      	ldrb	r1, [r3, #0]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800715c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f002 f8e9 	bl	8009338 <USBD_LL_PrepareReceive>
 8007166:	e008      	b.n	800717a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007168:	4b06      	ldr	r3, [pc, #24]	@ (8007184 <USBD_CDC_ReceivePacket+0x68>)
 800716a:	7819      	ldrb	r1, [r3, #0]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007172:	2340      	movs	r3, #64	@ 0x40
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f002 f8df 	bl	8009338 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	20000094 	.word	0x20000094

08007188 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b086      	sub	sp, #24
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	4613      	mov	r3, r2
 8007194:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d101      	bne.n	80071a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800719c:	2303      	movs	r3, #3
 800719e:	e01f      	b.n	80071e0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d003      	beq.n	80071c6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	79fa      	ldrb	r2, [r7, #7]
 80071d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	f001 feb7 	bl	8008f48 <USBD_LL_Init>
 80071da:	4603      	mov	r3, r0
 80071dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80071de:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3718      	adds	r7, #24
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d101      	bne.n	8007200 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e025      	b.n	800724c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	683a      	ldr	r2, [r7, #0]
 8007204:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	32ae      	adds	r2, #174	@ 0xae
 8007212:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007218:	2b00      	cmp	r3, #0
 800721a:	d00f      	beq.n	800723c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	32ae      	adds	r2, #174	@ 0xae
 8007226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800722a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722c:	f107 020e 	add.w	r2, r7, #14
 8007230:	4610      	mov	r0, r2
 8007232:	4798      	blx	r3
 8007234:	4602      	mov	r2, r0
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007242:	1c5a      	adds	r2, r3, #1
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f001 febf 	bl	8008fe0 <USBD_LL_Start>
 8007262:	4603      	mov	r3, r0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3708      	adds	r7, #8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007274:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007276:	4618      	mov	r0, r3
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr

08007282 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007282:	b580      	push	{r7, lr}
 8007284:	b084      	sub	sp, #16
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
 800728a:	460b      	mov	r3, r1
 800728c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800728e:	2300      	movs	r3, #0
 8007290:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007298:	2b00      	cmp	r3, #0
 800729a:	d009      	beq.n	80072b0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	78fa      	ldrb	r2, [r7, #3]
 80072a6:	4611      	mov	r1, r2
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	4798      	blx	r3
 80072ac:	4603      	mov	r3, r0
 80072ae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}

080072ba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b084      	sub	sp, #16
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	460b      	mov	r3, r1
 80072c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80072c6:	2300      	movs	r3, #0
 80072c8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	78fa      	ldrb	r2, [r7, #3]
 80072d4:	4611      	mov	r1, r2
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	4798      	blx	r3
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d001      	beq.n	80072e4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80072e0:	2303      	movs	r3, #3
 80072e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b084      	sub	sp, #16
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80072fe:	6839      	ldr	r1, [r7, #0]
 8007300:	4618      	mov	r0, r3
 8007302:	f001 f936 	bl	8008572 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2201      	movs	r2, #1
 800730a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007314:	461a      	mov	r2, r3
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007322:	f003 031f 	and.w	r3, r3, #31
 8007326:	2b02      	cmp	r3, #2
 8007328:	d01a      	beq.n	8007360 <USBD_LL_SetupStage+0x72>
 800732a:	2b02      	cmp	r3, #2
 800732c:	d822      	bhi.n	8007374 <USBD_LL_SetupStage+0x86>
 800732e:	2b00      	cmp	r3, #0
 8007330:	d002      	beq.n	8007338 <USBD_LL_SetupStage+0x4a>
 8007332:	2b01      	cmp	r3, #1
 8007334:	d00a      	beq.n	800734c <USBD_LL_SetupStage+0x5e>
 8007336:	e01d      	b.n	8007374 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800733e:	4619      	mov	r1, r3
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 fb63 	bl	8007a0c <USBD_StdDevReq>
 8007346:	4603      	mov	r3, r0
 8007348:	73fb      	strb	r3, [r7, #15]
      break;
 800734a:	e020      	b.n	800738e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007352:	4619      	mov	r1, r3
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 fbcb 	bl	8007af0 <USBD_StdItfReq>
 800735a:	4603      	mov	r3, r0
 800735c:	73fb      	strb	r3, [r7, #15]
      break;
 800735e:	e016      	b.n	800738e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007366:	4619      	mov	r1, r3
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 fc2d 	bl	8007bc8 <USBD_StdEPReq>
 800736e:	4603      	mov	r3, r0
 8007370:	73fb      	strb	r3, [r7, #15]
      break;
 8007372:	e00c      	b.n	800738e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800737a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800737e:	b2db      	uxtb	r3, r3
 8007380:	4619      	mov	r1, r3
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f001 fed2 	bl	800912c <USBD_LL_StallEP>
 8007388:	4603      	mov	r3, r0
 800738a:	73fb      	strb	r3, [r7, #15]
      break;
 800738c:	bf00      	nop
  }

  return ret;
 800738e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007390:	4618      	mov	r0, r3
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	460b      	mov	r3, r1
 80073a2:	607a      	str	r2, [r7, #4]
 80073a4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80073aa:	7afb      	ldrb	r3, [r7, #11]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d16e      	bne.n	800748e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80073b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80073be:	2b03      	cmp	r3, #3
 80073c0:	f040 8098 	bne.w	80074f4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	689a      	ldr	r2, [r3, #8]
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d913      	bls.n	80073f8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	689a      	ldr	r2, [r3, #8]
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	1ad2      	subs	r2, r2, r3
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	68da      	ldr	r2, [r3, #12]
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	4293      	cmp	r3, r2
 80073e8:	bf28      	it	cs
 80073ea:	4613      	movcs	r3, r2
 80073ec:	461a      	mov	r2, r3
 80073ee:	6879      	ldr	r1, [r7, #4]
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f001 f9be 	bl	8008772 <USBD_CtlContinueRx>
 80073f6:	e07d      	b.n	80074f4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80073fe:	f003 031f 	and.w	r3, r3, #31
 8007402:	2b02      	cmp	r3, #2
 8007404:	d014      	beq.n	8007430 <USBD_LL_DataOutStage+0x98>
 8007406:	2b02      	cmp	r3, #2
 8007408:	d81d      	bhi.n	8007446 <USBD_LL_DataOutStage+0xae>
 800740a:	2b00      	cmp	r3, #0
 800740c:	d002      	beq.n	8007414 <USBD_LL_DataOutStage+0x7c>
 800740e:	2b01      	cmp	r3, #1
 8007410:	d003      	beq.n	800741a <USBD_LL_DataOutStage+0x82>
 8007412:	e018      	b.n	8007446 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007414:	2300      	movs	r3, #0
 8007416:	75bb      	strb	r3, [r7, #22]
            break;
 8007418:	e018      	b.n	800744c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007420:	b2db      	uxtb	r3, r3
 8007422:	4619      	mov	r1, r3
 8007424:	68f8      	ldr	r0, [r7, #12]
 8007426:	f000 fa64 	bl	80078f2 <USBD_CoreFindIF>
 800742a:	4603      	mov	r3, r0
 800742c:	75bb      	strb	r3, [r7, #22]
            break;
 800742e:	e00d      	b.n	800744c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007436:	b2db      	uxtb	r3, r3
 8007438:	4619      	mov	r1, r3
 800743a:	68f8      	ldr	r0, [r7, #12]
 800743c:	f000 fa66 	bl	800790c <USBD_CoreFindEP>
 8007440:	4603      	mov	r3, r0
 8007442:	75bb      	strb	r3, [r7, #22]
            break;
 8007444:	e002      	b.n	800744c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	75bb      	strb	r3, [r7, #22]
            break;
 800744a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800744c:	7dbb      	ldrb	r3, [r7, #22]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d119      	bne.n	8007486 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b03      	cmp	r3, #3
 800745c:	d113      	bne.n	8007486 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800745e:	7dba      	ldrb	r2, [r7, #22]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	32ae      	adds	r2, #174	@ 0xae
 8007464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00b      	beq.n	8007486 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800746e:	7dba      	ldrb	r2, [r7, #22]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007476:	7dba      	ldrb	r2, [r7, #22]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	32ae      	adds	r2, #174	@ 0xae
 800747c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	68f8      	ldr	r0, [r7, #12]
 8007484:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f001 f984 	bl	8008794 <USBD_CtlSendStatus>
 800748c:	e032      	b.n	80074f4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800748e:	7afb      	ldrb	r3, [r7, #11]
 8007490:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007494:	b2db      	uxtb	r3, r3
 8007496:	4619      	mov	r1, r3
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 fa37 	bl	800790c <USBD_CoreFindEP>
 800749e:	4603      	mov	r3, r0
 80074a0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80074a2:	7dbb      	ldrb	r3, [r7, #22]
 80074a4:	2bff      	cmp	r3, #255	@ 0xff
 80074a6:	d025      	beq.n	80074f4 <USBD_LL_DataOutStage+0x15c>
 80074a8:	7dbb      	ldrb	r3, [r7, #22]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d122      	bne.n	80074f4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	2b03      	cmp	r3, #3
 80074b8:	d117      	bne.n	80074ea <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80074ba:	7dba      	ldrb	r2, [r7, #22]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	32ae      	adds	r2, #174	@ 0xae
 80074c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00f      	beq.n	80074ea <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80074ca:	7dba      	ldrb	r2, [r7, #22]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80074d2:	7dba      	ldrb	r2, [r7, #22]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	32ae      	adds	r2, #174	@ 0xae
 80074d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	7afa      	ldrb	r2, [r7, #11]
 80074e0:	4611      	mov	r1, r2
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	4798      	blx	r3
 80074e6:	4603      	mov	r3, r0
 80074e8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80074ea:	7dfb      	ldrb	r3, [r7, #23]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d001      	beq.n	80074f4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80074f0:	7dfb      	ldrb	r3, [r7, #23]
 80074f2:	e000      	b.n	80074f6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3718      	adds	r7, #24
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}

080074fe <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80074fe:	b580      	push	{r7, lr}
 8007500:	b086      	sub	sp, #24
 8007502:	af00      	add	r7, sp, #0
 8007504:	60f8      	str	r0, [r7, #12]
 8007506:	460b      	mov	r3, r1
 8007508:	607a      	str	r2, [r7, #4]
 800750a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800750c:	7afb      	ldrb	r3, [r7, #11]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d16f      	bne.n	80075f2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	3314      	adds	r3, #20
 8007516:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800751e:	2b02      	cmp	r3, #2
 8007520:	d15a      	bne.n	80075d8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	689a      	ldr	r2, [r3, #8]
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	429a      	cmp	r2, r3
 800752c:	d914      	bls.n	8007558 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	689a      	ldr	r2, [r3, #8]
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	1ad2      	subs	r2, r2, r3
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	461a      	mov	r2, r3
 8007542:	6879      	ldr	r1, [r7, #4]
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f001 f8e6 	bl	8008716 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800754a:	2300      	movs	r3, #0
 800754c:	2200      	movs	r2, #0
 800754e:	2100      	movs	r1, #0
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f001 fef1 	bl	8009338 <USBD_LL_PrepareReceive>
 8007556:	e03f      	b.n	80075d8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	68da      	ldr	r2, [r3, #12]
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	429a      	cmp	r2, r3
 8007562:	d11c      	bne.n	800759e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	685a      	ldr	r2, [r3, #4]
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800756c:	429a      	cmp	r2, r3
 800756e:	d316      	bcc.n	800759e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800757a:	429a      	cmp	r2, r3
 800757c:	d20f      	bcs.n	800759e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800757e:	2200      	movs	r2, #0
 8007580:	2100      	movs	r1, #0
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f001 f8c7 	bl	8008716 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2200      	movs	r2, #0
 800758c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007590:	2300      	movs	r3, #0
 8007592:	2200      	movs	r2, #0
 8007594:	2100      	movs	r1, #0
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f001 fece 	bl	8009338 <USBD_LL_PrepareReceive>
 800759c:	e01c      	b.n	80075d8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b03      	cmp	r3, #3
 80075a8:	d10f      	bne.n	80075ca <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d009      	beq.n	80075ca <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	68f8      	ldr	r0, [r7, #12]
 80075c8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80075ca:	2180      	movs	r1, #128	@ 0x80
 80075cc:	68f8      	ldr	r0, [r7, #12]
 80075ce:	f001 fdad 	bl	800912c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f001 f8f1 	bl	80087ba <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d03a      	beq.n	8007658 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f7ff fe42 	bl	800726c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80075f0:	e032      	b.n	8007658 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80075f2:	7afb      	ldrb	r3, [r7, #11]
 80075f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	4619      	mov	r1, r3
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 f985 	bl	800790c <USBD_CoreFindEP>
 8007602:	4603      	mov	r3, r0
 8007604:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007606:	7dfb      	ldrb	r3, [r7, #23]
 8007608:	2bff      	cmp	r3, #255	@ 0xff
 800760a:	d025      	beq.n	8007658 <USBD_LL_DataInStage+0x15a>
 800760c:	7dfb      	ldrb	r3, [r7, #23]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d122      	bne.n	8007658 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007618:	b2db      	uxtb	r3, r3
 800761a:	2b03      	cmp	r3, #3
 800761c:	d11c      	bne.n	8007658 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800761e:	7dfa      	ldrb	r2, [r7, #23]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	32ae      	adds	r2, #174	@ 0xae
 8007624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d014      	beq.n	8007658 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800762e:	7dfa      	ldrb	r2, [r7, #23]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007636:	7dfa      	ldrb	r2, [r7, #23]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	32ae      	adds	r2, #174	@ 0xae
 800763c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	7afa      	ldrb	r2, [r7, #11]
 8007644:	4611      	mov	r1, r2
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	4798      	blx	r3
 800764a:	4603      	mov	r3, r0
 800764c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800764e:	7dbb      	ldrb	r3, [r7, #22]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d001      	beq.n	8007658 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007654:	7dbb      	ldrb	r3, [r7, #22]
 8007656:	e000      	b.n	800765a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007662:	b580      	push	{r7, lr}
 8007664:	b084      	sub	sp, #16
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2201      	movs	r2, #1
 8007672:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800769a:	2b00      	cmp	r3, #0
 800769c:	d014      	beq.n	80076c8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d00e      	beq.n	80076c8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	6852      	ldr	r2, [r2, #4]
 80076b6:	b2d2      	uxtb	r2, r2
 80076b8:	4611      	mov	r1, r2
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	4798      	blx	r3
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d001      	beq.n	80076c8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80076c4:	2303      	movs	r3, #3
 80076c6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80076c8:	2340      	movs	r3, #64	@ 0x40
 80076ca:	2200      	movs	r2, #0
 80076cc:	2100      	movs	r1, #0
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f001 fcb8 	bl	8009044 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2240      	movs	r2, #64	@ 0x40
 80076e0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80076e4:	2340      	movs	r3, #64	@ 0x40
 80076e6:	2200      	movs	r2, #0
 80076e8:	2180      	movs	r1, #128	@ 0x80
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f001 fcaa 	bl	8009044 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2240      	movs	r2, #64	@ 0x40
 80076fa:	621a      	str	r2, [r3, #32]

  return ret;
 80076fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}

08007706 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007706:	b480      	push	{r7}
 8007708:	b083      	sub	sp, #12
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
 800770e:	460b      	mov	r3, r1
 8007710:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	78fa      	ldrb	r2, [r7, #3]
 8007716:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	370c      	adds	r7, #12
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr

08007726 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007726:	b480      	push	{r7}
 8007728:	b083      	sub	sp, #12
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b04      	cmp	r3, #4
 8007738:	d006      	beq.n	8007748 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007740:	b2da      	uxtb	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2204      	movs	r2, #4
 800774c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800775e:	b480      	push	{r7}
 8007760:	b083      	sub	sp, #12
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b04      	cmp	r3, #4
 8007770:	d106      	bne.n	8007780 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007778:	b2da      	uxtb	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	370c      	adds	r7, #12
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr

0800778e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b082      	sub	sp, #8
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800779c:	b2db      	uxtb	r3, r3
 800779e:	2b03      	cmp	r3, #3
 80077a0:	d110      	bne.n	80077c4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00b      	beq.n	80077c4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077b2:	69db      	ldr	r3, [r3, #28]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d005      	beq.n	80077c4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077be:	69db      	ldr	r3, [r3, #28]
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3708      	adds	r7, #8
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}

080077ce <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80077ce:	b580      	push	{r7, lr}
 80077d0:	b082      	sub	sp, #8
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
 80077d6:	460b      	mov	r3, r1
 80077d8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	32ae      	adds	r2, #174	@ 0xae
 80077e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e01c      	b.n	800782a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b03      	cmp	r3, #3
 80077fa:	d115      	bne.n	8007828 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	32ae      	adds	r2, #174	@ 0xae
 8007806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d00b      	beq.n	8007828 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	32ae      	adds	r2, #174	@ 0xae
 800781a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800781e:	6a1b      	ldr	r3, [r3, #32]
 8007820:	78fa      	ldrb	r2, [r7, #3]
 8007822:	4611      	mov	r1, r2
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3708      	adds	r7, #8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b082      	sub	sp, #8
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
 800783a:	460b      	mov	r3, r1
 800783c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	32ae      	adds	r2, #174	@ 0xae
 8007848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d101      	bne.n	8007854 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007850:	2303      	movs	r3, #3
 8007852:	e01c      	b.n	800788e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800785a:	b2db      	uxtb	r3, r3
 800785c:	2b03      	cmp	r3, #3
 800785e:	d115      	bne.n	800788c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	32ae      	adds	r2, #174	@ 0xae
 800786a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800786e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00b      	beq.n	800788c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	32ae      	adds	r2, #174	@ 0xae
 800787e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007884:	78fa      	ldrb	r2, [r7, #3]
 8007886:	4611      	mov	r1, r2
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800788c:	2300      	movs	r3, #0
}
 800788e:	4618      	mov	r0, r3
 8007890:	3708      	adds	r7, #8
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007896:	b480      	push	{r7}
 8007898:	b083      	sub	sp, #12
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80078b4:	2300      	movs	r3, #0
 80078b6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00e      	beq.n	80078e8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	6852      	ldr	r2, [r2, #4]
 80078d6:	b2d2      	uxtb	r2, r2
 80078d8:	4611      	mov	r1, r2
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	4798      	blx	r3
 80078de:	4603      	mov	r3, r0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d001      	beq.n	80078e8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80078e4:	2303      	movs	r3, #3
 80078e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80078f2:	b480      	push	{r7}
 80078f4:	b083      	sub	sp, #12
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
 80078fa:	460b      	mov	r3, r1
 80078fc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80078fe:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007900:	4618      	mov	r0, r3
 8007902:	370c      	adds	r7, #12
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	460b      	mov	r3, r1
 8007916:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007918:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800791a:	4618      	mov	r0, r3
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b086      	sub	sp, #24
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
 800792e:	460b      	mov	r3, r1
 8007930:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800793a:	2300      	movs	r3, #0
 800793c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	885b      	ldrh	r3, [r3, #2]
 8007942:	b29b      	uxth	r3, r3
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	7812      	ldrb	r2, [r2, #0]
 8007948:	4293      	cmp	r3, r2
 800794a:	d91f      	bls.n	800798c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	781b      	ldrb	r3, [r3, #0]
 8007950:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007952:	e013      	b.n	800797c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007954:	f107 030a 	add.w	r3, r7, #10
 8007958:	4619      	mov	r1, r3
 800795a:	6978      	ldr	r0, [r7, #20]
 800795c:	f000 f81b 	bl	8007996 <USBD_GetNextDesc>
 8007960:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	785b      	ldrb	r3, [r3, #1]
 8007966:	2b05      	cmp	r3, #5
 8007968:	d108      	bne.n	800797c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	789b      	ldrb	r3, [r3, #2]
 8007972:	78fa      	ldrb	r2, [r7, #3]
 8007974:	429a      	cmp	r2, r3
 8007976:	d008      	beq.n	800798a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007978:	2300      	movs	r3, #0
 800797a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	885b      	ldrh	r3, [r3, #2]
 8007980:	b29a      	uxth	r2, r3
 8007982:	897b      	ldrh	r3, [r7, #10]
 8007984:	429a      	cmp	r2, r3
 8007986:	d8e5      	bhi.n	8007954 <USBD_GetEpDesc+0x2e>
 8007988:	e000      	b.n	800798c <USBD_GetEpDesc+0x66>
          break;
 800798a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800798c:	693b      	ldr	r3, [r7, #16]
}
 800798e:	4618      	mov	r0, r3
 8007990:	3718      	adds	r7, #24
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007996:	b480      	push	{r7}
 8007998:	b085      	sub	sp, #20
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
 800799e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	881b      	ldrh	r3, [r3, #0]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	7812      	ldrb	r2, [r2, #0]
 80079ac:	4413      	add	r3, r2
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	781b      	ldrb	r3, [r3, #0]
 80079b8:	461a      	mov	r2, r3
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4413      	add	r3, r2
 80079be:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80079c0:	68fb      	ldr	r3, [r7, #12]
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3714      	adds	r7, #20
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b087      	sub	sp, #28
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	3301      	adds	r3, #1
 80079e4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	781b      	ldrb	r3, [r3, #0]
 80079ea:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80079ec:	8a3b      	ldrh	r3, [r7, #16]
 80079ee:	021b      	lsls	r3, r3, #8
 80079f0:	b21a      	sxth	r2, r3
 80079f2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	b21b      	sxth	r3, r3
 80079fa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80079fc:	89fb      	ldrh	r3, [r7, #14]
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	371c      	adds	r7, #28
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
	...

08007a0c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a22:	2b40      	cmp	r3, #64	@ 0x40
 8007a24:	d005      	beq.n	8007a32 <USBD_StdDevReq+0x26>
 8007a26:	2b40      	cmp	r3, #64	@ 0x40
 8007a28:	d857      	bhi.n	8007ada <USBD_StdDevReq+0xce>
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00f      	beq.n	8007a4e <USBD_StdDevReq+0x42>
 8007a2e:	2b20      	cmp	r3, #32
 8007a30:	d153      	bne.n	8007ada <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	32ae      	adds	r2, #174	@ 0xae
 8007a3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	6839      	ldr	r1, [r7, #0]
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	4798      	blx	r3
 8007a48:	4603      	mov	r3, r0
 8007a4a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a4c:	e04a      	b.n	8007ae4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	785b      	ldrb	r3, [r3, #1]
 8007a52:	2b09      	cmp	r3, #9
 8007a54:	d83b      	bhi.n	8007ace <USBD_StdDevReq+0xc2>
 8007a56:	a201      	add	r2, pc, #4	@ (adr r2, 8007a5c <USBD_StdDevReq+0x50>)
 8007a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5c:	08007ab1 	.word	0x08007ab1
 8007a60:	08007ac5 	.word	0x08007ac5
 8007a64:	08007acf 	.word	0x08007acf
 8007a68:	08007abb 	.word	0x08007abb
 8007a6c:	08007acf 	.word	0x08007acf
 8007a70:	08007a8f 	.word	0x08007a8f
 8007a74:	08007a85 	.word	0x08007a85
 8007a78:	08007acf 	.word	0x08007acf
 8007a7c:	08007aa7 	.word	0x08007aa7
 8007a80:	08007a99 	.word	0x08007a99
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007a84:	6839      	ldr	r1, [r7, #0]
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 fa3c 	bl	8007f04 <USBD_GetDescriptor>
          break;
 8007a8c:	e024      	b.n	8007ad8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007a8e:	6839      	ldr	r1, [r7, #0]
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f000 fbcb 	bl	800822c <USBD_SetAddress>
          break;
 8007a96:	e01f      	b.n	8007ad8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007a98:	6839      	ldr	r1, [r7, #0]
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 fc0a 	bl	80082b4 <USBD_SetConfig>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	73fb      	strb	r3, [r7, #15]
          break;
 8007aa4:	e018      	b.n	8007ad8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007aa6:	6839      	ldr	r1, [r7, #0]
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 fcad 	bl	8008408 <USBD_GetConfig>
          break;
 8007aae:	e013      	b.n	8007ad8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007ab0:	6839      	ldr	r1, [r7, #0]
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 fcde 	bl	8008474 <USBD_GetStatus>
          break;
 8007ab8:	e00e      	b.n	8007ad8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007aba:	6839      	ldr	r1, [r7, #0]
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fd0d 	bl	80084dc <USBD_SetFeature>
          break;
 8007ac2:	e009      	b.n	8007ad8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007ac4:	6839      	ldr	r1, [r7, #0]
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fd31 	bl	800852e <USBD_ClrFeature>
          break;
 8007acc:	e004      	b.n	8007ad8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007ace:	6839      	ldr	r1, [r7, #0]
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 fd88 	bl	80085e6 <USBD_CtlError>
          break;
 8007ad6:	bf00      	nop
      }
      break;
 8007ad8:	e004      	b.n	8007ae4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007ada:	6839      	ldr	r1, [r7, #0]
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 fd82 	bl	80085e6 <USBD_CtlError>
      break;
 8007ae2:	bf00      	nop
  }

  return ret;
 8007ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop

08007af0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007afa:	2300      	movs	r3, #0
 8007afc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b06:	2b40      	cmp	r3, #64	@ 0x40
 8007b08:	d005      	beq.n	8007b16 <USBD_StdItfReq+0x26>
 8007b0a:	2b40      	cmp	r3, #64	@ 0x40
 8007b0c:	d852      	bhi.n	8007bb4 <USBD_StdItfReq+0xc4>
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d001      	beq.n	8007b16 <USBD_StdItfReq+0x26>
 8007b12:	2b20      	cmp	r3, #32
 8007b14:	d14e      	bne.n	8007bb4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d840      	bhi.n	8007ba6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	889b      	ldrh	r3, [r3, #4]
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d836      	bhi.n	8007b9c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	889b      	ldrh	r3, [r3, #4]
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	4619      	mov	r1, r3
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f7ff fedb 	bl	80078f2 <USBD_CoreFindIF>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b40:	7bbb      	ldrb	r3, [r7, #14]
 8007b42:	2bff      	cmp	r3, #255	@ 0xff
 8007b44:	d01d      	beq.n	8007b82 <USBD_StdItfReq+0x92>
 8007b46:	7bbb      	ldrb	r3, [r7, #14]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d11a      	bne.n	8007b82 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007b4c:	7bba      	ldrb	r2, [r7, #14]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	32ae      	adds	r2, #174	@ 0xae
 8007b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00f      	beq.n	8007b7c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007b5c:	7bba      	ldrb	r2, [r7, #14]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007b64:	7bba      	ldrb	r2, [r7, #14]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	32ae      	adds	r2, #174	@ 0xae
 8007b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	6839      	ldr	r1, [r7, #0]
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	4798      	blx	r3
 8007b76:	4603      	mov	r3, r0
 8007b78:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007b7a:	e004      	b.n	8007b86 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007b7c:	2303      	movs	r3, #3
 8007b7e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007b80:	e001      	b.n	8007b86 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007b82:	2303      	movs	r3, #3
 8007b84:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	88db      	ldrh	r3, [r3, #6]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d110      	bne.n	8007bb0 <USBD_StdItfReq+0xc0>
 8007b8e:	7bfb      	ldrb	r3, [r7, #15]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10d      	bne.n	8007bb0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fdfd 	bl	8008794 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007b9a:	e009      	b.n	8007bb0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007b9c:	6839      	ldr	r1, [r7, #0]
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 fd21 	bl	80085e6 <USBD_CtlError>
          break;
 8007ba4:	e004      	b.n	8007bb0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007ba6:	6839      	ldr	r1, [r7, #0]
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 fd1c 	bl	80085e6 <USBD_CtlError>
          break;
 8007bae:	e000      	b.n	8007bb2 <USBD_StdItfReq+0xc2>
          break;
 8007bb0:	bf00      	nop
      }
      break;
 8007bb2:	e004      	b.n	8007bbe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007bb4:	6839      	ldr	r1, [r7, #0]
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 fd15 	bl	80085e6 <USBD_CtlError>
      break;
 8007bbc:	bf00      	nop
  }

  return ret;
 8007bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	889b      	ldrh	r3, [r3, #4]
 8007bda:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007be4:	2b40      	cmp	r3, #64	@ 0x40
 8007be6:	d007      	beq.n	8007bf8 <USBD_StdEPReq+0x30>
 8007be8:	2b40      	cmp	r3, #64	@ 0x40
 8007bea:	f200 817f 	bhi.w	8007eec <USBD_StdEPReq+0x324>
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d02a      	beq.n	8007c48 <USBD_StdEPReq+0x80>
 8007bf2:	2b20      	cmp	r3, #32
 8007bf4:	f040 817a 	bne.w	8007eec <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007bf8:	7bbb      	ldrb	r3, [r7, #14]
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f7ff fe85 	bl	800790c <USBD_CoreFindEP>
 8007c02:	4603      	mov	r3, r0
 8007c04:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c06:	7b7b      	ldrb	r3, [r7, #13]
 8007c08:	2bff      	cmp	r3, #255	@ 0xff
 8007c0a:	f000 8174 	beq.w	8007ef6 <USBD_StdEPReq+0x32e>
 8007c0e:	7b7b      	ldrb	r3, [r7, #13]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	f040 8170 	bne.w	8007ef6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007c16:	7b7a      	ldrb	r2, [r7, #13]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007c1e:	7b7a      	ldrb	r2, [r7, #13]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	32ae      	adds	r2, #174	@ 0xae
 8007c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	f000 8163 	beq.w	8007ef6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007c30:	7b7a      	ldrb	r2, [r7, #13]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	32ae      	adds	r2, #174	@ 0xae
 8007c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	6839      	ldr	r1, [r7, #0]
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	4798      	blx	r3
 8007c42:	4603      	mov	r3, r0
 8007c44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007c46:	e156      	b.n	8007ef6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	785b      	ldrb	r3, [r3, #1]
 8007c4c:	2b03      	cmp	r3, #3
 8007c4e:	d008      	beq.n	8007c62 <USBD_StdEPReq+0x9a>
 8007c50:	2b03      	cmp	r3, #3
 8007c52:	f300 8145 	bgt.w	8007ee0 <USBD_StdEPReq+0x318>
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 809b 	beq.w	8007d92 <USBD_StdEPReq+0x1ca>
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d03c      	beq.n	8007cda <USBD_StdEPReq+0x112>
 8007c60:	e13e      	b.n	8007ee0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b02      	cmp	r3, #2
 8007c6c:	d002      	beq.n	8007c74 <USBD_StdEPReq+0xac>
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	d016      	beq.n	8007ca0 <USBD_StdEPReq+0xd8>
 8007c72:	e02c      	b.n	8007cce <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c74:	7bbb      	ldrb	r3, [r7, #14]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d00d      	beq.n	8007c96 <USBD_StdEPReq+0xce>
 8007c7a:	7bbb      	ldrb	r3, [r7, #14]
 8007c7c:	2b80      	cmp	r3, #128	@ 0x80
 8007c7e:	d00a      	beq.n	8007c96 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007c80:	7bbb      	ldrb	r3, [r7, #14]
 8007c82:	4619      	mov	r1, r3
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f001 fa51 	bl	800912c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c8a:	2180      	movs	r1, #128	@ 0x80
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f001 fa4d 	bl	800912c <USBD_LL_StallEP>
 8007c92:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007c94:	e020      	b.n	8007cd8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007c96:	6839      	ldr	r1, [r7, #0]
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 fca4 	bl	80085e6 <USBD_CtlError>
              break;
 8007c9e:	e01b      	b.n	8007cd8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	885b      	ldrh	r3, [r3, #2]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10e      	bne.n	8007cc6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007ca8:	7bbb      	ldrb	r3, [r7, #14]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00b      	beq.n	8007cc6 <USBD_StdEPReq+0xfe>
 8007cae:	7bbb      	ldrb	r3, [r7, #14]
 8007cb0:	2b80      	cmp	r3, #128	@ 0x80
 8007cb2:	d008      	beq.n	8007cc6 <USBD_StdEPReq+0xfe>
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	88db      	ldrh	r3, [r3, #6]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d104      	bne.n	8007cc6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007cbc:	7bbb      	ldrb	r3, [r7, #14]
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f001 fa33 	bl	800912c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fd64 	bl	8008794 <USBD_CtlSendStatus>

              break;
 8007ccc:	e004      	b.n	8007cd8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007cce:	6839      	ldr	r1, [r7, #0]
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 fc88 	bl	80085e6 <USBD_CtlError>
              break;
 8007cd6:	bf00      	nop
          }
          break;
 8007cd8:	e107      	b.n	8007eea <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d002      	beq.n	8007cec <USBD_StdEPReq+0x124>
 8007ce6:	2b03      	cmp	r3, #3
 8007ce8:	d016      	beq.n	8007d18 <USBD_StdEPReq+0x150>
 8007cea:	e04b      	b.n	8007d84 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007cec:	7bbb      	ldrb	r3, [r7, #14]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00d      	beq.n	8007d0e <USBD_StdEPReq+0x146>
 8007cf2:	7bbb      	ldrb	r3, [r7, #14]
 8007cf4:	2b80      	cmp	r3, #128	@ 0x80
 8007cf6:	d00a      	beq.n	8007d0e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007cf8:	7bbb      	ldrb	r3, [r7, #14]
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f001 fa15 	bl	800912c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d02:	2180      	movs	r1, #128	@ 0x80
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f001 fa11 	bl	800912c <USBD_LL_StallEP>
 8007d0a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007d0c:	e040      	b.n	8007d90 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fc68 	bl	80085e6 <USBD_CtlError>
              break;
 8007d16:	e03b      	b.n	8007d90 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	885b      	ldrh	r3, [r3, #2]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d136      	bne.n	8007d8e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007d20:	7bbb      	ldrb	r3, [r7, #14]
 8007d22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d004      	beq.n	8007d34 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007d2a:	7bbb      	ldrb	r3, [r7, #14]
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f001 fa32 	bl	8009198 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 fd2d 	bl	8008794 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007d3a:	7bbb      	ldrb	r3, [r7, #14]
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f7ff fde4 	bl	800790c <USBD_CoreFindEP>
 8007d44:	4603      	mov	r3, r0
 8007d46:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d48:	7b7b      	ldrb	r3, [r7, #13]
 8007d4a:	2bff      	cmp	r3, #255	@ 0xff
 8007d4c:	d01f      	beq.n	8007d8e <USBD_StdEPReq+0x1c6>
 8007d4e:	7b7b      	ldrb	r3, [r7, #13]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d11c      	bne.n	8007d8e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007d54:	7b7a      	ldrb	r2, [r7, #13]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007d5c:	7b7a      	ldrb	r2, [r7, #13]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	32ae      	adds	r2, #174	@ 0xae
 8007d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d010      	beq.n	8007d8e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007d6c:	7b7a      	ldrb	r2, [r7, #13]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	32ae      	adds	r2, #174	@ 0xae
 8007d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	6839      	ldr	r1, [r7, #0]
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	4798      	blx	r3
 8007d7e:	4603      	mov	r3, r0
 8007d80:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007d82:	e004      	b.n	8007d8e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 fc2d 	bl	80085e6 <USBD_CtlError>
              break;
 8007d8c:	e000      	b.n	8007d90 <USBD_StdEPReq+0x1c8>
              break;
 8007d8e:	bf00      	nop
          }
          break;
 8007d90:	e0ab      	b.n	8007eea <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d002      	beq.n	8007da4 <USBD_StdEPReq+0x1dc>
 8007d9e:	2b03      	cmp	r3, #3
 8007da0:	d032      	beq.n	8007e08 <USBD_StdEPReq+0x240>
 8007da2:	e097      	b.n	8007ed4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007da4:	7bbb      	ldrb	r3, [r7, #14]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d007      	beq.n	8007dba <USBD_StdEPReq+0x1f2>
 8007daa:	7bbb      	ldrb	r3, [r7, #14]
 8007dac:	2b80      	cmp	r3, #128	@ 0x80
 8007dae:	d004      	beq.n	8007dba <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007db0:	6839      	ldr	r1, [r7, #0]
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 fc17 	bl	80085e6 <USBD_CtlError>
                break;
 8007db8:	e091      	b.n	8007ede <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007dba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	da0b      	bge.n	8007dda <USBD_StdEPReq+0x212>
 8007dc2:	7bbb      	ldrb	r3, [r7, #14]
 8007dc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007dc8:	4613      	mov	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	4413      	add	r3, r2
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	3310      	adds	r3, #16
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	3304      	adds	r3, #4
 8007dd8:	e00b      	b.n	8007df2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007dda:	7bbb      	ldrb	r3, [r7, #14]
 8007ddc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007de0:	4613      	mov	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	4413      	add	r3, r2
 8007df0:	3304      	adds	r3, #4
 8007df2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	2200      	movs	r2, #0
 8007df8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2202      	movs	r2, #2
 8007dfe:	4619      	mov	r1, r3
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fc6d 	bl	80086e0 <USBD_CtlSendData>
              break;
 8007e06:	e06a      	b.n	8007ede <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007e08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	da11      	bge.n	8007e34 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007e10:	7bbb      	ldrb	r3, [r7, #14]
 8007e12:	f003 020f 	and.w	r2, r3, #15
 8007e16:	6879      	ldr	r1, [r7, #4]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	4413      	add	r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	440b      	add	r3, r1
 8007e22:	3324      	adds	r3, #36	@ 0x24
 8007e24:	881b      	ldrh	r3, [r3, #0]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d117      	bne.n	8007e5a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007e2a:	6839      	ldr	r1, [r7, #0]
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f000 fbda 	bl	80085e6 <USBD_CtlError>
                  break;
 8007e32:	e054      	b.n	8007ede <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007e34:	7bbb      	ldrb	r3, [r7, #14]
 8007e36:	f003 020f 	and.w	r2, r3, #15
 8007e3a:	6879      	ldr	r1, [r7, #4]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	440b      	add	r3, r1
 8007e46:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007e4a:	881b      	ldrh	r3, [r3, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d104      	bne.n	8007e5a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007e50:	6839      	ldr	r1, [r7, #0]
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 fbc7 	bl	80085e6 <USBD_CtlError>
                  break;
 8007e58:	e041      	b.n	8007ede <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	da0b      	bge.n	8007e7a <USBD_StdEPReq+0x2b2>
 8007e62:	7bbb      	ldrb	r3, [r7, #14]
 8007e64:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e68:	4613      	mov	r3, r2
 8007e6a:	009b      	lsls	r3, r3, #2
 8007e6c:	4413      	add	r3, r2
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	3310      	adds	r3, #16
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	4413      	add	r3, r2
 8007e76:	3304      	adds	r3, #4
 8007e78:	e00b      	b.n	8007e92 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007e7a:	7bbb      	ldrb	r3, [r7, #14]
 8007e7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e80:	4613      	mov	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	4413      	add	r3, r2
 8007e90:	3304      	adds	r3, #4
 8007e92:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007e94:	7bbb      	ldrb	r3, [r7, #14]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d002      	beq.n	8007ea0 <USBD_StdEPReq+0x2d8>
 8007e9a:	7bbb      	ldrb	r3, [r7, #14]
 8007e9c:	2b80      	cmp	r3, #128	@ 0x80
 8007e9e:	d103      	bne.n	8007ea8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	601a      	str	r2, [r3, #0]
 8007ea6:	e00e      	b.n	8007ec6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007ea8:	7bbb      	ldrb	r3, [r7, #14]
 8007eaa:	4619      	mov	r1, r3
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f001 f9a9 	bl	8009204 <USBD_LL_IsStallEP>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d003      	beq.n	8007ec0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	e002      	b.n	8007ec6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	2202      	movs	r2, #2
 8007eca:	4619      	mov	r1, r3
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fc07 	bl	80086e0 <USBD_CtlSendData>
              break;
 8007ed2:	e004      	b.n	8007ede <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007ed4:	6839      	ldr	r1, [r7, #0]
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 fb85 	bl	80085e6 <USBD_CtlError>
              break;
 8007edc:	bf00      	nop
          }
          break;
 8007ede:	e004      	b.n	8007eea <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007ee0:	6839      	ldr	r1, [r7, #0]
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fb7f 	bl	80085e6 <USBD_CtlError>
          break;
 8007ee8:	bf00      	nop
      }
      break;
 8007eea:	e005      	b.n	8007ef8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007eec:	6839      	ldr	r1, [r7, #0]
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 fb79 	bl	80085e6 <USBD_CtlError>
      break;
 8007ef4:	e000      	b.n	8007ef8 <USBD_StdEPReq+0x330>
      break;
 8007ef6:	bf00      	nop
  }

  return ret;
 8007ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3710      	adds	r7, #16
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
	...

08007f04 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007f12:	2300      	movs	r3, #0
 8007f14:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007f16:	2300      	movs	r3, #0
 8007f18:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	885b      	ldrh	r3, [r3, #2]
 8007f1e:	0a1b      	lsrs	r3, r3, #8
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	3b01      	subs	r3, #1
 8007f24:	2b0e      	cmp	r3, #14
 8007f26:	f200 8152 	bhi.w	80081ce <USBD_GetDescriptor+0x2ca>
 8007f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f30 <USBD_GetDescriptor+0x2c>)
 8007f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f30:	08007fa1 	.word	0x08007fa1
 8007f34:	08007fb9 	.word	0x08007fb9
 8007f38:	08007ff9 	.word	0x08007ff9
 8007f3c:	080081cf 	.word	0x080081cf
 8007f40:	080081cf 	.word	0x080081cf
 8007f44:	0800816f 	.word	0x0800816f
 8007f48:	0800819b 	.word	0x0800819b
 8007f4c:	080081cf 	.word	0x080081cf
 8007f50:	080081cf 	.word	0x080081cf
 8007f54:	080081cf 	.word	0x080081cf
 8007f58:	080081cf 	.word	0x080081cf
 8007f5c:	080081cf 	.word	0x080081cf
 8007f60:	080081cf 	.word	0x080081cf
 8007f64:	080081cf 	.word	0x080081cf
 8007f68:	08007f6d 	.word	0x08007f6d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d00b      	beq.n	8007f90 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f7e:	69db      	ldr	r3, [r3, #28]
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	7c12      	ldrb	r2, [r2, #16]
 8007f84:	f107 0108 	add.w	r1, r7, #8
 8007f88:	4610      	mov	r0, r2
 8007f8a:	4798      	blx	r3
 8007f8c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f8e:	e126      	b.n	80081de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fb27 	bl	80085e6 <USBD_CtlError>
        err++;
 8007f98:	7afb      	ldrb	r3, [r7, #11]
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	72fb      	strb	r3, [r7, #11]
      break;
 8007f9e:	e11e      	b.n	80081de <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	7c12      	ldrb	r2, [r2, #16]
 8007fac:	f107 0108 	add.w	r1, r7, #8
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	4798      	blx	r3
 8007fb4:	60f8      	str	r0, [r7, #12]
      break;
 8007fb6:	e112      	b.n	80081de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	7c1b      	ldrb	r3, [r3, #16]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d10d      	bne.n	8007fdc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc8:	f107 0208 	add.w	r2, r7, #8
 8007fcc:	4610      	mov	r0, r2
 8007fce:	4798      	blx	r3
 8007fd0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	2202      	movs	r2, #2
 8007fd8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007fda:	e100      	b.n	80081de <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe4:	f107 0208 	add.w	r2, r7, #8
 8007fe8:	4610      	mov	r0, r2
 8007fea:	4798      	blx	r3
 8007fec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	701a      	strb	r2, [r3, #0]
      break;
 8007ff6:	e0f2      	b.n	80081de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	885b      	ldrh	r3, [r3, #2]
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b05      	cmp	r3, #5
 8008000:	f200 80ac 	bhi.w	800815c <USBD_GetDescriptor+0x258>
 8008004:	a201      	add	r2, pc, #4	@ (adr r2, 800800c <USBD_GetDescriptor+0x108>)
 8008006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800800a:	bf00      	nop
 800800c:	08008025 	.word	0x08008025
 8008010:	08008059 	.word	0x08008059
 8008014:	0800808d 	.word	0x0800808d
 8008018:	080080c1 	.word	0x080080c1
 800801c:	080080f5 	.word	0x080080f5
 8008020:	08008129 	.word	0x08008129
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	7c12      	ldrb	r2, [r2, #16]
 800803c:	f107 0108 	add.w	r1, r7, #8
 8008040:	4610      	mov	r0, r2
 8008042:	4798      	blx	r3
 8008044:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008046:	e091      	b.n	800816c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008048:	6839      	ldr	r1, [r7, #0]
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 facb 	bl	80085e6 <USBD_CtlError>
            err++;
 8008050:	7afb      	ldrb	r3, [r7, #11]
 8008052:	3301      	adds	r3, #1
 8008054:	72fb      	strb	r3, [r7, #11]
          break;
 8008056:	e089      	b.n	800816c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00b      	beq.n	800807c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	7c12      	ldrb	r2, [r2, #16]
 8008070:	f107 0108 	add.w	r1, r7, #8
 8008074:	4610      	mov	r0, r2
 8008076:	4798      	blx	r3
 8008078:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800807a:	e077      	b.n	800816c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800807c:	6839      	ldr	r1, [r7, #0]
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fab1 	bl	80085e6 <USBD_CtlError>
            err++;
 8008084:	7afb      	ldrb	r3, [r7, #11]
 8008086:	3301      	adds	r3, #1
 8008088:	72fb      	strb	r3, [r7, #11]
          break;
 800808a:	e06f      	b.n	800816c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00b      	beq.n	80080b0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	7c12      	ldrb	r2, [r2, #16]
 80080a4:	f107 0108 	add.w	r1, r7, #8
 80080a8:	4610      	mov	r0, r2
 80080aa:	4798      	blx	r3
 80080ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080ae:	e05d      	b.n	800816c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80080b0:	6839      	ldr	r1, [r7, #0]
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fa97 	bl	80085e6 <USBD_CtlError>
            err++;
 80080b8:	7afb      	ldrb	r3, [r7, #11]
 80080ba:	3301      	adds	r3, #1
 80080bc:	72fb      	strb	r3, [r7, #11]
          break;
 80080be:	e055      	b.n	800816c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080c6:	691b      	ldr	r3, [r3, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d00b      	beq.n	80080e4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080d2:	691b      	ldr	r3, [r3, #16]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	7c12      	ldrb	r2, [r2, #16]
 80080d8:	f107 0108 	add.w	r1, r7, #8
 80080dc:	4610      	mov	r0, r2
 80080de:	4798      	blx	r3
 80080e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080e2:	e043      	b.n	800816c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fa7d 	bl	80085e6 <USBD_CtlError>
            err++;
 80080ec:	7afb      	ldrb	r3, [r7, #11]
 80080ee:	3301      	adds	r3, #1
 80080f0:	72fb      	strb	r3, [r7, #11]
          break;
 80080f2:	e03b      	b.n	800816c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080fa:	695b      	ldr	r3, [r3, #20]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00b      	beq.n	8008118 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008106:	695b      	ldr	r3, [r3, #20]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	7c12      	ldrb	r2, [r2, #16]
 800810c:	f107 0108 	add.w	r1, r7, #8
 8008110:	4610      	mov	r0, r2
 8008112:	4798      	blx	r3
 8008114:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008116:	e029      	b.n	800816c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008118:	6839      	ldr	r1, [r7, #0]
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fa63 	bl	80085e6 <USBD_CtlError>
            err++;
 8008120:	7afb      	ldrb	r3, [r7, #11]
 8008122:	3301      	adds	r3, #1
 8008124:	72fb      	strb	r3, [r7, #11]
          break;
 8008126:	e021      	b.n	800816c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00b      	beq.n	800814c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	7c12      	ldrb	r2, [r2, #16]
 8008140:	f107 0108 	add.w	r1, r7, #8
 8008144:	4610      	mov	r0, r2
 8008146:	4798      	blx	r3
 8008148:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800814a:	e00f      	b.n	800816c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800814c:	6839      	ldr	r1, [r7, #0]
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fa49 	bl	80085e6 <USBD_CtlError>
            err++;
 8008154:	7afb      	ldrb	r3, [r7, #11]
 8008156:	3301      	adds	r3, #1
 8008158:	72fb      	strb	r3, [r7, #11]
          break;
 800815a:	e007      	b.n	800816c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800815c:	6839      	ldr	r1, [r7, #0]
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 fa41 	bl	80085e6 <USBD_CtlError>
          err++;
 8008164:	7afb      	ldrb	r3, [r7, #11]
 8008166:	3301      	adds	r3, #1
 8008168:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800816a:	bf00      	nop
      }
      break;
 800816c:	e037      	b.n	80081de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	7c1b      	ldrb	r3, [r3, #16]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d109      	bne.n	800818a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800817c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800817e:	f107 0208 	add.w	r2, r7, #8
 8008182:	4610      	mov	r0, r2
 8008184:	4798      	blx	r3
 8008186:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008188:	e029      	b.n	80081de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800818a:	6839      	ldr	r1, [r7, #0]
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fa2a 	bl	80085e6 <USBD_CtlError>
        err++;
 8008192:	7afb      	ldrb	r3, [r7, #11]
 8008194:	3301      	adds	r3, #1
 8008196:	72fb      	strb	r3, [r7, #11]
      break;
 8008198:	e021      	b.n	80081de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	7c1b      	ldrb	r3, [r3, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10d      	bne.n	80081be <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081aa:	f107 0208 	add.w	r2, r7, #8
 80081ae:	4610      	mov	r0, r2
 80081b0:	4798      	blx	r3
 80081b2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	3301      	adds	r3, #1
 80081b8:	2207      	movs	r2, #7
 80081ba:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081bc:	e00f      	b.n	80081de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80081be:	6839      	ldr	r1, [r7, #0]
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 fa10 	bl	80085e6 <USBD_CtlError>
        err++;
 80081c6:	7afb      	ldrb	r3, [r7, #11]
 80081c8:	3301      	adds	r3, #1
 80081ca:	72fb      	strb	r3, [r7, #11]
      break;
 80081cc:	e007      	b.n	80081de <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fa08 	bl	80085e6 <USBD_CtlError>
      err++;
 80081d6:	7afb      	ldrb	r3, [r7, #11]
 80081d8:	3301      	adds	r3, #1
 80081da:	72fb      	strb	r3, [r7, #11]
      break;
 80081dc:	bf00      	nop
  }

  if (err != 0U)
 80081de:	7afb      	ldrb	r3, [r7, #11]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d11e      	bne.n	8008222 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	88db      	ldrh	r3, [r3, #6]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d016      	beq.n	800821a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80081ec:	893b      	ldrh	r3, [r7, #8]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00e      	beq.n	8008210 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	88da      	ldrh	r2, [r3, #6]
 80081f6:	893b      	ldrh	r3, [r7, #8]
 80081f8:	4293      	cmp	r3, r2
 80081fa:	bf28      	it	cs
 80081fc:	4613      	movcs	r3, r2
 80081fe:	b29b      	uxth	r3, r3
 8008200:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008202:	893b      	ldrh	r3, [r7, #8]
 8008204:	461a      	mov	r2, r3
 8008206:	68f9      	ldr	r1, [r7, #12]
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 fa69 	bl	80086e0 <USBD_CtlSendData>
 800820e:	e009      	b.n	8008224 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008210:	6839      	ldr	r1, [r7, #0]
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 f9e7 	bl	80085e6 <USBD_CtlError>
 8008218:	e004      	b.n	8008224 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 faba 	bl	8008794 <USBD_CtlSendStatus>
 8008220:	e000      	b.n	8008224 <USBD_GetDescriptor+0x320>
    return;
 8008222:	bf00      	nop
  }
}
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop

0800822c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	889b      	ldrh	r3, [r3, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d131      	bne.n	80082a2 <USBD_SetAddress+0x76>
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	88db      	ldrh	r3, [r3, #6]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d12d      	bne.n	80082a2 <USBD_SetAddress+0x76>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	885b      	ldrh	r3, [r3, #2]
 800824a:	2b7f      	cmp	r3, #127	@ 0x7f
 800824c:	d829      	bhi.n	80082a2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	885b      	ldrh	r3, [r3, #2]
 8008252:	b2db      	uxtb	r3, r3
 8008254:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008258:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b03      	cmp	r3, #3
 8008264:	d104      	bne.n	8008270 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008266:	6839      	ldr	r1, [r7, #0]
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 f9bc 	bl	80085e6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800826e:	e01d      	b.n	80082ac <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	7bfa      	ldrb	r2, [r7, #15]
 8008274:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008278:	7bfb      	ldrb	r3, [r7, #15]
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 ffed 	bl	800925c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fa86 	bl	8008794 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d004      	beq.n	8008298 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2202      	movs	r2, #2
 8008292:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008296:	e009      	b.n	80082ac <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082a0:	e004      	b.n	80082ac <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80082a2:	6839      	ldr	r1, [r7, #0]
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f000 f99e 	bl	80085e6 <USBD_CtlError>
  }
}
 80082aa:	bf00      	nop
 80082ac:	bf00      	nop
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80082be:	2300      	movs	r3, #0
 80082c0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	885b      	ldrh	r3, [r3, #2]
 80082c6:	b2da      	uxtb	r2, r3
 80082c8:	4b4e      	ldr	r3, [pc, #312]	@ (8008404 <USBD_SetConfig+0x150>)
 80082ca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80082cc:	4b4d      	ldr	r3, [pc, #308]	@ (8008404 <USBD_SetConfig+0x150>)
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d905      	bls.n	80082e0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80082d4:	6839      	ldr	r1, [r7, #0]
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f985 	bl	80085e6 <USBD_CtlError>
    return USBD_FAIL;
 80082dc:	2303      	movs	r3, #3
 80082de:	e08c      	b.n	80083fa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	2b02      	cmp	r3, #2
 80082ea:	d002      	beq.n	80082f2 <USBD_SetConfig+0x3e>
 80082ec:	2b03      	cmp	r3, #3
 80082ee:	d029      	beq.n	8008344 <USBD_SetConfig+0x90>
 80082f0:	e075      	b.n	80083de <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80082f2:	4b44      	ldr	r3, [pc, #272]	@ (8008404 <USBD_SetConfig+0x150>)
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d020      	beq.n	800833c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80082fa:	4b42      	ldr	r3, [pc, #264]	@ (8008404 <USBD_SetConfig+0x150>)
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	461a      	mov	r2, r3
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008304:	4b3f      	ldr	r3, [pc, #252]	@ (8008404 <USBD_SetConfig+0x150>)
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	4619      	mov	r1, r3
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f7fe ffb9 	bl	8007282 <USBD_SetClassConfig>
 8008310:	4603      	mov	r3, r0
 8008312:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008314:	7bfb      	ldrb	r3, [r7, #15]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d008      	beq.n	800832c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800831a:	6839      	ldr	r1, [r7, #0]
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 f962 	bl	80085e6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2202      	movs	r2, #2
 8008326:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800832a:	e065      	b.n	80083f8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 fa31 	bl	8008794 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2203      	movs	r2, #3
 8008336:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800833a:	e05d      	b.n	80083f8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 fa29 	bl	8008794 <USBD_CtlSendStatus>
      break;
 8008342:	e059      	b.n	80083f8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008344:	4b2f      	ldr	r3, [pc, #188]	@ (8008404 <USBD_SetConfig+0x150>)
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d112      	bne.n	8008372 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2202      	movs	r2, #2
 8008350:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008354:	4b2b      	ldr	r3, [pc, #172]	@ (8008404 <USBD_SetConfig+0x150>)
 8008356:	781b      	ldrb	r3, [r3, #0]
 8008358:	461a      	mov	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800835e:	4b29      	ldr	r3, [pc, #164]	@ (8008404 <USBD_SetConfig+0x150>)
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	4619      	mov	r1, r3
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f7fe ffa8 	bl	80072ba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fa12 	bl	8008794 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008370:	e042      	b.n	80083f8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008372:	4b24      	ldr	r3, [pc, #144]	@ (8008404 <USBD_SetConfig+0x150>)
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	461a      	mov	r2, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	429a      	cmp	r2, r3
 800837e:	d02a      	beq.n	80083d6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	b2db      	uxtb	r3, r3
 8008386:	4619      	mov	r1, r3
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f7fe ff96 	bl	80072ba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800838e:	4b1d      	ldr	r3, [pc, #116]	@ (8008404 <USBD_SetConfig+0x150>)
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	461a      	mov	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008398:	4b1a      	ldr	r3, [pc, #104]	@ (8008404 <USBD_SetConfig+0x150>)
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	4619      	mov	r1, r3
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f7fe ff6f 	bl	8007282 <USBD_SetClassConfig>
 80083a4:	4603      	mov	r3, r0
 80083a6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00f      	beq.n	80083ce <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80083ae:	6839      	ldr	r1, [r7, #0]
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f000 f918 	bl	80085e6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	4619      	mov	r1, r3
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f7fe ff7b 	bl	80072ba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80083cc:	e014      	b.n	80083f8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 f9e0 	bl	8008794 <USBD_CtlSendStatus>
      break;
 80083d4:	e010      	b.n	80083f8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 f9dc 	bl	8008794 <USBD_CtlSendStatus>
      break;
 80083dc:	e00c      	b.n	80083f8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80083de:	6839      	ldr	r1, [r7, #0]
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f900 	bl	80085e6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80083e6:	4b07      	ldr	r3, [pc, #28]	@ (8008404 <USBD_SetConfig+0x150>)
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	4619      	mov	r1, r3
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f7fe ff64 	bl	80072ba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80083f2:	2303      	movs	r3, #3
 80083f4:	73fb      	strb	r3, [r7, #15]
      break;
 80083f6:	bf00      	nop
  }

  return ret;
 80083f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3710      	adds	r7, #16
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	20000398 	.word	0x20000398

08008408 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	88db      	ldrh	r3, [r3, #6]
 8008416:	2b01      	cmp	r3, #1
 8008418:	d004      	beq.n	8008424 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800841a:	6839      	ldr	r1, [r7, #0]
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f8e2 	bl	80085e6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008422:	e023      	b.n	800846c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800842a:	b2db      	uxtb	r3, r3
 800842c:	2b02      	cmp	r3, #2
 800842e:	dc02      	bgt.n	8008436 <USBD_GetConfig+0x2e>
 8008430:	2b00      	cmp	r3, #0
 8008432:	dc03      	bgt.n	800843c <USBD_GetConfig+0x34>
 8008434:	e015      	b.n	8008462 <USBD_GetConfig+0x5a>
 8008436:	2b03      	cmp	r3, #3
 8008438:	d00b      	beq.n	8008452 <USBD_GetConfig+0x4a>
 800843a:	e012      	b.n	8008462 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	3308      	adds	r3, #8
 8008446:	2201      	movs	r2, #1
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f948 	bl	80086e0 <USBD_CtlSendData>
        break;
 8008450:	e00c      	b.n	800846c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	3304      	adds	r3, #4
 8008456:	2201      	movs	r2, #1
 8008458:	4619      	mov	r1, r3
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f940 	bl	80086e0 <USBD_CtlSendData>
        break;
 8008460:	e004      	b.n	800846c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008462:	6839      	ldr	r1, [r7, #0]
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 f8be 	bl	80085e6 <USBD_CtlError>
        break;
 800846a:	bf00      	nop
}
 800846c:	bf00      	nop
 800846e:	3708      	adds	r7, #8
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008484:	b2db      	uxtb	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	2b02      	cmp	r3, #2
 800848a:	d81e      	bhi.n	80084ca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	88db      	ldrh	r3, [r3, #6]
 8008490:	2b02      	cmp	r3, #2
 8008492:	d004      	beq.n	800849e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 f8a5 	bl	80085e6 <USBD_CtlError>
        break;
 800849c:	e01a      	b.n	80084d4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d005      	beq.n	80084ba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	f043 0202 	orr.w	r2, r3, #2
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	330c      	adds	r3, #12
 80084be:	2202      	movs	r2, #2
 80084c0:	4619      	mov	r1, r3
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f90c 	bl	80086e0 <USBD_CtlSendData>
      break;
 80084c8:	e004      	b.n	80084d4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80084ca:	6839      	ldr	r1, [r7, #0]
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 f88a 	bl	80085e6 <USBD_CtlError>
      break;
 80084d2:	bf00      	nop
  }
}
 80084d4:	bf00      	nop
 80084d6:	3708      	adds	r7, #8
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	885b      	ldrh	r3, [r3, #2]
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d107      	bne.n	80084fe <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 f94c 	bl	8008794 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80084fc:	e013      	b.n	8008526 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	885b      	ldrh	r3, [r3, #2]
 8008502:	2b02      	cmp	r3, #2
 8008504:	d10b      	bne.n	800851e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	889b      	ldrh	r3, [r3, #4]
 800850a:	0a1b      	lsrs	r3, r3, #8
 800850c:	b29b      	uxth	r3, r3
 800850e:	b2da      	uxtb	r2, r3
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f93c 	bl	8008794 <USBD_CtlSendStatus>
}
 800851c:	e003      	b.n	8008526 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800851e:	6839      	ldr	r1, [r7, #0]
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 f860 	bl	80085e6 <USBD_CtlError>
}
 8008526:	bf00      	nop
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b082      	sub	sp, #8
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
 8008536:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800853e:	b2db      	uxtb	r3, r3
 8008540:	3b01      	subs	r3, #1
 8008542:	2b02      	cmp	r3, #2
 8008544:	d80b      	bhi.n	800855e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	885b      	ldrh	r3, [r3, #2]
 800854a:	2b01      	cmp	r3, #1
 800854c:	d10c      	bne.n	8008568 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2200      	movs	r2, #0
 8008552:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 f91c 	bl	8008794 <USBD_CtlSendStatus>
      }
      break;
 800855c:	e004      	b.n	8008568 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800855e:	6839      	ldr	r1, [r7, #0]
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 f840 	bl	80085e6 <USBD_CtlError>
      break;
 8008566:	e000      	b.n	800856a <USBD_ClrFeature+0x3c>
      break;
 8008568:	bf00      	nop
  }
}
 800856a:	bf00      	nop
 800856c:	3708      	adds	r7, #8
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
 800857a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	781a      	ldrb	r2, [r3, #0]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	3301      	adds	r3, #1
 800858c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	781a      	ldrb	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	3301      	adds	r3, #1
 800859a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f7ff fa16 	bl	80079ce <SWAPBYTE>
 80085a2:	4603      	mov	r3, r0
 80085a4:	461a      	mov	r2, r3
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	3301      	adds	r3, #1
 80085ae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	3301      	adds	r3, #1
 80085b4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f7ff fa09 	bl	80079ce <SWAPBYTE>
 80085bc:	4603      	mov	r3, r0
 80085be:	461a      	mov	r2, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	3301      	adds	r3, #1
 80085c8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	3301      	adds	r3, #1
 80085ce:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80085d0:	68f8      	ldr	r0, [r7, #12]
 80085d2:	f7ff f9fc 	bl	80079ce <SWAPBYTE>
 80085d6:	4603      	mov	r3, r0
 80085d8:	461a      	mov	r2, r3
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	80da      	strh	r2, [r3, #6]
}
 80085de:	bf00      	nop
 80085e0:	3710      	adds	r7, #16
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b082      	sub	sp, #8
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80085f0:	2180      	movs	r1, #128	@ 0x80
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 fd9a 	bl	800912c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80085f8:	2100      	movs	r1, #0
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f000 fd96 	bl	800912c <USBD_LL_StallEP>
}
 8008600:	bf00      	nop
 8008602:	3708      	adds	r7, #8
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b086      	sub	sp, #24
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008614:	2300      	movs	r3, #0
 8008616:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d042      	beq.n	80086a4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008622:	6938      	ldr	r0, [r7, #16]
 8008624:	f000 f842 	bl	80086ac <USBD_GetLen>
 8008628:	4603      	mov	r3, r0
 800862a:	3301      	adds	r3, #1
 800862c:	005b      	lsls	r3, r3, #1
 800862e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008632:	d808      	bhi.n	8008646 <USBD_GetString+0x3e>
 8008634:	6938      	ldr	r0, [r7, #16]
 8008636:	f000 f839 	bl	80086ac <USBD_GetLen>
 800863a:	4603      	mov	r3, r0
 800863c:	3301      	adds	r3, #1
 800863e:	b29b      	uxth	r3, r3
 8008640:	005b      	lsls	r3, r3, #1
 8008642:	b29a      	uxth	r2, r3
 8008644:	e001      	b.n	800864a <USBD_GetString+0x42>
 8008646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800864e:	7dfb      	ldrb	r3, [r7, #23]
 8008650:	68ba      	ldr	r2, [r7, #8]
 8008652:	4413      	add	r3, r2
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	7812      	ldrb	r2, [r2, #0]
 8008658:	701a      	strb	r2, [r3, #0]
  idx++;
 800865a:	7dfb      	ldrb	r3, [r7, #23]
 800865c:	3301      	adds	r3, #1
 800865e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008660:	7dfb      	ldrb	r3, [r7, #23]
 8008662:	68ba      	ldr	r2, [r7, #8]
 8008664:	4413      	add	r3, r2
 8008666:	2203      	movs	r2, #3
 8008668:	701a      	strb	r2, [r3, #0]
  idx++;
 800866a:	7dfb      	ldrb	r3, [r7, #23]
 800866c:	3301      	adds	r3, #1
 800866e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008670:	e013      	b.n	800869a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008672:	7dfb      	ldrb	r3, [r7, #23]
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	4413      	add	r3, r2
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	7812      	ldrb	r2, [r2, #0]
 800867c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	3301      	adds	r3, #1
 8008682:	613b      	str	r3, [r7, #16]
    idx++;
 8008684:	7dfb      	ldrb	r3, [r7, #23]
 8008686:	3301      	adds	r3, #1
 8008688:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800868a:	7dfb      	ldrb	r3, [r7, #23]
 800868c:	68ba      	ldr	r2, [r7, #8]
 800868e:	4413      	add	r3, r2
 8008690:	2200      	movs	r2, #0
 8008692:	701a      	strb	r2, [r3, #0]
    idx++;
 8008694:	7dfb      	ldrb	r3, [r7, #23]
 8008696:	3301      	adds	r3, #1
 8008698:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1e7      	bne.n	8008672 <USBD_GetString+0x6a>
 80086a2:	e000      	b.n	80086a6 <USBD_GetString+0x9e>
    return;
 80086a4:	bf00      	nop
  }
}
 80086a6:	3718      	adds	r7, #24
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80086b4:	2300      	movs	r3, #0
 80086b6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80086bc:	e005      	b.n	80086ca <USBD_GetLen+0x1e>
  {
    len++;
 80086be:	7bfb      	ldrb	r3, [r7, #15]
 80086c0:	3301      	adds	r3, #1
 80086c2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	3301      	adds	r3, #1
 80086c8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d1f5      	bne.n	80086be <USBD_GetLen+0x12>
  }

  return len;
 80086d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3714      	adds	r7, #20
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr

080086e0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b084      	sub	sp, #16
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	60f8      	str	r0, [r7, #12]
 80086e8:	60b9      	str	r1, [r7, #8]
 80086ea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2202      	movs	r2, #2
 80086f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	68ba      	ldr	r2, [r7, #8]
 8008704:	2100      	movs	r1, #0
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f000 fdde 	bl	80092c8 <USBD_LL_Transmit>

  return USBD_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008716:	b580      	push	{r7, lr}
 8008718:	b084      	sub	sp, #16
 800871a:	af00      	add	r7, sp, #0
 800871c:	60f8      	str	r0, [r7, #12]
 800871e:	60b9      	str	r1, [r7, #8]
 8008720:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	68ba      	ldr	r2, [r7, #8]
 8008726:	2100      	movs	r1, #0
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	f000 fdcd 	bl	80092c8 <USBD_LL_Transmit>

  return USBD_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2203      	movs	r2, #3
 8008748:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	687a      	ldr	r2, [r7, #4]
 8008750:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	2100      	movs	r1, #0
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 fde8 	bl	8009338 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3710      	adds	r7, #16
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}

08008772 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008772:	b580      	push	{r7, lr}
 8008774:	b084      	sub	sp, #16
 8008776:	af00      	add	r7, sp, #0
 8008778:	60f8      	str	r0, [r7, #12]
 800877a:	60b9      	str	r1, [r7, #8]
 800877c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	2100      	movs	r1, #0
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f000 fdd7 	bl	8009338 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800878a:	2300      	movs	r3, #0
}
 800878c:	4618      	mov	r0, r3
 800878e:	3710      	adds	r7, #16
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b082      	sub	sp, #8
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2204      	movs	r2, #4
 80087a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80087a4:	2300      	movs	r3, #0
 80087a6:	2200      	movs	r2, #0
 80087a8:	2100      	movs	r1, #0
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 fd8c 	bl	80092c8 <USBD_LL_Transmit>

  return USBD_OK;
 80087b0:	2300      	movs	r3, #0
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3708      	adds	r7, #8
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}

080087ba <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80087ba:	b580      	push	{r7, lr}
 80087bc:	b082      	sub	sp, #8
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2205      	movs	r2, #5
 80087c6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80087ca:	2300      	movs	r3, #0
 80087cc:	2200      	movs	r2, #0
 80087ce:	2100      	movs	r1, #0
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f000 fdb1 	bl	8009338 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3708      	adds	r7, #8
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80087e4:	2200      	movs	r2, #0
 80087e6:	4912      	ldr	r1, [pc, #72]	@ (8008830 <MX_USB_DEVICE_Init+0x50>)
 80087e8:	4812      	ldr	r0, [pc, #72]	@ (8008834 <MX_USB_DEVICE_Init+0x54>)
 80087ea:	f7fe fccd 	bl	8007188 <USBD_Init>
 80087ee:	4603      	mov	r3, r0
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d001      	beq.n	80087f8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80087f4:	f7f8 f9e4 	bl	8000bc0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80087f8:	490f      	ldr	r1, [pc, #60]	@ (8008838 <MX_USB_DEVICE_Init+0x58>)
 80087fa:	480e      	ldr	r0, [pc, #56]	@ (8008834 <MX_USB_DEVICE_Init+0x54>)
 80087fc:	f7fe fcf4 	bl	80071e8 <USBD_RegisterClass>
 8008800:	4603      	mov	r3, r0
 8008802:	2b00      	cmp	r3, #0
 8008804:	d001      	beq.n	800880a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008806:	f7f8 f9db 	bl	8000bc0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800880a:	490c      	ldr	r1, [pc, #48]	@ (800883c <MX_USB_DEVICE_Init+0x5c>)
 800880c:	4809      	ldr	r0, [pc, #36]	@ (8008834 <MX_USB_DEVICE_Init+0x54>)
 800880e:	f7fe fc2b 	bl	8007068 <USBD_CDC_RegisterInterface>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d001      	beq.n	800881c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008818:	f7f8 f9d2 	bl	8000bc0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800881c:	4805      	ldr	r0, [pc, #20]	@ (8008834 <MX_USB_DEVICE_Init+0x54>)
 800881e:	f7fe fd19 	bl	8007254 <USBD_Start>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d001      	beq.n	800882c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008828:	f7f8 f9ca 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800882c:	bf00      	nop
 800882e:	bd80      	pop	{r7, pc}
 8008830:	200000ac 	.word	0x200000ac
 8008834:	2000039c 	.word	0x2000039c
 8008838:	20000018 	.word	0x20000018
 800883c:	20000098 	.word	0x20000098

08008840 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008844:	2200      	movs	r2, #0
 8008846:	4905      	ldr	r1, [pc, #20]	@ (800885c <CDC_Init_FS+0x1c>)
 8008848:	4805      	ldr	r0, [pc, #20]	@ (8008860 <CDC_Init_FS+0x20>)
 800884a:	f7fe fc27 	bl	800709c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800884e:	4905      	ldr	r1, [pc, #20]	@ (8008864 <CDC_Init_FS+0x24>)
 8008850:	4803      	ldr	r0, [pc, #12]	@ (8008860 <CDC_Init_FS+0x20>)
 8008852:	f7fe fc45 	bl	80070e0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008856:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008858:	4618      	mov	r0, r3
 800885a:	bd80      	pop	{r7, pc}
 800885c:	20000e78 	.word	0x20000e78
 8008860:	2000039c 	.word	0x2000039c
 8008864:	20000678 	.word	0x20000678

08008868 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008868:	b480      	push	{r7}
 800886a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800886c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800886e:	4618      	mov	r0, r3
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	4603      	mov	r3, r0
 8008880:	6039      	str	r1, [r7, #0]
 8008882:	71fb      	strb	r3, [r7, #7]
 8008884:	4613      	mov	r3, r2
 8008886:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008888:	79fb      	ldrb	r3, [r7, #7]
 800888a:	2b23      	cmp	r3, #35	@ 0x23
 800888c:	d866      	bhi.n	800895c <CDC_Control_FS+0xe4>
 800888e:	a201      	add	r2, pc, #4	@ (adr r2, 8008894 <CDC_Control_FS+0x1c>)
 8008890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008894:	0800895d 	.word	0x0800895d
 8008898:	0800895d 	.word	0x0800895d
 800889c:	0800895d 	.word	0x0800895d
 80088a0:	0800895d 	.word	0x0800895d
 80088a4:	0800895d 	.word	0x0800895d
 80088a8:	0800895d 	.word	0x0800895d
 80088ac:	0800895d 	.word	0x0800895d
 80088b0:	0800895d 	.word	0x0800895d
 80088b4:	0800895d 	.word	0x0800895d
 80088b8:	0800895d 	.word	0x0800895d
 80088bc:	0800895d 	.word	0x0800895d
 80088c0:	0800895d 	.word	0x0800895d
 80088c4:	0800895d 	.word	0x0800895d
 80088c8:	0800895d 	.word	0x0800895d
 80088cc:	0800895d 	.word	0x0800895d
 80088d0:	0800895d 	.word	0x0800895d
 80088d4:	0800895d 	.word	0x0800895d
 80088d8:	0800895d 	.word	0x0800895d
 80088dc:	0800895d 	.word	0x0800895d
 80088e0:	0800895d 	.word	0x0800895d
 80088e4:	0800895d 	.word	0x0800895d
 80088e8:	0800895d 	.word	0x0800895d
 80088ec:	0800895d 	.word	0x0800895d
 80088f0:	0800895d 	.word	0x0800895d
 80088f4:	0800895d 	.word	0x0800895d
 80088f8:	0800895d 	.word	0x0800895d
 80088fc:	0800895d 	.word	0x0800895d
 8008900:	0800895d 	.word	0x0800895d
 8008904:	0800895d 	.word	0x0800895d
 8008908:	0800895d 	.word	0x0800895d
 800890c:	0800895d 	.word	0x0800895d
 8008910:	0800895d 	.word	0x0800895d
 8008914:	0800895d 	.word	0x0800895d
 8008918:	08008925 	.word	0x08008925
 800891c:	0800895d 	.word	0x0800895d
 8008920:	0800895d 	.word	0x0800895d
    case CDC_GET_LINE_CODING:
    	// Called when usb cable is plugged in (no terminal program)

    	   // Called when terminal program connects

    	   pbuf[0] = 0x20; // bits/second 115200
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	2220      	movs	r2, #32
 8008928:	701a      	strb	r2, [r3, #0]

    	   pbuf[1] = 0xc2;
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	3301      	adds	r3, #1
 800892e:	22c2      	movs	r2, #194	@ 0xc2
 8008930:	701a      	strb	r2, [r3, #0]

    	   pbuf[2] = 0x01;
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	3302      	adds	r3, #2
 8008936:	2201      	movs	r2, #1
 8008938:	701a      	strb	r2, [r3, #0]

    	   pbuf[3] = 0x00;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	3303      	adds	r3, #3
 800893e:	2200      	movs	r2, #0
 8008940:	701a      	strb	r2, [r3, #0]

    	   pbuf[4] = 0x00; // 1 stop bit
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	3304      	adds	r3, #4
 8008946:	2200      	movs	r2, #0
 8008948:	701a      	strb	r2, [r3, #0]

    	   pbuf[5] = 0x00; // parity none
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	3305      	adds	r3, #5
 800894e:	2200      	movs	r2, #0
 8008950:	701a      	strb	r2, [r3, #0]

    	   pbuf[6] = 0x08; // 8 data bits
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	3306      	adds	r3, #6
 8008956:	2208      	movs	r2, #8
 8008958:	701a      	strb	r2, [r3, #0]

    break;
 800895a:	e000      	b.n	800895e <CDC_Control_FS+0xe6>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800895c:	bf00      	nop
  }

  return (USBD_OK);
 800895e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008960:	4618      	mov	r0, r3
 8008962:	370c      	adds	r7, #12
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008976:	6879      	ldr	r1, [r7, #4]
 8008978:	4805      	ldr	r0, [pc, #20]	@ (8008990 <CDC_Receive_FS+0x24>)
 800897a:	f7fe fbb1 	bl	80070e0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800897e:	4804      	ldr	r0, [pc, #16]	@ (8008990 <CDC_Receive_FS+0x24>)
 8008980:	f7fe fbcc 	bl	800711c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008984:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008986:	4618      	mov	r0, r3
 8008988:	3708      	adds	r7, #8
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	2000039c 	.word	0x2000039c

08008994 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008994:	b480      	push	{r7}
 8008996:	b087      	sub	sp, #28
 8008998:	af00      	add	r7, sp, #0
 800899a:	60f8      	str	r0, [r7, #12]
 800899c:	60b9      	str	r1, [r7, #8]
 800899e:	4613      	mov	r3, r2
 80089a0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80089a2:	2300      	movs	r3, #0
 80089a4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80089a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	371c      	adds	r7, #28
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr
	...

080089b8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	4603      	mov	r3, r0
 80089c0:	6039      	str	r1, [r7, #0]
 80089c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	2212      	movs	r2, #18
 80089c8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80089ca:	4b03      	ldr	r3, [pc, #12]	@ (80089d8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	370c      	adds	r7, #12
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr
 80089d8:	200000cc 	.word	0x200000cc

080089dc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	4603      	mov	r3, r0
 80089e4:	6039      	str	r1, [r7, #0]
 80089e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	2204      	movs	r2, #4
 80089ec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80089ee:	4b03      	ldr	r3, [pc, #12]	@ (80089fc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	200000ec 	.word	0x200000ec

08008a00 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	4603      	mov	r3, r0
 8008a08:	6039      	str	r1, [r7, #0]
 8008a0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008a0c:	79fb      	ldrb	r3, [r7, #7]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d105      	bne.n	8008a1e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	4907      	ldr	r1, [pc, #28]	@ (8008a34 <USBD_FS_ProductStrDescriptor+0x34>)
 8008a16:	4808      	ldr	r0, [pc, #32]	@ (8008a38 <USBD_FS_ProductStrDescriptor+0x38>)
 8008a18:	f7ff fdf6 	bl	8008608 <USBD_GetString>
 8008a1c:	e004      	b.n	8008a28 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008a1e:	683a      	ldr	r2, [r7, #0]
 8008a20:	4904      	ldr	r1, [pc, #16]	@ (8008a34 <USBD_FS_ProductStrDescriptor+0x34>)
 8008a22:	4805      	ldr	r0, [pc, #20]	@ (8008a38 <USBD_FS_ProductStrDescriptor+0x38>)
 8008a24:	f7ff fdf0 	bl	8008608 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008a28:	4b02      	ldr	r3, [pc, #8]	@ (8008a34 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	20001678 	.word	0x20001678
 8008a38:	08009518 	.word	0x08009518

08008a3c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b082      	sub	sp, #8
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	4603      	mov	r3, r0
 8008a44:	6039      	str	r1, [r7, #0]
 8008a46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008a48:	683a      	ldr	r2, [r7, #0]
 8008a4a:	4904      	ldr	r1, [pc, #16]	@ (8008a5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008a4c:	4804      	ldr	r0, [pc, #16]	@ (8008a60 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008a4e:	f7ff fddb 	bl	8008608 <USBD_GetString>
  return USBD_StrDesc;
 8008a52:	4b02      	ldr	r3, [pc, #8]	@ (8008a5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3708      	adds	r7, #8
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	20001678 	.word	0x20001678
 8008a60:	08009530 	.word	0x08009530

08008a64 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	6039      	str	r1, [r7, #0]
 8008a6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	221a      	movs	r2, #26
 8008a74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008a76:	f000 f855 	bl	8008b24 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008a7a:	4b02      	ldr	r3, [pc, #8]	@ (8008a84 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3708      	adds	r7, #8
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}
 8008a84:	200000f0 	.word	0x200000f0

08008a88 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	4603      	mov	r3, r0
 8008a90:	6039      	str	r1, [r7, #0]
 8008a92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008a94:	79fb      	ldrb	r3, [r7, #7]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d105      	bne.n	8008aa6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008a9a:	683a      	ldr	r2, [r7, #0]
 8008a9c:	4907      	ldr	r1, [pc, #28]	@ (8008abc <USBD_FS_ConfigStrDescriptor+0x34>)
 8008a9e:	4808      	ldr	r0, [pc, #32]	@ (8008ac0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008aa0:	f7ff fdb2 	bl	8008608 <USBD_GetString>
 8008aa4:	e004      	b.n	8008ab0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	4904      	ldr	r1, [pc, #16]	@ (8008abc <USBD_FS_ConfigStrDescriptor+0x34>)
 8008aaa:	4805      	ldr	r0, [pc, #20]	@ (8008ac0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008aac:	f7ff fdac 	bl	8008608 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ab0:	4b02      	ldr	r3, [pc, #8]	@ (8008abc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3708      	adds	r7, #8
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}
 8008aba:	bf00      	nop
 8008abc:	20001678 	.word	0x20001678
 8008ac0:	08009544 	.word	0x08009544

08008ac4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b082      	sub	sp, #8
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	4603      	mov	r3, r0
 8008acc:	6039      	str	r1, [r7, #0]
 8008ace:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ad0:	79fb      	ldrb	r3, [r7, #7]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d105      	bne.n	8008ae2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ad6:	683a      	ldr	r2, [r7, #0]
 8008ad8:	4907      	ldr	r1, [pc, #28]	@ (8008af8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008ada:	4808      	ldr	r0, [pc, #32]	@ (8008afc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008adc:	f7ff fd94 	bl	8008608 <USBD_GetString>
 8008ae0:	e004      	b.n	8008aec <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	4904      	ldr	r1, [pc, #16]	@ (8008af8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008ae6:	4805      	ldr	r0, [pc, #20]	@ (8008afc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008ae8:	f7ff fd8e 	bl	8008608 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008aec:	4b02      	ldr	r3, [pc, #8]	@ (8008af8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3708      	adds	r7, #8
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	bf00      	nop
 8008af8:	20001678 	.word	0x20001678
 8008afc:	08009550 	.word	0x08009550

08008b00 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	4603      	mov	r3, r0
 8008b08:	6039      	str	r1, [r7, #0]
 8008b0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	220c      	movs	r2, #12
 8008b10:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008b12:	4b03      	ldr	r3, [pc, #12]	@ (8008b20 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	370c      	adds	r7, #12
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1e:	4770      	bx	lr
 8008b20:	200000e0 	.word	0x200000e0

08008b24 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8008b68 <Get_SerialNum+0x44>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008b30:	4b0e      	ldr	r3, [pc, #56]	@ (8008b6c <Get_SerialNum+0x48>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008b36:	4b0e      	ldr	r3, [pc, #56]	@ (8008b70 <Get_SerialNum+0x4c>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4413      	add	r3, r2
 8008b42:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d009      	beq.n	8008b5e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008b4a:	2208      	movs	r2, #8
 8008b4c:	4909      	ldr	r1, [pc, #36]	@ (8008b74 <Get_SerialNum+0x50>)
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f000 f814 	bl	8008b7c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008b54:	2204      	movs	r2, #4
 8008b56:	4908      	ldr	r1, [pc, #32]	@ (8008b78 <Get_SerialNum+0x54>)
 8008b58:	68b8      	ldr	r0, [r7, #8]
 8008b5a:	f000 f80f 	bl	8008b7c <IntToUnicode>
  }
}
 8008b5e:	bf00      	nop
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	1fff7590 	.word	0x1fff7590
 8008b6c:	1fff7594 	.word	0x1fff7594
 8008b70:	1fff7598 	.word	0x1fff7598
 8008b74:	200000f2 	.word	0x200000f2
 8008b78:	20000102 	.word	0x20000102

08008b7c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b087      	sub	sp, #28
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	4613      	mov	r3, r2
 8008b88:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008b8e:	2300      	movs	r3, #0
 8008b90:	75fb      	strb	r3, [r7, #23]
 8008b92:	e027      	b.n	8008be4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	0f1b      	lsrs	r3, r3, #28
 8008b98:	2b09      	cmp	r3, #9
 8008b9a:	d80b      	bhi.n	8008bb4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	0f1b      	lsrs	r3, r3, #28
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	7dfb      	ldrb	r3, [r7, #23]
 8008ba4:	005b      	lsls	r3, r3, #1
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	440b      	add	r3, r1
 8008bac:	3230      	adds	r2, #48	@ 0x30
 8008bae:	b2d2      	uxtb	r2, r2
 8008bb0:	701a      	strb	r2, [r3, #0]
 8008bb2:	e00a      	b.n	8008bca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	0f1b      	lsrs	r3, r3, #28
 8008bb8:	b2da      	uxtb	r2, r3
 8008bba:	7dfb      	ldrb	r3, [r7, #23]
 8008bbc:	005b      	lsls	r3, r3, #1
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	440b      	add	r3, r1
 8008bc4:	3237      	adds	r2, #55	@ 0x37
 8008bc6:	b2d2      	uxtb	r2, r2
 8008bc8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	011b      	lsls	r3, r3, #4
 8008bce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008bd0:	7dfb      	ldrb	r3, [r7, #23]
 8008bd2:	005b      	lsls	r3, r3, #1
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	4413      	add	r3, r2
 8008bda:	2200      	movs	r2, #0
 8008bdc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008bde:	7dfb      	ldrb	r3, [r7, #23]
 8008be0:	3301      	adds	r3, #1
 8008be2:	75fb      	strb	r3, [r7, #23]
 8008be4:	7dfa      	ldrb	r2, [r7, #23]
 8008be6:	79fb      	ldrb	r3, [r7, #7]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d3d3      	bcc.n	8008b94 <IntToUnicode+0x18>
  }
}
 8008bec:	bf00      	nop
 8008bee:	bf00      	nop
 8008bf0:	371c      	adds	r7, #28
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
	...

08008bfc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b0ac      	sub	sp, #176	@ 0xb0
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c04:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008c08:	2200      	movs	r2, #0
 8008c0a:	601a      	str	r2, [r3, #0]
 8008c0c:	605a      	str	r2, [r3, #4]
 8008c0e:	609a      	str	r2, [r3, #8]
 8008c10:	60da      	str	r2, [r3, #12]
 8008c12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008c14:	f107 0314 	add.w	r3, r7, #20
 8008c18:	2288      	movs	r2, #136	@ 0x88
 8008c1a:	2100      	movs	r1, #0
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f000 fc43 	bl	80094a8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c2a:	f040 8085 	bne.w	8008d38 <HAL_PCD_MspInit+0x13c>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008c2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008c32:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8008c34:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008c38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008c40:	2301      	movs	r3, #1
 8008c42:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8008c44:	2318      	movs	r3, #24
 8008c46:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8008c48:	2307      	movs	r3, #7
 8008c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008c4c:	2302      	movs	r3, #2
 8008c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008c50:	2302      	movs	r3, #2
 8008c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8008c54:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008c58:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008c5a:	f107 0314 	add.w	r3, r7, #20
 8008c5e:	4618      	mov	r0, r3
 8008c60:	f7fb f908 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d001      	beq.n	8008c6e <HAL_PCD_MspInit+0x72>
    {
      Error_Handler();
 8008c6a:	f7f7 ffa9 	bl	8000bc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008c6e:	4b34      	ldr	r3, [pc, #208]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c72:	4a33      	ldr	r2, [pc, #204]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008c74:	f043 0301 	orr.w	r3, r3, #1
 8008c78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008c7a:	4b31      	ldr	r3, [pc, #196]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c7e:	f003 0301 	and.w	r3, r3, #1
 8008c82:	613b      	str	r3, [r7, #16]
 8008c84:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8008c86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c94:	2300      	movs	r3, #0
 8008c96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8008c9a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008ca4:	f7f8 fcf8 	bl	8001698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8008ca8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8008cac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008cbc:	2303      	movs	r3, #3
 8008cbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008cc2:	230a      	movs	r3, #10
 8008cc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008cc8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008ccc:	4619      	mov	r1, r3
 8008cce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008cd2:	f7f8 fce1 	bl	8001698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cda:	4a19      	ldr	r2, [pc, #100]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008cdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008ce0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008ce2:	4b17      	ldr	r3, [pc, #92]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ce6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008cea:	60fb      	str	r3, [r7, #12]
 8008cec:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008cee:	4b14      	ldr	r3, [pc, #80]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d114      	bne.n	8008d24 <HAL_PCD_MspInit+0x128>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008cfa:	4b11      	ldr	r3, [pc, #68]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cfe:	4a10      	ldr	r2, [pc, #64]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d04:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d06:	4b0e      	ldr	r3, [pc, #56]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d0e:	60bb      	str	r3, [r7, #8]
 8008d10:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8008d12:	f7fa f9e3 	bl	80030dc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d16:	4b0a      	ldr	r3, [pc, #40]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d1a:	4a09      	ldr	r2, [pc, #36]	@ (8008d40 <HAL_PCD_MspInit+0x144>)
 8008d1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d20:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d22:	e001      	b.n	8008d28 <HAL_PCD_MspInit+0x12c>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8008d24:	f7fa f9da 	bl	80030dc <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008d28:	2200      	movs	r2, #0
 8008d2a:	2100      	movs	r1, #0
 8008d2c:	2043      	movs	r0, #67	@ 0x43
 8008d2e:	f7f8 fb70 	bl	8001412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008d32:	2043      	movs	r0, #67	@ 0x43
 8008d34:	f7f8 fb89 	bl	800144a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008d38:	bf00      	nop
 8008d3a:	37b0      	adds	r7, #176	@ 0xb0
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	40021000 	.word	0x40021000

08008d44 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b082      	sub	sp, #8
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008d58:	4619      	mov	r1, r3
 8008d5a:	4610      	mov	r0, r2
 8008d5c:	f7fe fac7 	bl	80072ee <USBD_LL_SetupStage>
}
 8008d60:	bf00      	nop
 8008d62:	3708      	adds	r7, #8
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b082      	sub	sp, #8
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	460b      	mov	r3, r1
 8008d72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008d7a:	78fa      	ldrb	r2, [r7, #3]
 8008d7c:	6879      	ldr	r1, [r7, #4]
 8008d7e:	4613      	mov	r3, r2
 8008d80:	00db      	lsls	r3, r3, #3
 8008d82:	4413      	add	r3, r2
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	440b      	add	r3, r1
 8008d88:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	78fb      	ldrb	r3, [r7, #3]
 8008d90:	4619      	mov	r1, r3
 8008d92:	f7fe fb01 	bl	8007398 <USBD_LL_DataOutStage>
}
 8008d96:	bf00      	nop
 8008d98:	3708      	adds	r7, #8
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}

08008d9e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d9e:	b580      	push	{r7, lr}
 8008da0:	b082      	sub	sp, #8
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
 8008da6:	460b      	mov	r3, r1
 8008da8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008db0:	78fa      	ldrb	r2, [r7, #3]
 8008db2:	6879      	ldr	r1, [r7, #4]
 8008db4:	4613      	mov	r3, r2
 8008db6:	00db      	lsls	r3, r3, #3
 8008db8:	4413      	add	r3, r2
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	440b      	add	r3, r1
 8008dbe:	3320      	adds	r3, #32
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	78fb      	ldrb	r3, [r7, #3]
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	f7fe fb9a 	bl	80074fe <USBD_LL_DataInStage>
}
 8008dca:	bf00      	nop
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b082      	sub	sp, #8
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008de0:	4618      	mov	r0, r3
 8008de2:	f7fe fcd4 	bl	800778e <USBD_LL_SOF>
}
 8008de6:	bf00      	nop
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b084      	sub	sp, #16
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008df6:	2301      	movs	r3, #1
 8008df8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	79db      	ldrb	r3, [r3, #7]
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d001      	beq.n	8008e06 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008e02:	f7f7 fedd 	bl	8000bc0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008e0c:	7bfa      	ldrb	r2, [r7, #15]
 8008e0e:	4611      	mov	r1, r2
 8008e10:	4618      	mov	r0, r3
 8008e12:	f7fe fc78 	bl	8007706 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7fe fc20 	bl	8007662 <USBD_LL_Reset>
}
 8008e22:	bf00      	nop
 8008e24:	3710      	adds	r7, #16
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}
	...

08008e2c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b082      	sub	sp, #8
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	6812      	ldr	r2, [r2, #0]
 8008e42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e46:	f043 0301 	orr.w	r3, r3, #1
 8008e4a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7fe fc67 	bl	8007726 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	7adb      	ldrb	r3, [r3, #11]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d005      	beq.n	8008e6c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008e60:	4b04      	ldr	r3, [pc, #16]	@ (8008e74 <HAL_PCD_SuspendCallback+0x48>)
 8008e62:	691b      	ldr	r3, [r3, #16]
 8008e64:	4a03      	ldr	r2, [pc, #12]	@ (8008e74 <HAL_PCD_SuspendCallback+0x48>)
 8008e66:	f043 0306 	orr.w	r3, r3, #6
 8008e6a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008e6c:	bf00      	nop
 8008e6e:	3708      	adds	r7, #8
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}
 8008e74:	e000ed00 	.word	0xe000ed00

08008e78 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	6812      	ldr	r2, [r2, #0]
 8008e8e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008e92:	f023 0301 	bic.w	r3, r3, #1
 8008e96:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	7adb      	ldrb	r3, [r3, #11]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d007      	beq.n	8008eb0 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008ea0:	4b08      	ldr	r3, [pc, #32]	@ (8008ec4 <HAL_PCD_ResumeCallback+0x4c>)
 8008ea2:	691b      	ldr	r3, [r3, #16]
 8008ea4:	4a07      	ldr	r2, [pc, #28]	@ (8008ec4 <HAL_PCD_ResumeCallback+0x4c>)
 8008ea6:	f023 0306 	bic.w	r3, r3, #6
 8008eaa:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8008eac:	f000 faf6 	bl	800949c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7fe fc51 	bl	800775e <USBD_LL_Resume>
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}
 8008ec4:	e000ed00 	.word	0xe000ed00

08008ec8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008eda:	78fa      	ldrb	r2, [r7, #3]
 8008edc:	4611      	mov	r1, r2
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f7fe fca7 	bl	8007832 <USBD_LL_IsoOUTIncomplete>
}
 8008ee4:	bf00      	nop
 8008ee6:	3708      	adds	r7, #8
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008efe:	78fa      	ldrb	r2, [r7, #3]
 8008f00:	4611      	mov	r1, r2
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fe fc63 	bl	80077ce <USBD_LL_IsoINIncomplete>
}
 8008f08:	bf00      	nop
 8008f0a:	3708      	adds	r7, #8
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}

08008f10 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7fe fcb9 	bl	8007896 <USBD_LL_DevConnected>
}
 8008f24:	bf00      	nop
 8008f26:	3708      	adds	r7, #8
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b082      	sub	sp, #8
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7fe fcb6 	bl	80078ac <USBD_LL_DevDisconnected>
}
 8008f40:	bf00      	nop
 8008f42:	3708      	adds	r7, #8
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b082      	sub	sp, #8
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d13c      	bne.n	8008fd2 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008f58:	4a20      	ldr	r2, [pc, #128]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4a1e      	ldr	r2, [pc, #120]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f64:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008f68:	4b1c      	ldr	r3, [pc, #112]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f6a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008f6e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008f70:	4b1a      	ldr	r3, [pc, #104]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f72:	2206      	movs	r2, #6
 8008f74:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008f76:	4b19      	ldr	r3, [pc, #100]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f78:	2202      	movs	r2, #2
 8008f7a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008f7c:	4b17      	ldr	r3, [pc, #92]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f7e:	2202      	movs	r2, #2
 8008f80:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008f82:	4b16      	ldr	r3, [pc, #88]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f84:	2200      	movs	r2, #0
 8008f86:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008f88:	4b14      	ldr	r3, [pc, #80]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008f8e:	4b13      	ldr	r3, [pc, #76]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f90:	2200      	movs	r2, #0
 8008f92:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8008f94:	4b11      	ldr	r3, [pc, #68]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f96:	2200      	movs	r2, #0
 8008f98:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008f9a:	4b10      	ldr	r3, [pc, #64]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008fa6:	480d      	ldr	r0, [pc, #52]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008fa8:	f7f8 fe8d 	bl	8001cc6 <HAL_PCD_Init>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d001      	beq.n	8008fb6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008fb2:	f7f7 fe05 	bl	8000bc0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008fb6:	2180      	movs	r1, #128	@ 0x80
 8008fb8:	4808      	ldr	r0, [pc, #32]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008fba:	f7f9 ffe6 	bl	8002f8a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008fbe:	2240      	movs	r2, #64	@ 0x40
 8008fc0:	2100      	movs	r1, #0
 8008fc2:	4806      	ldr	r0, [pc, #24]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008fc4:	f7f9 ff9a 	bl	8002efc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008fc8:	2280      	movs	r2, #128	@ 0x80
 8008fca:	2101      	movs	r1, #1
 8008fcc:	4803      	ldr	r0, [pc, #12]	@ (8008fdc <USBD_LL_Init+0x94>)
 8008fce:	f7f9 ff95 	bl	8002efc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008fd2:	2300      	movs	r3, #0
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3708      	adds	r7, #8
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}
 8008fdc:	20001878 	.word	0x20001878

08008fe0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fec:	2300      	movs	r3, #0
 8008fee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7f8 ff74 	bl	8001ee4 <HAL_PCD_Start>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009000:	7bbb      	ldrb	r3, [r7, #14]
 8009002:	2b03      	cmp	r3, #3
 8009004:	d816      	bhi.n	8009034 <USBD_LL_Start+0x54>
 8009006:	a201      	add	r2, pc, #4	@ (adr r2, 800900c <USBD_LL_Start+0x2c>)
 8009008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800900c:	0800901d 	.word	0x0800901d
 8009010:	08009023 	.word	0x08009023
 8009014:	08009029 	.word	0x08009029
 8009018:	0800902f 	.word	0x0800902f
    case HAL_OK :
      usb_status = USBD_OK;
 800901c:	2300      	movs	r3, #0
 800901e:	73fb      	strb	r3, [r7, #15]
    break;
 8009020:	e00b      	b.n	800903a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009022:	2303      	movs	r3, #3
 8009024:	73fb      	strb	r3, [r7, #15]
    break;
 8009026:	e008      	b.n	800903a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009028:	2301      	movs	r3, #1
 800902a:	73fb      	strb	r3, [r7, #15]
    break;
 800902c:	e005      	b.n	800903a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800902e:	2303      	movs	r3, #3
 8009030:	73fb      	strb	r3, [r7, #15]
    break;
 8009032:	e002      	b.n	800903a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8009034:	2303      	movs	r3, #3
 8009036:	73fb      	strb	r3, [r7, #15]
    break;
 8009038:	bf00      	nop
  }
  return usb_status;
 800903a:	7bfb      	ldrb	r3, [r7, #15]
}
 800903c:	4618      	mov	r0, r3
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b084      	sub	sp, #16
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	4608      	mov	r0, r1
 800904e:	4611      	mov	r1, r2
 8009050:	461a      	mov	r2, r3
 8009052:	4603      	mov	r3, r0
 8009054:	70fb      	strb	r3, [r7, #3]
 8009056:	460b      	mov	r3, r1
 8009058:	70bb      	strb	r3, [r7, #2]
 800905a:	4613      	mov	r3, r2
 800905c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800905e:	2300      	movs	r3, #0
 8009060:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009062:	2300      	movs	r3, #0
 8009064:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800906c:	78bb      	ldrb	r3, [r7, #2]
 800906e:	883a      	ldrh	r2, [r7, #0]
 8009070:	78f9      	ldrb	r1, [r7, #3]
 8009072:	f7f9 fc20 	bl	80028b6 <HAL_PCD_EP_Open>
 8009076:	4603      	mov	r3, r0
 8009078:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800907a:	7bbb      	ldrb	r3, [r7, #14]
 800907c:	2b03      	cmp	r3, #3
 800907e:	d817      	bhi.n	80090b0 <USBD_LL_OpenEP+0x6c>
 8009080:	a201      	add	r2, pc, #4	@ (adr r2, 8009088 <USBD_LL_OpenEP+0x44>)
 8009082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009086:	bf00      	nop
 8009088:	08009099 	.word	0x08009099
 800908c:	0800909f 	.word	0x0800909f
 8009090:	080090a5 	.word	0x080090a5
 8009094:	080090ab 	.word	0x080090ab
    case HAL_OK :
      usb_status = USBD_OK;
 8009098:	2300      	movs	r3, #0
 800909a:	73fb      	strb	r3, [r7, #15]
    break;
 800909c:	e00b      	b.n	80090b6 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800909e:	2303      	movs	r3, #3
 80090a0:	73fb      	strb	r3, [r7, #15]
    break;
 80090a2:	e008      	b.n	80090b6 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80090a4:	2301      	movs	r3, #1
 80090a6:	73fb      	strb	r3, [r7, #15]
    break;
 80090a8:	e005      	b.n	80090b6 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80090aa:	2303      	movs	r3, #3
 80090ac:	73fb      	strb	r3, [r7, #15]
    break;
 80090ae:	e002      	b.n	80090b6 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 80090b0:	2303      	movs	r3, #3
 80090b2:	73fb      	strb	r3, [r7, #15]
    break;
 80090b4:	bf00      	nop
  }
  return usb_status;
 80090b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3710      	adds	r7, #16
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}

080090c0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	460b      	mov	r3, r1
 80090ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090cc:	2300      	movs	r3, #0
 80090ce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090d0:	2300      	movs	r3, #0
 80090d2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80090da:	78fa      	ldrb	r2, [r7, #3]
 80090dc:	4611      	mov	r1, r2
 80090de:	4618      	mov	r0, r3
 80090e0:	f7f9 fc53 	bl	800298a <HAL_PCD_EP_Close>
 80090e4:	4603      	mov	r3, r0
 80090e6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80090e8:	7bbb      	ldrb	r3, [r7, #14]
 80090ea:	2b03      	cmp	r3, #3
 80090ec:	d816      	bhi.n	800911c <USBD_LL_CloseEP+0x5c>
 80090ee:	a201      	add	r2, pc, #4	@ (adr r2, 80090f4 <USBD_LL_CloseEP+0x34>)
 80090f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f4:	08009105 	.word	0x08009105
 80090f8:	0800910b 	.word	0x0800910b
 80090fc:	08009111 	.word	0x08009111
 8009100:	08009117 	.word	0x08009117
    case HAL_OK :
      usb_status = USBD_OK;
 8009104:	2300      	movs	r3, #0
 8009106:	73fb      	strb	r3, [r7, #15]
    break;
 8009108:	e00b      	b.n	8009122 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800910a:	2303      	movs	r3, #3
 800910c:	73fb      	strb	r3, [r7, #15]
    break;
 800910e:	e008      	b.n	8009122 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009110:	2301      	movs	r3, #1
 8009112:	73fb      	strb	r3, [r7, #15]
    break;
 8009114:	e005      	b.n	8009122 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009116:	2303      	movs	r3, #3
 8009118:	73fb      	strb	r3, [r7, #15]
    break;
 800911a:	e002      	b.n	8009122 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800911c:	2303      	movs	r3, #3
 800911e:	73fb      	strb	r3, [r7, #15]
    break;
 8009120:	bf00      	nop
  }
  return usb_status;
 8009122:	7bfb      	ldrb	r3, [r7, #15]
}
 8009124:	4618      	mov	r0, r3
 8009126:	3710      	adds	r7, #16
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b084      	sub	sp, #16
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	460b      	mov	r3, r1
 8009136:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009138:	2300      	movs	r3, #0
 800913a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009146:	78fa      	ldrb	r2, [r7, #3]
 8009148:	4611      	mov	r1, r2
 800914a:	4618      	mov	r0, r3
 800914c:	f7f9 fce2 	bl	8002b14 <HAL_PCD_EP_SetStall>
 8009150:	4603      	mov	r3, r0
 8009152:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009154:	7bbb      	ldrb	r3, [r7, #14]
 8009156:	2b03      	cmp	r3, #3
 8009158:	d816      	bhi.n	8009188 <USBD_LL_StallEP+0x5c>
 800915a:	a201      	add	r2, pc, #4	@ (adr r2, 8009160 <USBD_LL_StallEP+0x34>)
 800915c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009160:	08009171 	.word	0x08009171
 8009164:	08009177 	.word	0x08009177
 8009168:	0800917d 	.word	0x0800917d
 800916c:	08009183 	.word	0x08009183
    case HAL_OK :
      usb_status = USBD_OK;
 8009170:	2300      	movs	r3, #0
 8009172:	73fb      	strb	r3, [r7, #15]
    break;
 8009174:	e00b      	b.n	800918e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009176:	2303      	movs	r3, #3
 8009178:	73fb      	strb	r3, [r7, #15]
    break;
 800917a:	e008      	b.n	800918e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800917c:	2301      	movs	r3, #1
 800917e:	73fb      	strb	r3, [r7, #15]
    break;
 8009180:	e005      	b.n	800918e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009182:	2303      	movs	r3, #3
 8009184:	73fb      	strb	r3, [r7, #15]
    break;
 8009186:	e002      	b.n	800918e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009188:	2303      	movs	r3, #3
 800918a:	73fb      	strb	r3, [r7, #15]
    break;
 800918c:	bf00      	nop
  }
  return usb_status;
 800918e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3710      	adds	r7, #16
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	460b      	mov	r3, r1
 80091a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091a4:	2300      	movs	r3, #0
 80091a6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091a8:	2300      	movs	r3, #0
 80091aa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80091b2:	78fa      	ldrb	r2, [r7, #3]
 80091b4:	4611      	mov	r1, r2
 80091b6:	4618      	mov	r0, r3
 80091b8:	f7f9 fd0e 	bl	8002bd8 <HAL_PCD_EP_ClrStall>
 80091bc:	4603      	mov	r3, r0
 80091be:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80091c0:	7bbb      	ldrb	r3, [r7, #14]
 80091c2:	2b03      	cmp	r3, #3
 80091c4:	d816      	bhi.n	80091f4 <USBD_LL_ClearStallEP+0x5c>
 80091c6:	a201      	add	r2, pc, #4	@ (adr r2, 80091cc <USBD_LL_ClearStallEP+0x34>)
 80091c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091cc:	080091dd 	.word	0x080091dd
 80091d0:	080091e3 	.word	0x080091e3
 80091d4:	080091e9 	.word	0x080091e9
 80091d8:	080091ef 	.word	0x080091ef
    case HAL_OK :
      usb_status = USBD_OK;
 80091dc:	2300      	movs	r3, #0
 80091de:	73fb      	strb	r3, [r7, #15]
    break;
 80091e0:	e00b      	b.n	80091fa <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80091e2:	2303      	movs	r3, #3
 80091e4:	73fb      	strb	r3, [r7, #15]
    break;
 80091e6:	e008      	b.n	80091fa <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80091e8:	2301      	movs	r3, #1
 80091ea:	73fb      	strb	r3, [r7, #15]
    break;
 80091ec:	e005      	b.n	80091fa <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80091ee:	2303      	movs	r3, #3
 80091f0:	73fb      	strb	r3, [r7, #15]
    break;
 80091f2:	e002      	b.n	80091fa <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80091f4:	2303      	movs	r3, #3
 80091f6:	73fb      	strb	r3, [r7, #15]
    break;
 80091f8:	bf00      	nop
  }
  return usb_status;
 80091fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3710      	adds	r7, #16
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}

08009204 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	460b      	mov	r3, r1
 800920e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009216:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009218:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800921c:	2b00      	cmp	r3, #0
 800921e:	da0b      	bge.n	8009238 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009220:	78fb      	ldrb	r3, [r7, #3]
 8009222:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009226:	68f9      	ldr	r1, [r7, #12]
 8009228:	4613      	mov	r3, r2
 800922a:	00db      	lsls	r3, r3, #3
 800922c:	4413      	add	r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	440b      	add	r3, r1
 8009232:	3316      	adds	r3, #22
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	e00b      	b.n	8009250 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009238:	78fb      	ldrb	r3, [r7, #3]
 800923a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800923e:	68f9      	ldr	r1, [r7, #12]
 8009240:	4613      	mov	r3, r2
 8009242:	00db      	lsls	r3, r3, #3
 8009244:	4413      	add	r3, r2
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	440b      	add	r3, r1
 800924a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800924e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009250:	4618      	mov	r0, r3
 8009252:	3714      	adds	r7, #20
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	460b      	mov	r3, r1
 8009266:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009268:	2300      	movs	r3, #0
 800926a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800926c:	2300      	movs	r3, #0
 800926e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009276:	78fa      	ldrb	r2, [r7, #3]
 8009278:	4611      	mov	r1, r2
 800927a:	4618      	mov	r0, r3
 800927c:	f7f9 faf7 	bl	800286e <HAL_PCD_SetAddress>
 8009280:	4603      	mov	r3, r0
 8009282:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009284:	7bbb      	ldrb	r3, [r7, #14]
 8009286:	2b03      	cmp	r3, #3
 8009288:	d816      	bhi.n	80092b8 <USBD_LL_SetUSBAddress+0x5c>
 800928a:	a201      	add	r2, pc, #4	@ (adr r2, 8009290 <USBD_LL_SetUSBAddress+0x34>)
 800928c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009290:	080092a1 	.word	0x080092a1
 8009294:	080092a7 	.word	0x080092a7
 8009298:	080092ad 	.word	0x080092ad
 800929c:	080092b3 	.word	0x080092b3
    case HAL_OK :
      usb_status = USBD_OK;
 80092a0:	2300      	movs	r3, #0
 80092a2:	73fb      	strb	r3, [r7, #15]
    break;
 80092a4:	e00b      	b.n	80092be <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80092a6:	2303      	movs	r3, #3
 80092a8:	73fb      	strb	r3, [r7, #15]
    break;
 80092aa:	e008      	b.n	80092be <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80092ac:	2301      	movs	r3, #1
 80092ae:	73fb      	strb	r3, [r7, #15]
    break;
 80092b0:	e005      	b.n	80092be <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80092b2:	2303      	movs	r3, #3
 80092b4:	73fb      	strb	r3, [r7, #15]
    break;
 80092b6:	e002      	b.n	80092be <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80092b8:	2303      	movs	r3, #3
 80092ba:	73fb      	strb	r3, [r7, #15]
    break;
 80092bc:	bf00      	nop
  }
  return usb_status;
 80092be:	7bfb      	ldrb	r3, [r7, #15]
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3710      	adds	r7, #16
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b086      	sub	sp, #24
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	60f8      	str	r0, [r7, #12]
 80092d0:	607a      	str	r2, [r7, #4]
 80092d2:	603b      	str	r3, [r7, #0]
 80092d4:	460b      	mov	r3, r1
 80092d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092d8:	2300      	movs	r3, #0
 80092da:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092dc:	2300      	movs	r3, #0
 80092de:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80092e6:	7af9      	ldrb	r1, [r7, #11]
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	f7f9 fbe1 	bl	8002ab2 <HAL_PCD_EP_Transmit>
 80092f0:	4603      	mov	r3, r0
 80092f2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80092f4:	7dbb      	ldrb	r3, [r7, #22]
 80092f6:	2b03      	cmp	r3, #3
 80092f8:	d816      	bhi.n	8009328 <USBD_LL_Transmit+0x60>
 80092fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009300 <USBD_LL_Transmit+0x38>)
 80092fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009300:	08009311 	.word	0x08009311
 8009304:	08009317 	.word	0x08009317
 8009308:	0800931d 	.word	0x0800931d
 800930c:	08009323 	.word	0x08009323
    case HAL_OK :
      usb_status = USBD_OK;
 8009310:	2300      	movs	r3, #0
 8009312:	75fb      	strb	r3, [r7, #23]
    break;
 8009314:	e00b      	b.n	800932e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009316:	2303      	movs	r3, #3
 8009318:	75fb      	strb	r3, [r7, #23]
    break;
 800931a:	e008      	b.n	800932e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800931c:	2301      	movs	r3, #1
 800931e:	75fb      	strb	r3, [r7, #23]
    break;
 8009320:	e005      	b.n	800932e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009322:	2303      	movs	r3, #3
 8009324:	75fb      	strb	r3, [r7, #23]
    break;
 8009326:	e002      	b.n	800932e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8009328:	2303      	movs	r3, #3
 800932a:	75fb      	strb	r3, [r7, #23]
    break;
 800932c:	bf00      	nop
  }
  return usb_status;
 800932e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009330:	4618      	mov	r0, r3
 8009332:	3718      	adds	r7, #24
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b086      	sub	sp, #24
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	607a      	str	r2, [r7, #4]
 8009342:	603b      	str	r3, [r7, #0]
 8009344:	460b      	mov	r3, r1
 8009346:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009348:	2300      	movs	r3, #0
 800934a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009356:	7af9      	ldrb	r1, [r7, #11]
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	f7f9 fb5f 	bl	8002a1e <HAL_PCD_EP_Receive>
 8009360:	4603      	mov	r3, r0
 8009362:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8009364:	7dbb      	ldrb	r3, [r7, #22]
 8009366:	2b03      	cmp	r3, #3
 8009368:	d816      	bhi.n	8009398 <USBD_LL_PrepareReceive+0x60>
 800936a:	a201      	add	r2, pc, #4	@ (adr r2, 8009370 <USBD_LL_PrepareReceive+0x38>)
 800936c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009370:	08009381 	.word	0x08009381
 8009374:	08009387 	.word	0x08009387
 8009378:	0800938d 	.word	0x0800938d
 800937c:	08009393 	.word	0x08009393
    case HAL_OK :
      usb_status = USBD_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	75fb      	strb	r3, [r7, #23]
    break;
 8009384:	e00b      	b.n	800939e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009386:	2303      	movs	r3, #3
 8009388:	75fb      	strb	r3, [r7, #23]
    break;
 800938a:	e008      	b.n	800939e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800938c:	2301      	movs	r3, #1
 800938e:	75fb      	strb	r3, [r7, #23]
    break;
 8009390:	e005      	b.n	800939e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009392:	2303      	movs	r3, #3
 8009394:	75fb      	strb	r3, [r7, #23]
    break;
 8009396:	e002      	b.n	800939e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8009398:	2303      	movs	r3, #3
 800939a:	75fb      	strb	r3, [r7, #23]
    break;
 800939c:	bf00      	nop
  }
  return usb_status;
 800939e:	7dfb      	ldrb	r3, [r7, #23]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3718      	adds	r7, #24
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	460b      	mov	r3, r1
 80093b2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80093ba:	78fa      	ldrb	r2, [r7, #3]
 80093bc:	4611      	mov	r1, r2
 80093be:	4618      	mov	r0, r3
 80093c0:	f7f9 fb5f 	bl	8002a82 <HAL_PCD_EP_GetRxCount>
 80093c4:	4603      	mov	r3, r0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3708      	adds	r7, #8
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}
	...

080093d0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	460b      	mov	r3, r1
 80093da:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80093dc:	78fb      	ldrb	r3, [r7, #3]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d002      	beq.n	80093e8 <HAL_PCDEx_LPM_Callback+0x18>
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d01f      	beq.n	8009426 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80093e6:	e03b      	b.n	8009460 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	7adb      	ldrb	r3, [r3, #11]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d007      	beq.n	8009400 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80093f0:	f000 f854 	bl	800949c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80093f4:	4b1c      	ldr	r3, [pc, #112]	@ (8009468 <HAL_PCDEx_LPM_Callback+0x98>)
 80093f6:	691b      	ldr	r3, [r3, #16]
 80093f8:	4a1b      	ldr	r2, [pc, #108]	@ (8009468 <HAL_PCDEx_LPM_Callback+0x98>)
 80093fa:	f023 0306 	bic.w	r3, r3, #6
 80093fe:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	6812      	ldr	r2, [r2, #0]
 800940e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009412:	f023 0301 	bic.w	r3, r3, #1
 8009416:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800941e:	4618      	mov	r0, r3
 8009420:	f7fe f99d 	bl	800775e <USBD_LL_Resume>
    break;
 8009424:	e01c      	b.n	8009460 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	6812      	ldr	r2, [r2, #0]
 8009434:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009438:	f043 0301 	orr.w	r3, r3, #1
 800943c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009444:	4618      	mov	r0, r3
 8009446:	f7fe f96e 	bl	8007726 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	7adb      	ldrb	r3, [r3, #11]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d005      	beq.n	800945e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009452:	4b05      	ldr	r3, [pc, #20]	@ (8009468 <HAL_PCDEx_LPM_Callback+0x98>)
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	4a04      	ldr	r2, [pc, #16]	@ (8009468 <HAL_PCDEx_LPM_Callback+0x98>)
 8009458:	f043 0306 	orr.w	r3, r3, #6
 800945c:	6113      	str	r3, [r2, #16]
    break;
 800945e:	bf00      	nop
}
 8009460:	bf00      	nop
 8009462:	3708      	adds	r7, #8
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}
 8009468:	e000ed00 	.word	0xe000ed00

0800946c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800946c:	b480      	push	{r7}
 800946e:	b083      	sub	sp, #12
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009474:	4b03      	ldr	r3, [pc, #12]	@ (8009484 <USBD_static_malloc+0x18>)
}
 8009476:	4618      	mov	r0, r3
 8009478:	370c      	adds	r7, #12
 800947a:	46bd      	mov	sp, r7
 800947c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009480:	4770      	bx	lr
 8009482:	bf00      	nop
 8009484:	20001d5c 	.word	0x20001d5c

08009488 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009488:	b480      	push	{r7}
 800948a:	b083      	sub	sp, #12
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]

}
 8009490:	bf00      	nop
 8009492:	370c      	adds	r7, #12
 8009494:	46bd      	mov	sp, r7
 8009496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949a:	4770      	bx	lr

0800949c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80094a0:	f7f7 f822 	bl	80004e8 <SystemClock_Config>
}
 80094a4:	bf00      	nop
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <memset>:
 80094a8:	4402      	add	r2, r0
 80094aa:	4603      	mov	r3, r0
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d100      	bne.n	80094b2 <memset+0xa>
 80094b0:	4770      	bx	lr
 80094b2:	f803 1b01 	strb.w	r1, [r3], #1
 80094b6:	e7f9      	b.n	80094ac <memset+0x4>

080094b8 <__libc_init_array>:
 80094b8:	b570      	push	{r4, r5, r6, lr}
 80094ba:	4d0d      	ldr	r5, [pc, #52]	@ (80094f0 <__libc_init_array+0x38>)
 80094bc:	4c0d      	ldr	r4, [pc, #52]	@ (80094f4 <__libc_init_array+0x3c>)
 80094be:	1b64      	subs	r4, r4, r5
 80094c0:	10a4      	asrs	r4, r4, #2
 80094c2:	2600      	movs	r6, #0
 80094c4:	42a6      	cmp	r6, r4
 80094c6:	d109      	bne.n	80094dc <__libc_init_array+0x24>
 80094c8:	4d0b      	ldr	r5, [pc, #44]	@ (80094f8 <__libc_init_array+0x40>)
 80094ca:	4c0c      	ldr	r4, [pc, #48]	@ (80094fc <__libc_init_array+0x44>)
 80094cc:	f000 f818 	bl	8009500 <_init>
 80094d0:	1b64      	subs	r4, r4, r5
 80094d2:	10a4      	asrs	r4, r4, #2
 80094d4:	2600      	movs	r6, #0
 80094d6:	42a6      	cmp	r6, r4
 80094d8:	d105      	bne.n	80094e6 <__libc_init_array+0x2e>
 80094da:	bd70      	pop	{r4, r5, r6, pc}
 80094dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80094e0:	4798      	blx	r3
 80094e2:	3601      	adds	r6, #1
 80094e4:	e7ee      	b.n	80094c4 <__libc_init_array+0xc>
 80094e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80094ea:	4798      	blx	r3
 80094ec:	3601      	adds	r6, #1
 80094ee:	e7f2      	b.n	80094d6 <__libc_init_array+0x1e>
 80094f0:	080095b0 	.word	0x080095b0
 80094f4:	080095b0 	.word	0x080095b0
 80094f8:	080095b0 	.word	0x080095b0
 80094fc:	080095b4 	.word	0x080095b4

08009500 <_init>:
 8009500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009502:	bf00      	nop
 8009504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009506:	bc08      	pop	{r3}
 8009508:	469e      	mov	lr, r3
 800950a:	4770      	bx	lr

0800950c <_fini>:
 800950c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800950e:	bf00      	nop
 8009510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009512:	bc08      	pop	{r3}
 8009514:	469e      	mov	lr, r3
 8009516:	4770      	bx	lr
