Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_parameters_0.vhd" in Library work.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dm_iob.vhd" in Library work.
Architecture arc of Entity u_ddr_s3_dm_iob is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd" in Library work.
Architecture arc of Entity u_ddr_s3_dqs_iob is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd" in Library work.
Architecture arc of Entity u_ddr_s3_dq_iob is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd" in Library work.
Architecture arc_dqs_delay of Entity u_ddr_dqs_delay is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd" in Library work.
Architecture arc of Entity u_ddr_fifo_0_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd" in Library work.
Architecture arc of Entity u_ddr_fifo_1_wr_en_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd" in Library work.
Architecture arc of Entity u_ddr_wr_gray_cntr is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd" in Library work.
Architecture arc of Entity u_ddr_rd_gray_cntr is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd" in Library work.
Architecture arc of Entity u_ddr_ram8d_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd" in Library work.
Architecture arc_cal_ctl of Entity u_ddr_cal_ctl is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd" in Library work.
Architecture arc_tap_dly of Entity u_ddr_tap_dly is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_infrastructure_iobs_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_controller_iobs_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_path_iobs_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_read_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_read_controller_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_write_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd" in Library work.
Architecture arc of Entity u_ddr_clk_dcm is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd" in Library work.
Architecture arc of Entity u_ddr_cal_top is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd" in Library work.
Architecture arc of Entity u_ddr_controller_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd" in Library work.
Architecture arc of Entity u_ddr_data_path_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd" in Library work.
Architecture arc of Entity u_ddr_infrastructure is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd" in Library work.
Architecture arc of Entity u_ddr_iobs_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd" in Library work.
Architecture arc of Entity u_ddr_top_0 is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd" in Library work.
Architecture arc of Entity u_ddr_infrastructure_top is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd" in Library work.
Architecture arc_mem_interface_top of Entity u_ddr is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" in Library work.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 255. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 256. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 259. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 262. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 266. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 270. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 334. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 335. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 336. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 339. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 344. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 351. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 354. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" Line 356. Choice to_unsigned is not a locally static expression.
Architecture behavioral of Entity ramunit is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd" in Library work.
Architecture leitwerk_1 of Entity leitwerk is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" in Library work.
Architecture a1 of Entity ram is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ClockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/vga.vhd" in Library work.
Architecture behaviour of Entity vga is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/vga_clk.vhd" in Library work.
Architecture behavioral of Entity vga_clk is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/CPU.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.
Compiling vhdl file "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/toplevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behaviour>).

Analyzing hierarchy for entity <vga_clk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CPU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <leitwerk> in library <work> (architecture <leitwerk_1>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RAM> in library <work> (architecture <a1>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ramunit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <u_ddr> in library <work> (architecture <arc_mem_interface_top>).

Analyzing hierarchy for entity <u_ddr_top_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_infrastructure_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_controller_0> in library <work> (architecture <arc>) with generics.
	COL_WIDTH = 10
	ROW_WIDTH = 13

Analyzing hierarchy for entity <u_ddr_data_path_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_infrastructure> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_clk_dcm> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_cal_top> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_data_read_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_data_read_controller_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_data_write_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_infrastructure_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_controller_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_data_path_iobs_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_cal_ctl> in library <work> (architecture <arc_cal_ctl>).

Analyzing hierarchy for entity <u_ddr_tap_dly> in library <work> (architecture <arc_tap_dly>).

Analyzing hierarchy for entity <u_ddr_rd_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_ram8d_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <u_ddr_dqs_delay> in library <work> (architecture <arc_dqs_delay>).

Analyzing hierarchy for entity <u_ddr_fifo_0_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_fifo_1_wr_en_0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_wr_gray_cntr> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_s3_dqs_iob> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <u_ddr_s3_dq_iob> in library <work> (architecture <arc>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/toplevel.vhd" line 158: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'vga_clk'.
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/toplevel.vhd" line 158: Unconnected output port 'LOCKED_OUT' of component 'vga_clk'.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <vga> in library <work> (Architecture <behaviour>).
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/vga.vhd" line 46: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/vga.vhd" line 78: Index value(s) does not match array range, simulation mismatch.
Entity <vga> analyzed. Unit <vga> generated.

Analyzing Entity <vga_clk> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <vga_clk>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <vga_clk>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <vga_clk>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <vga_clk>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <vga_clk>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <vga_clk>.
Entity <vga_clk> analyzed. Unit <vga_clk> generated.

Analyzing Entity <CPU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/CPU.vhd" line 109: Unconnected output port 'err_out' of component 'leitwerk'.
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <leitwerk> in library <work> (Architecture <leitwerk_1>).
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd" line 383: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd" line 416: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd" line 416: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd" line 607: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd" line 698: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd" line 34: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <err>
Entity <leitwerk> analyzed. Unit <leitwerk> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd" line 114: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data1> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd" line 126: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <reg_data2> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd" line 329: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd" line 330: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:2679 - Register <ram_wea> in unit <ALU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <RAM> in library <work> (Architecture <a1>).
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" line 143: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" line 146: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" line 150: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd" line 170: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <test1> in unit <RAM> has a constant value of 00000000001100001000000010010011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <test2> in unit <RAM> has a constant value of 11111111110111111111000001101111 during circuit operation. The register is replaced by logic.
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing Entity <ramunit> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" line 401: Unconnected output port 'cntrl0_clk_tb' of component 'u_ddr'.
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" line 401: Unconnected output port 'cntrl0_clk90_tb' of component 'u_ddr'.
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" line 401: Unconnected output port 'cntrl0_sys_rst_tb' of component 'u_ddr'.
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" line 401: Unconnected output port 'cntrl0_sys_rst90_tb' of component 'u_ddr'.
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd" line 401: Unconnected output port 'cntrl0_sys_rst180_tb' of component 'u_ddr'.
INFO:Xst:2679 - Register <ack> in unit <ramunit> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <ramunit> analyzed. Unit <ramunit> generated.

Analyzing Entity <u_ddr> in library <work> (Architecture <arc_mem_interface_top>).
WARNING:Xst:753 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd" line 212: Unconnected output port 'ddr2_dm' of component 'u_ddr_top_0'.
Entity <u_ddr> analyzed. Unit <u_ddr> generated.

Analyzing Entity <u_ddr_top_0> in library <work> (Architecture <arc>).
Entity <u_ddr_top_0> analyzed. Unit <u_ddr_top_0> generated.

Analyzing generic Entity <u_ddr_controller_0> in library <work> (Architecture <arc>).
	COL_WIDTH = 10
	ROW_WIDTH = 13
    Set property "syn_preserve = TRUE" for signal <ba_address_reg1>.
    Set property "syn_preserve = TRUE" for signal <ba_address_reg2>.
    Set property "syn_preserve = TRUE" for signal <column_address_reg>.
    Set property "syn_preserve = TRUE" for signal <row_address_reg>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_rst>.
    Set property "syn_preserve = TRUE" for signal <lmr_dll_set>.
    Set user-defined property "INIT =  0" for instance <ACK_REG_INST1> in unit <u_ddr_controller_0>.
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd" line 1105: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd" line 1132: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <rst_iob_out> in unit <u_ddr_controller_0>.
    Set user-defined property "IOB =  FORCE" for instance <rst_iob_out> in unit <u_ddr_controller_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:2679 - Register <ddr_odt2> in unit <u_ddr_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <u_ddr_controller_0> analyzed. Unit <u_ddr_controller_0> generated.

Analyzing Entity <u_ddr_data_path_0> in library <work> (Architecture <arc>).
Entity <u_ddr_data_path_0> analyzed. Unit <u_ddr_data_path_0> generated.

Analyzing Entity <u_ddr_data_read_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <fifo0_rd_addr_r>.
    Set property "syn_preserve = TRUE" for signal <fifo1_rd_addr_r>.
Entity <u_ddr_data_read_0> analyzed. Unit <u_ddr_data_read_0> generated.

Analyzing Entity <u_ddr_rd_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd" line 106: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <u_ddr_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <u_ddr_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <u_ddr_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <u_ddr_rd_gray_cntr>.
Entity <u_ddr_rd_gray_cntr> analyzed. Unit <u_ddr_rd_gray_cntr> generated.

Analyzing Entity <u_ddr_ram8d_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0000" for instance <fifo_bit0> in unit <u_ddr_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit1> in unit <u_ddr_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit2> in unit <u_ddr_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit3> in unit <u_ddr_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit4> in unit <u_ddr_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit5> in unit <u_ddr_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit6> in unit <u_ddr_ram8d_0>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit7> in unit <u_ddr_ram8d_0>.
Entity <u_ddr_ram8d_0> analyzed. Unit <u_ddr_ram8d_0> generated.

Analyzing Entity <u_ddr_data_read_controller_0> in library <work> (Architecture <arc>).
    Set property "buffer_type = none" for signal <dqs_delayed_col0>.
    Set property "buffer_type = none" for signal <dqs_delayed_col1>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col0> in unit <u_ddr_data_read_controller_0>.
    Set user-defined property "syn_preserve =  TRUE" for instance <gen_delay[0].dqs_delay_col1> in unit <u_ddr_data_read_controller_0>.
Entity <u_ddr_data_read_controller_0> analyzed. Unit <u_ddr_data_read_controller_0> generated.

Analyzing Entity <u_ddr_dqs_delay.1> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <u_ddr_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <u_ddr_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <u_ddr_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <u_ddr_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <u_ddr_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <u_ddr_dqs_delay.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <u_ddr_dqs_delay.1> analyzed. Unit <u_ddr_dqs_delay.1> generated.

Analyzing Entity <u_ddr_dqs_delay.2> in library <work> (Architecture <arc_dqs_delay>).
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <u_ddr_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <u_ddr_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <u_ddr_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <u_ddr_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <u_ddr_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <u_ddr_dqs_delay.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <u_ddr_dqs_delay.2> analyzed. Unit <u_ddr_dqs_delay.2> generated.

Analyzing Entity <u_ddr_fifo_0_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <u_ddr_fifo_0_wr_en_0>.
Entity <u_ddr_fifo_0_wr_en_0> analyzed. Unit <u_ddr_fifo_0_wr_en_0> generated.

Analyzing Entity <u_ddr_fifo_1_wr_en_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <u_ddr_fifo_1_wr_en_0>.
Entity <u_ddr_fifo_1_wr_en_0> analyzed. Unit <u_ddr_fifo_1_wr_en_0> generated.

Analyzing Entity <u_ddr_wr_gray_cntr> in library <work> (Architecture <arc>).
INFO:Xst:1561 - "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd" line 98: Mux is complete : default of case is discarded
    Set user-defined property "INIT =  0" for instance <bit0> in unit <u_ddr_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <u_ddr_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <u_ddr_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <u_ddr_wr_gray_cntr>.
Entity <u_ddr_wr_gray_cntr> analyzed. Unit <u_ddr_wr_gray_cntr> generated.

Analyzing Entity <u_ddr_data_write_0> in library <work> (Architecture <arc>).
    Set property "syn_preserve = TRUE" for signal <write_data0>.
    Set property "syn_preserve = TRUE" for signal <write_data1>.
    Set property "syn_preserve = TRUE" for signal <write_data2>.
    Set property "syn_preserve = TRUE" for signal <write_data3>.
    Set property "syn_preserve = TRUE" for signal <write_data4>.
    Set property "syn_preserve = TRUE" for signal <write_data_m0>.
    Set property "syn_preserve = TRUE" for signal <write_data_m1>.
    Set property "syn_preserve = TRUE" for signal <write_data_m2>.
    Set property "syn_preserve = TRUE" for signal <write_data_m3>.
    Set property "syn_preserve = TRUE" for signal <write_data_m4>.
    Set property "syn_preserve = TRUE" for signal <write_data90>.
    Set property "syn_preserve = TRUE" for signal <write_data90_1>.
    Set property "syn_preserve = TRUE" for signal <write_data90_2>.
    Set property "syn_preserve = TRUE" for signal <write_data270>.
    Set property "syn_preserve = TRUE" for signal <write_data270_1>.
    Set property "syn_preserve = TRUE" for signal <write_data270_2>.
Entity <u_ddr_data_write_0> analyzed. Unit <u_ddr_data_write_0> generated.

Analyzing Entity <u_ddr_infrastructure> in library <work> (Architecture <arc>).
Entity <u_ddr_infrastructure> analyzed. Unit <u_ddr_infrastructure> generated.

Analyzing Entity <u_ddr_iobs_0> in library <work> (Architecture <arc>).
Entity <u_ddr_iobs_0> analyzed. Unit <u_ddr_iobs_0> generated.

Analyzing Entity <u_ddr_infrastructure_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U_clk_i> in unit <u_ddr_infrastructure_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r_inst> in unit <u_ddr_infrastructure_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r_inst> in unit <u_ddr_infrastructure_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r_inst> in unit <u_ddr_infrastructure_iobs_0>.
Entity <u_ddr_infrastructure_iobs_0> analyzed. Unit <u_ddr_infrastructure_iobs_0> generated.

Analyzing Entity <u_ddr_controller_iobs_0> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <iob_web> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_web> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_rasb> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_rasb> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <iob_casb> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_casb> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r16> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r16> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r16> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r16> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r17> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r17> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r17> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r17> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r18> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r18> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r18> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r18> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r19> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r19> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r19> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r19> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke1> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_cke> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r20> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r20> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r20> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r20> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_odt> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_odt> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ODT_iob_obuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <ODT_iob_obuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ODT_iob_obuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <ODT_iob_obuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[12].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[12].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[12].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[12].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[11].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[11].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[11].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[11].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[10].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[10].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[10].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[10].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[9].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[9].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[9].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[9].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[8].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[8].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[8].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[8].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[7].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[7].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[7].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[7].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[6].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[6].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[6].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[6].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[5].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[5].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[5].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[5].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[4].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[4].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[4].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[4].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[3].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[3].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[3].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[3].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[2].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[2].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[2].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[2].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].iob_addr> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].iob_addr> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].iob_ba> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].iob_ba> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[1].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].iob_ba> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].iob_ba> in unit <u_ddr_controller_iobs_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[0].r> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_inbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <rst_iob_inbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <rst_iob_inbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <rst_iob_inbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_inbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_outbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <rst_iob_outbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_outbuf> in unit <u_ddr_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <rst_iob_outbuf> in unit <u_ddr_controller_iobs_0>.
Entity <u_ddr_controller_iobs_0> analyzed. Unit <u_ddr_controller_iobs_0> generated.

Analyzing Entity <u_ddr_data_path_iobs_0> in library <work> (Architecture <arc>).
Entity <u_ddr_data_path_iobs_0> analyzed. Unit <u_ddr_data_path_iobs_0> generated.

Analyzing Entity <u_ddr_s3_dqs_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <U1> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <U1> in unit <u_ddr_s3_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <U2> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U3> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U3> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <U3> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U4> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <U4> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <U4> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U4> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <U4> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <U4> in unit <u_ddr_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U4> in unit <u_ddr_s3_dqs_iob>.
Entity <u_ddr_s3_dqs_iob> analyzed. Unit <u_ddr_s3_dqs_iob> generated.

Analyzing Entity <u_ddr_s3_dq_iob> in library <work> (Architecture <arc>).
    Set user-defined property "INIT =  0" for instance <DDR_OUT> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "INIT =  0" for instance <DQ_T> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "IOB =  FORCE" for instance <DQ_T> in unit <u_ddr_s3_dq_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_OBUFT> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <DQ_OBUFT> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_OBUFT> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DQ_OBUFT> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_IBUF> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DQ_IBUF> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DQ_IBUF> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DQ_IBUF> in unit <u_ddr_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_IBUF> in unit <u_ddr_s3_dq_iob>.
Entity <u_ddr_s3_dq_iob> analyzed. Unit <u_ddr_s3_dq_iob> generated.

Analyzing Entity <u_ddr_infrastructure_top> in library <work> (Architecture <arc>).
Entity <u_ddr_infrastructure_top> analyzed. Unit <u_ddr_infrastructure_top> generated.

Analyzing Entity <u_ddr_clk_dcm> in library <work> (Architecture <arc>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST1> in unit <u_ddr_clk_dcm>.
Entity <u_ddr_clk_dcm> analyzed. Unit <u_ddr_clk_dcm> generated.

Analyzing Entity <u_ddr_cal_top> in library <work> (Architecture <arc>).
Entity <u_ddr_cal_top> analyzed. Unit <u_ddr_cal_top> generated.

Analyzing Entity <u_ddr_cal_ctl> in library <work> (Architecture <arc_cal_ctl>).
    Set property "syn_keep = TRUE" for signal <cnt>.
    Set property "syn_keep = TRUE" for signal <cnt1>.
    Set property "syn_keep = TRUE" for signal <trans_onedtct>.
    Set property "syn_keep = TRUE" for signal <trans_twodtct>.
    Set property "syn_keep = TRUE" for signal <phase_cnt>.
    Set property "syn_keep = TRUE" for signal <tap_dly_reg>.
    Set property "syn_keep = TRUE" for signal <enb_trans_two_dtct>.
    Set property "syn_keep = TRUE" for signal <tapfordqs_val>.
INFO:Xst:1432 - Contents of array <tap_dly_reg> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <tap_dly_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <u_ddr_cal_ctl> analyzed. Unit <u_ddr_cal_ctl> generated.

Analyzing Entity <u_ddr_tap_dly> in library <work> (Architecture <arc_tap_dly>).
    Set property "syn_preserve = TRUE" for signal <tap>.
    Set property "syn_preserve = TRUE" for signal <flop1>.
    Set user-defined property "INIT =  E2E2" for instance <l0> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l1> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l2> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l3> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l4> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l5> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l6> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l7> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l8> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l9> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l10> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l11> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l12> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l13> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l14> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l15> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l16> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l17> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l18> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l19> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l20> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l21> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l22> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l23> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l24> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l25> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l26> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l27> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l28> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l29> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l30> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  E2E2" for instance <l31> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[0].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[1].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[2].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[3].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[4].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[5].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[6].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[7].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[8].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[9].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[10].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[11].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[12].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[13].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[14].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[15].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[16].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[17].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[18].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[19].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[20].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[21].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[22].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[23].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[24].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[25].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[26].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[27].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[28].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[29].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[30].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[31].r> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[0].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[1].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[2].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[3].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[4].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[5].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[6].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[7].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[8].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[9].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[10].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[11].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[12].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[13].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[14].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[15].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[16].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[17].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[18].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[19].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[20].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[21].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[22].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[23].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[24].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[25].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[26].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[27].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[28].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[29].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[30].u> in unit <u_ddr_tap_dly>.
    Set user-defined property "INIT =  0" for instance <u31> in unit <u_ddr_tap_dly>.
Entity <u_ddr_tap_dly> analyzed. Unit <u_ddr_tap_dly> generated.

Analyzing Entity <ClockDivider> in library <work> (Architecture <Behavioral>).
Entity <ClockDivider> analyzed. Unit <ClockDivider> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <ddr_odt_cntrl> in unit <u_ddr_controller_0> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <vga>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/vga.vhd".
WARNING:Xst:647 - Input <rgb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 31x32-bit dual-port RAM <Mram_reg_data> for signal <reg_data>.
    Found 1-bit register for signal <h>.
    Found 1-bit register for signal <v>.
    Found 1-bit 32-to-1 multiplexer for signal <currentValue>.
    Found 1-bit register for signal <offs_intX>.
    Found 1-bit register for signal <offs_intY>.
    Found 5-bit register for signal <reg_counter>.
    Found 5-bit addsub for signal <reg_counter$share0000> created at line 95.
    Found 10-bit up counter for signal <x_cnt>.
    Found 10-bit up counter for signal <y_cnt>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <leitwerk>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/leitwerk_v3.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 122                                            |
    | Inputs             | 11                                             |
    | Outputs            | 10                                             |
    | Clock              | clk_in                    (rising_edge)        |
    | Clock enable       | err_out                   (negative)           |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <alu_work_out>.
    Found 1-bit register for signal <mmu_work_out>.
    Found 3-bit register for signal <mmu_com_out>.
    Found 6-bit register for signal <alu_com_out>.
    Found 32-bit register for signal <mmu_adr_out>.
    Found 32-bit register for signal <alu_data_out1>.
    Found 32-bit register for signal <alu_data_out2>.
    Found 5-bit register for signal <alu_adr_out>.
    Found 32-bit register for signal <mmu_data_out>.
    Found 5-bit 4-to-1 multiplexer for signal <alu_adr_out$mux0004> created at line 325.
    Found 6-bit 4-to-1 multiplexer for signal <alu_com_out$mux0002> created at line 325.
    Found 6-bit 8-to-1 multiplexer for signal <alu_com_out$mux0003> created at line 519.
    Found 6-bit 8-to-1 multiplexer for signal <alu_com_out$mux0006> created at line 637.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0005>.
    Found 32-bit 8-to-1 multiplexer for signal <alu_data_out1$mux0006> created at line 146.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0007> created at line 325.
    Found 32-bit 8-to-1 multiplexer for signal <alu_data_out1$mux0008> created at line 637.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out1$mux0009>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0004>.
    Found 32-bit 4-to-1 multiplexer for signal <alu_data_out2$mux0005> created at line 325.
    Found 1-bit 4-to-1 multiplexer for signal <alu_work_out$mux0004> created at line 325.
    Found 64-bit up counter for signal <cycle_ctr>.
    Found 1-bit register for signal <err<0>>.
    Found 1-bit 8-to-1 multiplexer for signal <err_0$mux0004> created at line 637.
    Found 64-bit register for signal <instr_ctr>.
    Found 64-bit adder for signal <instr_ctr$share0000> created at line 56.
    Found 30-bit register for signal <ir>.
    Found 30-bit adder for signal <mmu_adr_out$add0001> created at line 84.
    Found 3-bit 4-to-1 multiplexer for signal <mmu_com_out$mux0003> created at line 231.
    Found 32-bit 4-to-1 multiplexer for signal <mmu_data_out$mux0003> created at line 231.
    Found 30-bit register for signal <pc>.
    Found 64-bit up counter for signal <time_ctr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 239 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred 284 Multiplexer(s).
Unit <leitwerk> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ALU.vhd".
WARNING:Xst:1780 - Signal <ram_web> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram_wea<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dinb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_dina> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addrb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_addra> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 31x32-bit dual-port RAM <Mram_reg_data2> for signal <reg_data2>.
    Found 31x32-bit dual-port RAM <Mram_reg_data1> for signal <reg_data1>.
    Register <debug_signal> equivalent to <cu_data_out> has been removed
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_in                    (rising_edge)        |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <cu_data_out>.
    Found 32-bit register for signal <acc>.
    Found 32-bit addsub for signal <acc$addsub0000>.
    Found 32-bit comparator less for signal <acc$cmp_lt0000> created at line 285.
    Found 32-bit comparator less for signal <acc$cmp_lt0001> created at line 303.
    Found 32-bit 4-to-1 multiplexer for signal <acc$mux0022> created at line 230.
    Found 32-bit 4-to-1 multiplexer for signal <acc$mux0036> created at line 137.
    Found 32-bit xor2 for signal <acc$xor0000> created at line 201.
    Found 32-bit xor2 for signal <acc$xor0001> created at line 203.
    Found 32-bit xor2 for signal <acc$xor0002> created at line 205.
    Found 32-bit xor2 for signal <acc$xor0003> created at line 207.
    Found 5-bit register for signal <debug_adr_signal>.
    Found 32-bit register for signal <ram_douta>.
    Found 32-bit register for signal <ram_doutb>.
    Found 32-bit register for signal <s_op1>.
    Found 32-bit register for signal <s_op2>.
    Found 5-bit register for signal <s_op3>.
    Found 6-bit register for signal <s_opc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 RAM(s).
	inferred 208 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <ClockDivider>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ClockDivider.vhd".
    Found 1-bit register for signal <clk_sgn>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <u_ddr_infrastructure>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure.vhd".
    Found 5-bit register for signal <delay_sel_val1>.
    Found 1-bit register for signal <rst_calib1_r1>.
    Found 1-bit register for signal <rst_calib1_r2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <u_ddr_infrastructure> synthesized.


Synthesizing Unit <u_ddr_data_write_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_write_0.vhd".
    Found 1-bit register for signal <write_en_val>.
    Found 16-bit register for signal <write_data1>.
    Found 16-bit register for signal <write_data2>.
    Found 8-bit register for signal <write_data270>.
    Found 8-bit register for signal <write_data270_1>.
    Found 8-bit register for signal <write_data270_2>.
    Found 16-bit register for signal <write_data3>.
    Found 16-bit register for signal <write_data4>.
    Found 8-bit register for signal <write_data90>.
    Found 8-bit register for signal <write_data90_1>.
    Found 8-bit register for signal <write_data90_2>.
    Found 2-bit register for signal <write_data_m1>.
    Found 2-bit register for signal <write_data_m2>.
    Found 1-bit register for signal <write_data_m270<0>>.
    Found 1-bit register for signal <write_data_m270_1<0>>.
    Found 1-bit register for signal <write_data_m270_2<0>>.
    Found 2-bit register for signal <write_data_m3>.
    Found 2-bit register for signal <write_data_m4>.
    Found 1-bit register for signal <write_data_m90<0>>.
    Found 1-bit register for signal <write_data_m90_1<0>>.
    Found 1-bit register for signal <write_data_m90_2<0>>.
    Found 1-bit register for signal <write_en_P1>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <u_ddr_data_write_0> synthesized.


Synthesizing Unit <u_ddr_cal_ctl>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_ctl.vhd".
WARNING:Xst:646 - Signal <cnt_val<31:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <tapfordqs>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 216.
    Found 6-bit up counter for signal <cnt>.
    Found 6-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <enb_trans_two_dtct>.
    Found 5-bit comparator less for signal <enb_trans_two_dtct$cmp_lt0000> created at line 145.
    Found 5-bit up counter for signal <phase_cnt>.
    Found 1-bit register for signal <reset_r>.
    Found 32-bit register for signal <tap_dly_reg>.
    Found 5-bit register for signal <tapfordqs_val>.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0000> created at line 237.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0001> created at line 239.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0002> created at line 241.
    Found 5-bit comparator greater for signal <tapfordqs_val$cmp_gt0003> created at line 243.
    Found 1-bit register for signal <trans_onedtct>.
    Found 1-bit register for signal <trans_twodtct>.
    Summary:
	inferred   3 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <u_ddr_cal_ctl> synthesized.


Synthesizing Unit <vga_clk>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/vga_clk.vhd".
Unit <vga_clk> synthesized.


Synthesizing Unit <u_ddr_controller_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_0.vhd".
WARNING:Xst:1780 - Signal <rp_cnt_value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <odt_deassert> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lmr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_done_dis> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_reset3_clk0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_enable3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <wrburst_end_1> equivalent to <rdburst_end_1> has been removed
    Register <wrburst_end_2> equivalent to <rdburst_end_2> has been removed
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 28                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <init_current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 28                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | current_state$or0000      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <burst_length>.
    Found 1-bit register for signal <ar_done>.
    Found 1-bit register for signal <rst_calib>.
    Found 1-bit register for signal <read_fifo_rden>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <accept_cmd_in>.
    Found 23-bit register for signal <address_reg>.
    Found 1-bit register for signal <ar_done_reg>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <auto_ref1>.
    Found 1-bit register for signal <auto_ref_detect1>.
    Found 1-bit register for signal <auto_ref_issued>.
    Found 1-bit register for signal <auto_ref_wait>.
    Found 1-bit register for signal <auto_ref_wait1>.
    Found 1-bit register for signal <auto_ref_wait2>.
    Found 10-bit up counter for signal <autoref_count>.
    Found 1-bit register for signal <autoref_value>.
    Found 2-bit register for signal <ba_address_reg1>.
    Found 2-bit register for signal <ba_address_reg2>.
    Found 3-bit register for signal <burst_length>.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit subtractor for signal <cas_count$sub0000> created at line 636.
    Found 13-bit register for signal <column_address_reg>.
    Found 8-bit down counter for signal <count6>.
    Found 13-bit register for signal <ddr_address1>.
    Found 2-bit register for signal <ddr_ba1>.
    Found 1-bit register for signal <ddr_casb2>.
    Found 1-bit register for signal <ddr_rasb2>.
    Found 1-bit register for signal <ddr_web2>.
    Found 8-bit down counter for signal <dll_rst_count>.
    Found 3-bit down counter for signal <dqs_div_cascount>.
    Found 3-bit register for signal <dqs_div_rdburstcount>.
    Found 3-bit subtractor for signal <dqs_div_rdburstcount$addsub0000> created at line 1317.
    Found 1-bit register for signal <dqs_enable1>.
    Found 1-bit register for signal <dqs_enable2>.
    Found 1-bit register for signal <dqs_enable_int>.
    Found 1-bit register for signal <dqs_reset1_clk0>.
    Found 1-bit register for signal <dqs_reset2_clk0>.
    Found 1-bit register for signal <dqs_reset_int>.
    Found 1-bit register for signal <go_to_active>.
    Found 4-bit up counter for signal <init_count>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <init_mem>.
    Found 1-bit register for signal <init_memory>.
    Found 7-bit down counter for signal <init_pre_count>.
    Found 5-bit down counter for signal <ras_count>.
    Found 3-bit down counter for signal <rcd_count>.
    Found 1-bit register for signal <rdburst_end_1>.
    Found 1-bit register for signal <rdburst_end_2>.
    Found 1-bit register for signal <read_cmd1>.
    Found 1-bit register for signal <read_cmd2>.
    Found 1-bit register for signal <read_cmd3>.
    Found 8-bit down counter for signal <rfc_count>.
    Found 1-bit register for signal <rfc_count_reg>.
    Found 13-bit register for signal <row_address_reg>.
    Found 3-bit down counter for signal <rp_count>.
    Found 1-bit register for signal <rst0_r>.
    Found 1-bit register for signal <rst180_r>.
    Found 1-bit register for signal <rst_dqs_div_r>.
    Found 1-bit register for signal <rst_dqs_div_r1>.
    Found 3-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wrburst_end_3>.
    Found 3-bit down counter for signal <wrburst_end_cnt>.
    Found 1-bit register for signal <write_cmd1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  13 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <u_ddr_controller_0> synthesized.


Synthesizing Unit <u_ddr_rd_gray_cntr>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_rd_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <u_ddr_rd_gray_cntr> synthesized.


Synthesizing Unit <u_ddr_ram8d_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_ram8d_0.vhd".
Unit <u_ddr_ram8d_0> synthesized.


Synthesizing Unit <u_ddr_dqs_delay_1>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd".
Unit <u_ddr_dqs_delay_1> synthesized.


Synthesizing Unit <u_ddr_dqs_delay_2>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_dqs_delay_0.vhd".
Unit <u_ddr_dqs_delay_2> synthesized.


Synthesizing Unit <u_ddr_fifo_0_wr_en_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_0_wr_en_0.vhd".
Unit <u_ddr_fifo_0_wr_en_0> synthesized.


Synthesizing Unit <u_ddr_fifo_1_wr_en_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_fifo_1_wr_en_0.vhd".
Unit <u_ddr_fifo_1_wr_en_0> synthesized.


Synthesizing Unit <u_ddr_wr_gray_cntr>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_wr_gray_cntr.vhd".
    Found 16x4-bit ROM for signal <d_in>.
    Summary:
	inferred   1 ROM(s).
Unit <u_ddr_wr_gray_cntr> synthesized.


Synthesizing Unit <u_ddr_infrastructure_iobs_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_iobs_0.vhd".
Unit <u_ddr_infrastructure_iobs_0> synthesized.


Synthesizing Unit <u_ddr_controller_iobs_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_controller_iobs_0.vhd".
Unit <u_ddr_controller_iobs_0> synthesized.


Synthesizing Unit <u_ddr_s3_dqs_iob>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dqs_iob.vhd".
Unit <u_ddr_s3_dqs_iob> synthesized.


Synthesizing Unit <u_ddr_s3_dq_iob>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_s3_dq_iob.vhd".
Unit <u_ddr_s3_dq_iob> synthesized.


Synthesizing Unit <u_ddr_clk_dcm>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_clk_dcm.vhd".
Unit <u_ddr_clk_dcm> synthesized.


Synthesizing Unit <u_ddr_tap_dly>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_tap_dly.vhd".
    Found 1-bit xor2 for signal <flop2_xnor_0$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_1$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_10$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_11$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_12$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_13$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_14$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_15$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_16$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_17$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_18$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_19$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_2$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_20$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_21$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_22$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_23$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_24$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_25$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_26$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_27$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_28$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_29$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_3$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_30$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_4$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_5$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_6$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_7$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_8$xor0000>.
    Found 1-bit xor2 for signal <flop2_xnor_9$xor0000>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <u_ddr_tap_dly> synthesized.


Synthesizing Unit <u_ddr_data_read_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_0.vhd".
    Found 4-bit register for signal <fifo0_rd_addr_r>.
    Found 4-bit register for signal <fifo1_rd_addr_r>.
    Found 8-bit register for signal <fifo_0_data_out_r>.
    Found 8-bit register for signal <fifo_1_data_out_r>.
    Found 16-bit register for signal <first_sdr_data>.
    Found 1-bit register for signal <read_fifo_rden_90r1>.
    Found 1-bit register for signal <read_fifo_rden_90r2>.
    Found 1-bit register for signal <read_fifo_rden_90r3>.
    Found 1-bit register for signal <read_fifo_rden_90r4>.
    Found 1-bit register for signal <read_fifo_rden_90r5>.
    Found 1-bit register for signal <read_fifo_rden_90r6>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred  47 D-type flip-flop(s).
Unit <u_ddr_data_read_0> synthesized.


Synthesizing Unit <u_ddr_data_read_controller_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_read_controller_0.vhd".
WARNING:Xst:647 - Input <vio_out_dqs_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <u_ddr_data_read_controller_0> synthesized.


Synthesizing Unit <u_ddr_data_path_iobs_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_iobs_0.vhd".
WARNING:Xst:647 - Input <data_mask_f<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_mask_r<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr_dm> is never assigned. Tied to value 0.
Unit <u_ddr_data_path_iobs_0> synthesized.


Synthesizing Unit <u_ddr_cal_top>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_cal_top.vhd".
Unit <u_ddr_cal_top> synthesized.


Synthesizing Unit <u_ddr_infrastructure_top>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_infrastructure_top.vhd".
WARNING:Xst:647 - Input <sys_clk_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wait_200us_int> equivalent to <wait_200us> has been removed
    Found 1-bit register for signal <wait_200us>.
    Found 16-bit up counter for signal <counter200>.
    Found 17-bit comparator less for signal <counter200$cmp_lt0000> created at line 183.
    Found 1-bit register for signal <sys_rst>.
    Found 1-bit register for signal <sys_rst180>.
    Found 1-bit register for signal <sys_rst180_1>.
    Found 1-bit register for signal <sys_rst180_o>.
    Found 1-bit register for signal <sys_rst90>.
    Found 1-bit register for signal <sys_rst90_1>.
    Found 1-bit register for signal <sys_rst90_o>.
    Found 1-bit register for signal <sys_rst_1>.
    Found 1-bit register for signal <sys_rst_o>.
    Found 1-bit register for signal <wait_200us_i>.
    Found 1-bit register for signal <wait_clk270>.
    Found 1-bit register for signal <wait_clk90>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <u_ddr_infrastructure_top> synthesized.


Synthesizing Unit <u_ddr_data_path_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_data_path_0.vhd".
WARNING:Xst:1780 - Signal <read_valid_data_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo1_rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo0_rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <u_ddr_data_path_0> synthesized.


Synthesizing Unit <u_ddr_iobs_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_iobs_0.vhd".
Unit <u_ddr_iobs_0> synthesized.


Synthesizing Unit <u_ddr_top_0>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr_top_0.vhd".
Unit <u_ddr_top_0> synthesized.


Synthesizing Unit <u_ddr>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ipcore_dir/u_ddr/user_design/rtl/u_ddr.vhd".
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <vio_out_dqs_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <vio_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_twodtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_onedtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_rst_calib> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_phase_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_enb_trans_two_dtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_delay_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <u_ddr> synthesized.


Synthesizing Unit <ramunit>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/ramunit.vhd".
WARNING:Xst:646 - Signal <i_cntrl0_auto_ref_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_cntrl0_ar_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <data_out>.
    Found 11-bit up counter for signal <cmdcounter>.
    Found 1-bit register for signal <cmdsent>.
    Found 1-bit register for signal <i_cntrl0_burst_done>.
    Found 3-bit register for signal <i_cntrl0_user_command_register>.
    Found 25-bit register for signal <i_cntrl0_user_input_address>.
    Found 16-bit register for signal <i_cntrl0_user_input_data>.
    Found 32-bit register for signal <read_data>.
    Summary:
	inferred   1 Counter(s).
	inferred  78 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <ramunit> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/MMU.vhd".
WARNING:Xst:1780 - Signal <test3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <ack_out>.
    Found 1-bit register for signal <ack_intern>.
    Found 104-bit register for signal <data>.
    Found 25-bit adder for signal <data$add0000> created at line 170.
    Found 25-bit adder for signal <data$add0001> created at line 170.
    Found 25-bit adder for signal <data$add0002> created at line 170.
    Found 8-bit 4-to-1 multiplexer for signal <data_0$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_1$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_10$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_11$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_11$mux0001> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <data_12$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_12$mux0001> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <data_2$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_3$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_3$mux0001> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <data_4$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_4$mux0001> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <data_5$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_6$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_7$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_7$mux0001> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <data_8$mux0000> created at line 141.
    Found 8-bit 4-to-1 multiplexer for signal <data_8$mux0001> created at line 153.
    Found 8-bit 4-to-1 multiplexer for signal <data_9$mux0000> created at line 141.
    Found 8-bit 13-to-1 multiplexer for signal <data_out$varindex0000> created at line 170.
    Found 8-bit 13-to-1 multiplexer for signal <data_out$varindex0001> created at line 170.
    Found 8-bit 13-to-1 multiplexer for signal <data_out$varindex0002> created at line 170.
    Found 8-bit 13-to-1 multiplexer for signal <data_out$varindex0003> created at line 170.
    Found 3-bit register for signal <i_cmd>.
    Found 25-bit comparator greater for signal <i_cmd$cmp_gt0000> created at line 131.
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred 184 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/CPU.vhd".
WARNING:Xst:1305 - Output <cpu_err_out> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <cu_mmu_adr_out<31:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cu_err_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <alu_err_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <alu_debug_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <CPU> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "C:/Users/jan/Documents/VHDL-Projects/V4/RISC-Vhdl/toplevel.vhd".
WARNING:Xst:646 - Signal <y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rgb> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <offs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nullsetzer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_cpu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 31x32-bit dual-port RAM                               : 3
# ROMs                                                 : 4
 16x4-bit ROM                                          : 4
# Adders/Subtractors                                   : 9
 25-bit adder                                          : 3
 3-bit subtractor                                      : 2
 30-bit adder                                          : 1
 32-bit addsub                                         : 1
 5-bit addsub                                          : 1
 64-bit adder                                          : 1
# Counters                                             : 23
 10-bit up counter                                     : 3
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit down counter                                    : 6
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 64-bit up counter                                     : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 191
 1-bit register                                        : 121
 13-bit register                                       : 3
 16-bit register                                       : 6
 2-bit register                                        : 7
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 5
 30-bit register                                       : 2
 32-bit register                                       : 12
 4-bit register                                        : 2
 5-bit register                                        : 7
 6-bit register                                        : 2
 64-bit register                                       : 1
 8-bit register                                        : 21
# Comparators                                          : 10
 17-bit comparator less                                : 1
 25-bit comparator greater                             : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 4
 5-bit comparator less                                 : 1
# Multiplexers                                         : 43
 1-bit 32-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 9
 32-bit 8-to-1 multiplexer                             : 2
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 4-to-1 multiplexer                              : 1
 6-bit 8-to-1 multiplexer                              : 2
 8-bit 13-to-1 multiplexer                             : 4
 8-bit 4-to-1 multiplexer                              : 19
# Xors                                                 : 35
 1-bit xor2                                            : 31
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <PROZESSOR/SPEICHER/u_ramunit/u_u_ddr/top_00/controller0/init_current_state/FSM> on signal <init_current_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 init_idle          | 00
 init_precharge     | 01
 init_auto_refresh  | 10
 init_load_mode_reg | 11
--------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <PROZESSOR/SPEICHER/u_ramunit/u_u_ddr/top_00/controller0/current_state/FSM> on signal <current_state[1:4]> with gray encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 idle                    | 0000
 precharge               | 1111
 auto_refresh            | 0001
 active                  | 0011
 first_write             | 0110
 write_wait              | 0101
 burst_write             | 1100
 precharge_after_write   | 0100
 precharge_after_write_2 | 1101
 read_wait               | 1110
 burst_read              | 0111
 active_wait             | 0010
-------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <PROZESSOR/RECHENEINHEIT/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 10
 0010  | 01
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <PROZESSOR/CU/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------
WARNING:Xst:1710 - FF/Latch <column_address_reg_10> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <column_address_reg_11> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <column_address_reg_12> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_length_2> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mmu_adr_out_25> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_26> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_27> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_28> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_29> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_30> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <mmu_adr_out_31> of sequential type is unconnected in block <CU>.
WARNING:Xst:2677 - Node <burst_length_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_10> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_11> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <column_address_reg_12> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2404 -  FFs/Latches <write_data_m1<1:0>> (without init value) have a constant value of 0 in block <u_ddr_data_write_0>.
WARNING:Xst:2404 -  FFs/Latches <column_address_reg<12:10>> (without init value) have a constant value of 0 in block <u_ddr_controller_0>.
WARNING:Xst:2404 -  FFs/Latches <write_data_m2<1:0>> (without init value) have a constant value of 0 in block <u_ddr_data_write_0>.
WARNING:Xst:2404 -  FFs/Latches <write_data_m3<1:0>> (without init value) have a constant value of 0 in block <u_ddr_data_write_0>.

Synthesizing (advanced) Unit <ALU>.
INFO:Xst:3226 - The RAM <Mram_reg_data1> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_in>        | rise     |
    |     weA            | connected to signal <Mram_reg_data2_not0000_1> | high     |
    |     addrA          | connected to signal <s_op3>         |          |
    |     diA            | connected to signal <acc>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_in>        | rise     |
    |     enB            | connected to signal <ram_douta_and0000> | high     |
    |     addrB          | connected to signal <s_op1>         |          |
    |     doB            | connected to signal <ram_douta>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_reg_data2> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_doutb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_in>        | rise     |
    |     weA            | connected to signal <Mram_reg_data2_not0000_0> | high     |
    |     addrA          | connected to signal <s_op3>         |          |
    |     diA            | connected to signal <acc>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_in>        | rise     |
    |     enB            | connected to signal <ram_doutb_and0000> | high     |
    |     addrB          | connected to signal <s_op2>         |          |
    |     doB            | connected to signal <ram_doutb>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ALU> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel>.
INFO:Xst:3226 - The RAM <Inst_vga/Mram_reg_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <Inst_vga/reg_counter>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk25>         | rise     |
    |     weA            | connected to signal <Inst_vga/Mram_reg_data_not0000> | high     |
    |     addrA          | connected to signal <debug_adr>     |          |
    |     diA            | connected to signal <debug>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk25>         | rise     |
    |     addrB          | connected to signal <Inst_vga/reg_counter_mux0001> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <toplevel> synthesized (advanced).
WARNING:Xst:2677 - Node <burst_length_0> of sequential type is unconnected in block <u_ddr_controller_0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 31x32-bit dual-port block RAM                         : 3
# ROMs                                                 : 4
 16x4-bit ROM                                          : 4
# Adders/Subtractors                                   : 9
 3-bit subtractor                                      : 2
 30-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 3
 5-bit addsub                                          : 1
 64-bit adder                                          : 1
# Counters                                             : 23
 10-bit up counter                                     : 3
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit down counter                                    : 6
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 64-bit up counter                                     : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 1122
 Flip-Flops                                            : 1122
# Comparators                                          : 10
 17-bit comparator less                                : 1
 25-bit comparator greater                             : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 5-bit comparator greater                              : 4
 5-bit comparator less                                 : 1
# Multiplexers                                         : 43
 1-bit 32-to-1 multiplexer                             : 2
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 9
 32-bit 8-to-1 multiplexer                             : 2
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 4-to-1 multiplexer                              : 1
 6-bit 8-to-1 multiplexer                              : 2
 8-bit 13-to-1 multiplexer                             : 4
 8-bit 4-to-1 multiplexer                              : 19
# Xors                                                 : 35
 1-bit xor2                                            : 31
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <write_data_m4_0> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_1> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_0> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_0> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_0> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_0> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_0> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_0> (without init value) has a constant value of 0 in block <u_ddr_data_write_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_length_2> (without init value) has a constant value of 0 in block <u_ddr_controller_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <reset90_r> in Unit <u_ddr_data_read_0> is equivalent to the following 2 FFs/Latches, which will be removed : <fifo1_rd_addr_inst/reset90_r> <fifo0_rd_addr_inst/reset90_r> 
INFO:Xst:2146 - In block <leitwerk>, Counter <time_ctr> <cycle_ctr> are equivalent, XST will keep only <time_ctr>.

Optimizing unit <toplevel> ...

Optimizing unit <u_ddr_infrastructure> ...

Optimizing unit <u_ddr_data_write_0> ...

Optimizing unit <u_ddr_cal_ctl> ...

Optimizing unit <u_ddr_controller_0> ...
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <u_ddr_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <u_ddr_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <u_ddr_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <u_ddr_controller_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <u_ddr_ram8d_0> ...

Optimizing unit <u_ddr_dqs_delay_2> ...

Optimizing unit <u_ddr_controller_iobs_0> ...

Optimizing unit <u_ddr_tap_dly> ...

Optimizing unit <leitwerk> ...

Optimizing unit <u_ddr_data_read_0> ...

Optimizing unit <u_ddr_data_read_controller_0> ...

Optimizing unit <u_ddr_data_path_iobs_0> ...

Optimizing unit <u_ddr_infrastructure_top> ...

Optimizing unit <ramunit> ...

Optimizing unit <RAM> ...
WARNING:Xst:2677 - Node <PROZESSOR/CU/mmu_adr_out_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <PROZESSOR/CU/mmu_adr_out_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <PROZESSOR/CU/mmu_adr_out_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <PROZESSOR/CU/mmu_adr_out_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <PROZESSOR/CU/mmu_adr_out_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <PROZESSOR/CU/mmu_adr_out_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <PROZESSOR/CU/mmu_adr_out_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <PROZESSOR/SPEICHER/u_ramunit/u_u_ddr/top_00/controller0/ar_done> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
ERROR:Xst:2035 - Port <clk_swag> has illegal connections. This port is connected to an input buffer and other components.
Input Buffer:
   Port <I> of node <PROZESSOR/SPEICHER/u_ramunit/u_u_ddr/infrastructure_top0/DIFF_ENDED_CLKS_INST.SYS_CLK_INST> (IBUFGDS_LVDS_25) in unit <toplevel>
   Port <IB> of node <PROZESSOR/SPEICHER/u_ramunit/u_u_ddr/infrastructure_top0/DIFF_ENDED_CLKS_INST.SYS_CLK_INST> (IBUFGDS_LVDS_25) in unit <toplevel>
Other Components:
   Port <C> of node <PROZESSOR/CLOCKER/clk_sgn> (FDCE) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_0> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_1> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_2> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_3> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_4> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_5> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_6> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_7> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_8> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_9> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_10> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_11> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_12> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_13> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_14> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_15> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_16> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_17> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_18> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_19> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_20> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_21> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_22> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_23> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_24> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_25> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_26> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_27> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_28> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_29> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_30> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/CLOCKER/counter_31> (FDC) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_0> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_1> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_2> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_3> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_4> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_5> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_6> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_7> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_8> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_9> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_10> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_11> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_12> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_13> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_14> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_15> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_16> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_17> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_18> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_19> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_20> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_21> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_22> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_23> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_24> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_25> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_26> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_27> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_28> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_29> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_30> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_out_31> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/ack_out> (FD) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/ack_intern> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_0> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_1> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_2> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_3> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_4> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_5> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_6> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_2_7> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_0> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_1> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_2> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_3> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_4> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_5> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_6> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_0_7> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_0> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_1> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_2> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_3> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_4> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_5> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_6> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_1_7> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_0> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_1> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_2> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_3> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_4> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_5> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_6> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_10_7> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_0> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_1> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_2> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_3> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_4> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_5> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_6> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_3_7> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_0> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_1> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_2> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_3> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_4> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_5> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_6> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_4_7> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_0> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_1> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_2> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_3> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_4> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_5> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_6> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_6_7> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_0> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_1> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_2> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_3> (FDRE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_4> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_5> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_6> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_5_7> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_0> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_1> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_2> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_3> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_4> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_5> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_6> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_11_7> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_0> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_1> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_2> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_3> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_4> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_5> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_6> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_8_7> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_0> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_1> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_2> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_3> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_4> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_5> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_6> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_12_7> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_0> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_1> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_2> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_3> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_4> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_5> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_6> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_7_7> (FDSE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_0> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_1> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_2> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_3> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_4> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_5> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_6> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/data_9_7> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/i_cmd_0> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/i_cmd_1> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/i_cmd_2> (FDE) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_0> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_1> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_2> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_3> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_4> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_5> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_6> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_7> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_8> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_9> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_10> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_11> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_12> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_13> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_14> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_15> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_16> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_17> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_18> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_19> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_20> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_21> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_22> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_23> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_address_24> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_0> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_1> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_2> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_3> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_4> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_5> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_6> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_7> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_8> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_9> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_10> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_11> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_12> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_13> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_14> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_input_data_15> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_burst_done> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_command_register_0> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_command_register_1> (FDSE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/i_cntrl0_user_command_register_2> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/cmdsent> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_17> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_22> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_23> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_18> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_30> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_24> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_19> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_25> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_31> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_26> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_27> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_28> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_29> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_0> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_1> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_4> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_2> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_3> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_5> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_6> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_9> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_7> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_8> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_10> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_11> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_12> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_13> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_14> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_21> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_20> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_15> (FDRE_1) in unit <toplevel>
   Port <C> of node <PROZESSOR/SPEICHER/u_ramunit/read_data_16> (FDRE_1) in unit <toplevel>
   Port <I0> of node <PROZESSOR/SPEICHER/u_ramunit/clk_inv1> (LUT1) in unit <toplevel>
   Port <I1> of node <PROZESSOR/CLOCKER/clk_out1> (LUT3) in unit <toplevel>


Total REAL time to Xst completion: 105.00 secs
Total CPU time to Xst completion: 104.55 secs
 
--> 

Total memory usage is 341164 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :  170 (   0 filtered)
Number of infos    :   32 (   0 filtered)

