#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025f7c16e9e0 .scope module, "t2_synchronous_fifo" "t2_synchronous_fifo" 2 3;
 .timescale 0 0;
P_0000025f7c16eb70 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0000025f7c16eba8 .param/l "DEPTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0000025f7c1d7ea0_0 .var "clk", 0 0;
v0000025f7c1d7ae0_0 .net "empty", 0 0, L_0000025f7c1d79a0;  1 drivers
v0000025f7c1d7e00_0 .net "full", 0 0, L_0000025f7c16bff0;  1 drivers
v0000025f7c1d7860_0 .var "in", 7 0;
v0000025f7c1d7c20_0 .net "out", 7 0, v0000025f7c174370_0;  1 drivers
v0000025f7c1d70e0_0 .var "read_en", 0 0;
v0000025f7c1d7180_0 .var "reset_n", 0 0;
v0000025f7c1d72c0_0 .var "write_en", 0 0;
S_0000025f7c16d750 .scope task, "read_fifo" "read_fifo" 2 76, 2 76 0, S_0000025f7c16e9e0;
 .timescale 0 0;
v0000025f7c168980_0 .var/i "i", 31 0;
E_0000025f7c169de0 .event posedge, v0000025f7c174050_0;
TD_t2_synchronous_fifo.read_fifo ;
    %vpi_call 2 79 "$display", "Reading data from FIFO" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f7c168980_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000025f7c168980_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_0000025f7c169de0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f7c1d70e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d70e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000025f7c168980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f7c168980_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 87 "$display", "FIFO empty condition: %b", v0000025f7c1d7ae0_0 {0 0 0};
    %end;
S_0000025f7c1263d0 .scope task, "reset_fifo" "reset_fifo" 2 51, 2 51 0, S_0000025f7c16e9e0;
 .timescale 0 0;
TD_t2_synchronous_fifo.reset_fifo ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d7180_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f7c1d7180_0, 0, 1;
    %delay 10, 0;
    %end;
S_0000025f7c126560 .scope task, "simultaneous_read_write" "simultaneous_read_write" 2 91, 2 91 0, S_0000025f7c16e9e0;
 .timescale 0 0;
v0000025f7c1269c0_0 .var/i "i", 31 0;
TD_t2_synchronous_fifo.simultaneous_read_write ;
    %vpi_call 2 94 "$display", "Simultaneous read and write operations" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f7c1269c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000025f7c1269c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %wait E_0000025f7c169de0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f7c1d72c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f7c1d70e0_0, 0, 1;
    %vpi_func 2 99 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0000025f7c1d7860_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d70e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000025f7c1269c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f7c1269c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call 2 105 "$display", "Final FIFO full condition: %b", v0000025f7c1d7e00_0 {0 0 0};
    %vpi_call 2 106 "$display", "Final FIFO empty condition: %b", v0000025f7c1d7ae0_0 {0 0 0};
    %end;
S_0000025f7c1266f0 .scope module, "uut" "synchronous_fifo" 2 14, 3 1 0, S_0000025f7c16e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 8 "in";
    .port_info 5 /OUTPUT 8 "out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000025f7c16d8e0 .param/l "DATA_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0000025f7c16d918 .param/l "DEPTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0000025f7c16d950 .param/l "ptr_width" 0 3 10, +C4<00000000000000000000000000000011>;
L_0000025f7c16bff0 .functor AND 1, v0000025f7c1d7b80_0, L_0000025f7c1d77c0, C4<1>, C4<1>;
v0000025f7c173e70_0 .net *"_ivl_1", 2 0, L_0000025f7c1d7680;  1 drivers
v0000025f7c173f10_0 .net *"_ivl_3", 2 0, L_0000025f7c1d7900;  1 drivers
v0000025f7c173fb0_0 .net *"_ivl_4", 0 0, L_0000025f7c1d77c0;  1 drivers
v0000025f7c174050_0 .net "clk", 0 0, v0000025f7c1d7ea0_0;  1 drivers
v0000025f7c1740f0_0 .net "empty", 0 0, L_0000025f7c1d79a0;  alias, 1 drivers
v0000025f7c174190 .array "fifo", 7 0, 7 0;
v0000025f7c174230_0 .net "full", 0 0, L_0000025f7c16bff0;  alias, 1 drivers
v0000025f7c1742d0_0 .net "in", 7 0, v0000025f7c1d7860_0;  1 drivers
v0000025f7c174370_0 .var "out", 7 0;
v0000025f7c174410_0 .net "read_en", 0 0, v0000025f7c1d70e0_0;  1 drivers
v0000025f7c1744b0_0 .var "read_ptr", 3 0;
v0000025f7c1d7220_0 .net "reset_n", 0 0, v0000025f7c1d7180_0;  1 drivers
v0000025f7c1d7b80_0 .var "wrap_around", 0 0;
v0000025f7c1d7540_0 .net "write_en", 0 0, v0000025f7c1d72c0_0;  1 drivers
v0000025f7c1d7040_0 .var "write_ptr", 3 0;
L_0000025f7c1d7680 .part v0000025f7c1d7040_0, 0, 3;
L_0000025f7c1d7900 .part v0000025f7c1744b0_0, 0, 3;
L_0000025f7c1d77c0 .cmp/eq 3, L_0000025f7c1d7680, L_0000025f7c1d7900;
L_0000025f7c1d79a0 .cmp/eq 4, v0000025f7c1d7040_0, v0000025f7c1744b0_0;
S_0000025f7c1d8000 .scope task, "write_fifo" "write_fifo" 2 60, 2 60 0, S_0000025f7c16e9e0;
 .timescale 0 0;
v0000025f7c1d7f40_0 .var/i "i", 31 0;
TD_t2_synchronous_fifo.write_fifo ;
    %vpi_call 2 63 "$display", "Writing data to FIFO" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f7c1d7f40_0, 0, 32;
T_3.4 ;
    %load/vec4 v0000025f7c1d7f40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.5, 5;
    %wait E_0000025f7c169de0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f7c1d72c0_0, 0, 1;
    %vpi_func 2 67 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0000025f7c1d7860_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d72c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000025f7c1d7f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f7c1d7f40_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %vpi_call 2 72 "$display", "FIFO full condition: %b", v0000025f7c1d7e00_0 {0 0 0};
    %end;
    .scope S_0000025f7c1266f0;
T_4 ;
    %wait E_0000025f7c169de0;
    %load/vec4 v0000025f7c1d7220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025f7c1d7040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025f7c1744b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025f7c174370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f7c1d7b80_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025f7c1266f0;
T_5 ;
    %wait E_0000025f7c169de0;
    %load/vec4 v0000025f7c1d7540_0;
    %load/vec4 v0000025f7c174230_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000025f7c1742d0_0;
    %load/vec4 v0000025f7c1d7040_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f7c174190, 0, 4;
    %load/vec4 v0000025f7c1d7040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000025f7c1d7040_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025f7c1266f0;
T_6 ;
    %wait E_0000025f7c169de0;
    %load/vec4 v0000025f7c174410_0;
    %load/vec4 v0000025f7c1740f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000025f7c1744b0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000025f7c174190, 4;
    %assign/vec4 v0000025f7c174370_0, 0;
    %load/vec4 v0000025f7c1744b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000025f7c1744b0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000025f7c1266f0;
T_7 ;
    %wait E_0000025f7c169de0;
    %load/vec4 v0000025f7c1d7040_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000025f7c1744b0_0;
    %parti/s 1, 3, 3;
    %xor;
    %assign/vec4 v0000025f7c1d7b80_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025f7c16e9e0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0000025f7c1d7ea0_0;
    %inv;
    %store/vec4 v0000025f7c1d7ea0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000025f7c16e9e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d7ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d7180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f7c1d70e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025f7c1d7860_0, 0, 8;
    %fork TD_t2_synchronous_fifo.reset_fifo, S_0000025f7c1263d0;
    %join;
    %fork TD_t2_synchronous_fifo.write_fifo, S_0000025f7c1d8000;
    %join;
    %fork TD_t2_synchronous_fifo.read_fifo, S_0000025f7c16d750;
    %join;
    %fork TD_t2_synchronous_fifo.simultaneous_read_write, S_0000025f7c126560;
    %join;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000025f7c16e9e0;
T_10 ;
    %vpi_call 2 111 "$dumpfile", "sync_fifo_TB.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025f7c16e9e0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t2_synchronous_fifo.v";
    "./synchronous_fifo.v";
