

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Wed Dec 18 16:28:38 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolution2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   70|   70|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   69|   69|        23|          -|          -|     3|    no    |
        | + Loop 1.1  |   21|   21|         7|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     27|       0|    747|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        -|      -|     648|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     27|     648|    911|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_0_1_fu_568_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_0_2_fu_587_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_1_fu_609_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_2_fu_615_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_1_fu_592_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_1_fu_626_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_2_fu_631_p2           |     *    |      3|  0|  20|          32|          32|
    |tmp_1_2_fu_620_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_1_fu_550_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_335_p2                 |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_383_p2                 |     +    |      0|  0|  10|           2|           1|
    |output_r_d0                   |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_663_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_605_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_636_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_653_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_640_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_648_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_644_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_10_fu_497_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_11_fu_507_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_12_fu_541_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_4_2_fu_367_p2             |     +    |      0|  0|  12|           3|           2|
    |tmp_4_fu_393_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_8_0_2_fu_452_p2           |     +    |      0|  0|  12|           2|           3|
    |tmp_3_fu_357_p2               |     -    |      0|  0|  15|           5|           5|
    |cond2_fu_476_p2               |   icmp   |      0|  0|   9|           3|           2|
    |exitcond2_fu_377_p2           |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_329_p2           |   icmp   |      0|  0|   8|           2|           2|
    |grp_fu_303_p3                 |  select  |      0|  0|  32|           1|          32|
    |grp_fu_310_p3                 |  select  |      0|  0|  32|           1|          32|
    |input_load_0_2_phi_fu_574_p3  |  select  |      0|  0|  32|           1|          32|
    |input_load_1_2_phi_fu_580_p3  |  select  |      0|  0|  32|           1|          32|
    |input_load_2_2_phi_fu_598_p3  |  select  |      0|  0|  32|           1|          32|
    |newIndex_trunc1_fu_424_p2     |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |     27|  0| 747|         585|         738|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  47|         10|    1|         10|
    |i_reg_280         |   9|          2|    2|          4|
    |input_0_address0  |  21|          4|    4|         16|
    |input_0_address1  |  21|          4|    4|         16|
    |input_1_address0  |  21|          4|    4|         16|
    |input_1_address1  |  21|          4|    4|         16|
    |input_2_address0  |  15|          3|    3|          9|
    |j_reg_292         |   9|          2|    2|          4|
    +------------------+----+-----------+-----+-----------+
    |Total             | 164|         33|   24|         91|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |cond2_reg_761               |   1|   0|    1|          0|
    |i_1_reg_681                 |   2|   0|    2|          0|
    |i_cast_reg_673              |   2|   0|    3|          1|
    |i_reg_280                   |   2|   0|    2|          0|
    |input_1_load_reg_793        |  32|   0|   32|          0|
    |input_load_0_2_phi_reg_843  |  32|   0|   32|          0|
    |input_load_1_2_phi_reg_848  |  32|   0|   32|          0|
    |input_load_2_1_phi_reg_863  |  32|   0|   32|          0|
    |input_load_2_2_phi_reg_868  |  32|   0|   32|          0|
    |j_1_reg_708                 |   2|   0|    2|          0|
    |j_reg_292                   |   2|   0|    2|          0|
    |newIndex_cast_reg_768       |   1|   0|    3|          2|
    |newIndex_trunc1_reg_740     |   1|   0|    1|          0|
    |reg_317                     |  32|   0|   32|          0|
    |reg_321                     |  32|   0|   32|          0|
    |tmp2_reg_873                |  32|   0|   32|          0|
    |tmp3_reg_903                |  32|   0|   32|          0|
    |tmp4_reg_908                |  32|   0|   32|          0|
    |tmp_13_reg_735              |   1|   0|    1|          0|
    |tmp_1_0_1_reg_838           |  32|   0|   32|          0|
    |tmp_1_0_2_reg_853           |  32|   0|   32|          0|
    |tmp_1_1_1_reg_878           |  32|   0|   32|          0|
    |tmp_1_1_2_reg_883           |  32|   0|   32|          0|
    |tmp_1_1_reg_858             |  32|   0|   32|          0|
    |tmp_1_2_1_reg_893           |  32|   0|   32|          0|
    |tmp_1_2_2_reg_898           |  32|   0|   32|          0|
    |tmp_1_2_reg_888             |  32|   0|   32|          0|
    |tmp_1_reg_823               |  32|   0|   32|          0|
    |tmp_20_reg_756              |   1|   0|    1|          0|
    |tmp_3_reg_688               |   5|   0|    5|          0|
    |tmp_4_2_reg_698             |   3|   0|    3|          0|
    |tmp_4_reg_713               |   5|   0|    5|          0|
    |tmp_5_1_cast_reg_693        |   2|   0|    3|          1|
    |tmp_reg_718                 |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 648|   0|  652|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_start           |  in |    1| ap_ctrl_hs | convolution2D | return value |
|ap_done            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_idle            | out |    1| ap_ctrl_hs | convolution2D | return value |
|ap_ready           | out |    1| ap_ctrl_hs | convolution2D | return value |
|input_0_address0   | out |    4|  ap_memory |    input_0    |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0    |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0    |     array    |
|input_0_address1   | out |    4|  ap_memory |    input_0    |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0    |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0    |     array    |
|input_1_address0   | out |    4|  ap_memory |    input_1    |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1    |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1    |     array    |
|input_1_address1   | out |    4|  ap_memory |    input_1    |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1    |     array    |
|input_1_q1         |  in |   32|  ap_memory |    input_1    |     array    |
|input_2_address0   | out |    3|  ap_memory |    input_2    |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2    |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2    |     array    |
|input_2_address1   | out |    3|  ap_memory |    input_2    |     array    |
|input_2_ce1        | out |    1|  ap_memory |    input_2    |     array    |
|input_2_q1         |  in |   32|  ap_memory |    input_2    |     array    |
|kernel_0_0         |  in |   32|   ap_none  |   kernel_0_0  |    pointer   |
|kernel_0_1         |  in |   32|   ap_none  |   kernel_0_1  |    pointer   |
|kernel_0_2         |  in |   32|   ap_none  |   kernel_0_2  |    pointer   |
|kernel_1_0         |  in |   32|   ap_none  |   kernel_1_0  |    pointer   |
|kernel_1_1         |  in |   32|   ap_none  |   kernel_1_1  |    pointer   |
|kernel_1_2         |  in |   32|   ap_none  |   kernel_1_2  |    pointer   |
|kernel_2_0         |  in |   32|   ap_none  |   kernel_2_0  |    pointer   |
|kernel_2_1         |  in |   32|   ap_none  |   kernel_2_1  |    pointer   |
|kernel_2_2         |  in |   32|   ap_none  |   kernel_2_2  |    pointer   |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_2), !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_1), !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_0), !map !19"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_2), !map !25"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_1), !map !30"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_0), !map !35"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_2), !map !40"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_1), !map !45"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_0), !map !50"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i32]* %input_2), !map !55"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %input_1), !map !62"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %input_0), !map !68"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r), !map !74"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @convolution2D_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [Convolution2D/convolution2D.c:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i to i3" [Convolution2D/convolution2D.c:8]   --->   Operation 26 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [Convolution2D/convolution2D.c:8]   --->   Operation 27 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [Convolution2D/convolution2D.c:15]   --->   Operation 29 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %1, label %.preheader4.preheader" [Convolution2D/convolution2D.c:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [Convolution2D/convolution2D.c:15]   --->   Operation 31 'zext' 'tmp_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [Convolution2D/convolution2D.c:15]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_2 to i5" [Convolution2D/convolution2D.c:18]   --->   Operation 33 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%tmp_3 = sub i5 %p_shl_cast, %tmp_cast" [Convolution2D/convolution2D.c:18]   --->   Operation 34 'sub' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5_1_cast = zext i2 %i_1 to i3" [Convolution2D/convolution2D.c:15]   --->   Operation 35 'zext' 'tmp_5_1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.65ns)   --->   "%tmp_4_2 = add i3 %i_cast, 2" [Convolution2D/convolution2D.c:15]   --->   Operation 36 'add' 'tmp_4_2' <Predicate = (!exitcond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader4" [Convolution2D/convolution2D.c:9]   --->   Operation 37 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [Convolution2D/convolution2D.c:21]   --->   Operation 38 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i2 [ %j_1, %.preheader.0_ifconv ], [ 0, %.preheader4.preheader ]"   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j to i3" [Convolution2D/convolution2D.c:9]   --->   Operation 40 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %j, -1" [Convolution2D/convolution2D.c:9]   --->   Operation 41 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 42 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, 1" [Convolution2D/convolution2D.c:15]   --->   Operation 43 'add' 'j_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.0_ifconv" [Convolution2D/convolution2D.c:9]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %j to i5" [Convolution2D/convolution2D.c:18]   --->   Operation 45 'zext' 'tmp_9_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.78ns)   --->   "%tmp_4 = add i5 %tmp_9_cast, %tmp_3" [Convolution2D/convolution2D.c:18]   --->   Operation 46 'add' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %j to i1" [Convolution2D/convolution2D.c:15]   --->   Operation 47 'trunc' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i, i1 %tmp)" [Convolution2D/convolution2D.c:15]   --->   Operation 48 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %tmp_5 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 49 'zext' 'tmp_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_6" [Convolution2D/convolution2D.c:15]   --->   Operation 50 'getelementptr' 'input_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_6" [Convolution2D/convolution2D.c:15]   --->   Operation 51 'getelementptr' 'input_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %j, i32 1)" [Convolution2D/convolution2D.c:15]   --->   Operation 52 'bitselect' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%input_0_load = load i32* %input_0_addr, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 53 'load' 'input_0_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 54 [2/2] (2.32ns)   --->   "%input_1_load = load i32* %input_1_addr, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 54 'load' 'input_1_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 55 [1/1] (0.97ns)   --->   "%newIndex_trunc1 = xor i1 %tmp, true" [Convolution2D/convolution2D.c:15]   --->   Operation 55 'xor' 'newIndex_trunc1' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_14 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i, i1 %newIndex_trunc1)" [Convolution2D/convolution2D.c:15]   --->   Operation 56 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15 = zext i3 %tmp_14 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 57 'zext' 'tmp_15' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_15" [Convolution2D/convolution2D.c:15]   --->   Operation 58 'getelementptr' 'input_0_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_15" [Convolution2D/convolution2D.c:15]   --->   Operation 59 'getelementptr' 'input_1_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %j_1, i32 1)" [Convolution2D/convolution2D.c:15]   --->   Operation 60 'bitselect' 'tmp_20' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%input_0_load_1 = load i32* %input_0_addr_1, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 61 'load' 'input_0_load_1' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%input_1_load_1 = load i32* %input_1_addr_1, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 62 'load' 'input_1_load_1' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (1.65ns)   --->   "%tmp_8_0_2 = add i3 2, %j_cast" [Convolution2D/convolution2D.c:15]   --->   Operation 63 'add' 'tmp_8_0_2' <Predicate = (!exitcond2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tmp_8_0_2, i32 1, i32 2)" [Convolution2D/convolution2D.c:15]   --->   Operation 64 'partselect' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%arrayNo63_mask = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_21, i1 false)" [Convolution2D/convolution2D.c:15]   --->   Operation 65 'bitconcatenate' 'arrayNo63_mask' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.13ns)   --->   "%cond2 = icmp eq i3 %arrayNo63_mask, 2" [Convolution2D/convolution2D.c:15]   --->   Operation 66 'icmp' 'cond2' <Predicate = (!exitcond2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 67 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i1 %tmp to i3" [Convolution2D/convolution2D.c:15]   --->   Operation 68 'zext' 'newIndex_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_1, i1 %tmp)" [Convolution2D/convolution2D.c:15]   --->   Operation 69 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %tmp_7 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 70 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_8" [Convolution2D/convolution2D.c:15]   --->   Operation 71 'getelementptr' 'input_0_addr_2' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_8" [Convolution2D/convolution2D.c:15]   --->   Operation 72 'getelementptr' 'input_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.56ns)   --->   "%tmp_10 = add i3 %newIndex_cast, %i_cast" [Convolution2D/convolution2D.c:15]   --->   Operation 73 'add' 'tmp_10' <Predicate = (!cond2)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i3 %tmp_10 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 74 'zext' 'tmp_12_cast' <Predicate = (!cond2)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp_12_cast" [Convolution2D/convolution2D.c:15]   --->   Operation 75 'getelementptr' 'input_2_addr' <Predicate = (!cond2)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.56ns)   --->   "%tmp_11 = add i3 %newIndex_cast, %tmp_5_1_cast" [Convolution2D/convolution2D.c:15]   --->   Operation 76 'add' 'tmp_11' <Predicate = (!cond2)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i3 %tmp_11 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 77 'zext' 'tmp_13_cast' <Predicate = (!cond2)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp_13_cast" [Convolution2D/convolution2D.c:15]   --->   Operation 78 'getelementptr' 'input_2_addr_1' <Predicate = (!cond2)> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (2.32ns)   --->   "%input_0_load = load i32* %input_0_addr, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 79 'load' 'input_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%input_1_load = load i32* %input_1_addr, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 80 'load' 'input_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 81 [1/1] (0.69ns)   --->   "%input_load_0_0_phi = select i1 %tmp_13, i32 %input_1_load, i32 %input_0_load" [Convolution2D/convolution2D.c:15]   --->   Operation 81 'select' 'input_load_0_0_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_16 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_1, i1 %newIndex_trunc1)" [Convolution2D/convolution2D.c:15]   --->   Operation 82 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_17 = zext i3 %tmp_16 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 83 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_17" [Convolution2D/convolution2D.c:15]   --->   Operation 84 'getelementptr' 'input_0_addr_3' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_17" [Convolution2D/convolution2D.c:15]   --->   Operation 85 'getelementptr' 'input_1_addr_3' <Predicate = (tmp_20)> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (2.32ns)   --->   "%input_0_load_1 = load i32* %input_0_addr_1, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 86 'load' 'input_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 87 [1/2] (2.32ns)   --->   "%input_1_load_1 = load i32* %input_1_addr_1, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 87 'load' 'input_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 88 [1/1] (0.69ns)   --->   "%input_load_0_1_phi = select i1 %tmp_20, i32 %input_1_load_1, i32 %input_0_load_1" [Convolution2D/convolution2D.c:15]   --->   Operation 88 'select' 'input_load_0_1_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%input_2_load = load i32* %input_2_addr, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 89 'load' 'input_2_load' <Predicate = (!cond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 90 [2/2] (2.32ns)   --->   "%input_0_load_2 = load i32* %input_0_addr_2, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 90 'load' 'input_0_load_2' <Predicate = (!tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%input_1_load_2 = load i32* %input_1_addr_2, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 91 'load' 'input_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%input_0_load_3 = load i32* %input_0_addr_3, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 92 'load' 'input_0_load_3' <Predicate = (!tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 93 [2/2] (2.32ns)   --->   "%input_1_load_3 = load i32* %input_1_addr_3, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 93 'load' 'input_1_load_3' <Predicate = (tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%input_2_load_1 = load i32* %input_2_addr_1, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 94 'load' 'input_2_load_1' <Predicate = (!cond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_4_2, i1 %tmp)" [Convolution2D/convolution2D.c:15]   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %tmp_s to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 96 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_9" [Convolution2D/convolution2D.c:15]   --->   Operation 97 'getelementptr' 'input_0_addr_4' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_9" [Convolution2D/convolution2D.c:15]   --->   Operation 98 'getelementptr' 'input_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.65ns)   --->   "%tmp_12 = add i3 %newIndex_cast, %tmp_4_2" [Convolution2D/convolution2D.c:15]   --->   Operation 99 'add' 'tmp_12' <Predicate = (!cond2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i3 %tmp_12 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 100 'zext' 'tmp_14_cast' <Predicate = (!cond2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr [5 x i32]* %input_2, i64 0, i64 %tmp_14_cast" [Convolution2D/convolution2D.c:15]   --->   Operation 101 'getelementptr' 'input_2_addr_2' <Predicate = (!cond2)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%kernel_0_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_0_0)" [Convolution2D/convolution2D.c:15]   --->   Operation 102 'read' 'kernel_0_0_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (8.51ns)   --->   "%tmp_1 = mul nsw i32 %kernel_0_0_read, %input_load_0_0_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 103 'mul' 'tmp_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_4_2, i1 %newIndex_trunc1)" [Convolution2D/convolution2D.c:15]   --->   Operation 104 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = zext i4 %tmp_18 to i64" [Convolution2D/convolution2D.c:15]   --->   Operation 105 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [10 x i32]* %input_0, i64 0, i64 %tmp_19" [Convolution2D/convolution2D.c:15]   --->   Operation 106 'getelementptr' 'input_0_addr_5' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr [10 x i32]* %input_1, i64 0, i64 %tmp_19" [Convolution2D/convolution2D.c:15]   --->   Operation 107 'getelementptr' 'input_1_addr_5' <Predicate = (tmp_20)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%kernel_0_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_0_1)" [Convolution2D/convolution2D.c:15]   --->   Operation 108 'read' 'kernel_0_1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (8.51ns)   --->   "%tmp_1_0_1 = mul nsw i32 %kernel_0_1_read, %input_load_0_1_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 109 'mul' 'tmp_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/2] (2.32ns)   --->   "%input_2_load = load i32* %input_2_addr, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 110 'load' 'input_2_load' <Predicate = (!cond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 111 [1/1] (0.69ns)   --->   "%input_load_0_2_phi = select i1 %cond2, i32 %input_1_load, i32 %input_2_load" [Convolution2D/convolution2D.c:15]   --->   Operation 111 'select' 'input_load_0_2_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (2.32ns)   --->   "%input_0_load_2 = load i32* %input_0_addr_2, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 112 'load' 'input_0_load_2' <Predicate = (!tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 113 [1/2] (2.32ns)   --->   "%input_1_load_2 = load i32* %input_1_addr_2, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 113 'load' 'input_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 114 [1/1] (0.69ns)   --->   "%input_load_1_0_phi = select i1 %tmp_13, i32 %input_1_load_2, i32 %input_0_load_2" [Convolution2D/convolution2D.c:15]   --->   Operation 114 'select' 'input_load_1_0_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/2] (2.32ns)   --->   "%input_0_load_3 = load i32* %input_0_addr_3, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 115 'load' 'input_0_load_3' <Predicate = (!tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%input_1_load_3 = load i32* %input_1_addr_3, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 116 'load' 'input_1_load_3' <Predicate = (tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 117 [1/1] (0.69ns)   --->   "%input_load_1_1_phi = select i1 %tmp_20, i32 %input_1_load_3, i32 %input_0_load_3" [Convolution2D/convolution2D.c:15]   --->   Operation 117 'select' 'input_load_1_1_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/2] (2.32ns)   --->   "%input_2_load_1 = load i32* %input_2_addr_1, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 118 'load' 'input_2_load_1' <Predicate = (!cond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 119 [1/1] (0.69ns)   --->   "%input_load_1_2_phi = select i1 %cond2, i32 %input_1_load_2, i32 %input_2_load_1" [Convolution2D/convolution2D.c:15]   --->   Operation 119 'select' 'input_load_1_2_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [2/2] (2.32ns)   --->   "%input_0_load_4 = load i32* %input_0_addr_4, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 120 'load' 'input_0_load_4' <Predicate = (!tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 121 [2/2] (2.32ns)   --->   "%input_1_load_4 = load i32* %input_1_addr_4, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 121 'load' 'input_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 122 [2/2] (2.32ns)   --->   "%input_0_load_5 = load i32* %input_0_addr_5, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 122 'load' 'input_0_load_5' <Predicate = (!tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 123 [2/2] (2.32ns)   --->   "%input_1_load_5 = load i32* %input_1_addr_5, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 123 'load' 'input_1_load_5' <Predicate = (tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 124 [2/2] (2.32ns)   --->   "%input_2_load_2 = load i32* %input_2_addr_2, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 124 'load' 'input_2_load_2' <Predicate = (!cond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%kernel_0_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_0_2)" [Convolution2D/convolution2D.c:15]   --->   Operation 125 'read' 'kernel_0_2_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (8.51ns)   --->   "%tmp_1_0_2 = mul nsw i32 %kernel_0_2_read, %input_load_0_2_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 126 'mul' 'tmp_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%kernel_1_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_1_0)" [Convolution2D/convolution2D.c:15]   --->   Operation 127 'read' 'kernel_1_0_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (8.51ns)   --->   "%tmp_1_1 = mul nsw i32 %kernel_1_0_read, %input_load_1_0_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 128 'mul' 'tmp_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/2] (2.32ns)   --->   "%input_0_load_4 = load i32* %input_0_addr_4, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 129 'load' 'input_0_load_4' <Predicate = (!tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 130 [1/2] (2.32ns)   --->   "%input_1_load_4 = load i32* %input_1_addr_4, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 130 'load' 'input_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 131 [1/1] (0.69ns)   --->   "%input_load_2_0_phi = select i1 %tmp_13, i32 %input_1_load_4, i32 %input_0_load_4" [Convolution2D/convolution2D.c:15]   --->   Operation 131 'select' 'input_load_2_0_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/2] (2.32ns)   --->   "%input_0_load_5 = load i32* %input_0_addr_5, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 132 'load' 'input_0_load_5' <Predicate = (!tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 133 [1/2] (2.32ns)   --->   "%input_1_load_5 = load i32* %input_1_addr_5, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 133 'load' 'input_1_load_5' <Predicate = (tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 134 [1/1] (0.69ns)   --->   "%input_load_2_1_phi = select i1 %tmp_20, i32 %input_1_load_5, i32 %input_0_load_5" [Convolution2D/convolution2D.c:15]   --->   Operation 134 'select' 'input_load_2_1_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/2] (2.32ns)   --->   "%input_2_load_2 = load i32* %input_2_addr_2, align 4" [Convolution2D/convolution2D.c:15]   --->   Operation 135 'load' 'input_2_load_2' <Predicate = (!cond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 136 [1/1] (0.69ns)   --->   "%input_load_2_2_phi = select i1 %cond2, i32 %input_1_load_4, i32 %input_2_load_2" [Convolution2D/convolution2D.c:15]   --->   Operation 136 'select' 'input_load_2_2_phi' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_1_0_1, %tmp_1" [Convolution2D/convolution2D.c:15]   --->   Operation 137 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_1_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_1_1)" [Convolution2D/convolution2D.c:15]   --->   Operation 138 'read' 'kernel_1_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (8.51ns)   --->   "%tmp_1_1_1 = mul nsw i32 %kernel_1_1_read, %input_load_1_1_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 139 'mul' 'tmp_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_1_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_1_2)" [Convolution2D/convolution2D.c:15]   --->   Operation 140 'read' 'kernel_1_2_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (8.51ns)   --->   "%tmp_1_1_2 = mul nsw i32 %kernel_1_2_read, %input_load_1_2_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 141 'mul' 'tmp_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_2_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_2_0)" [Convolution2D/convolution2D.c:15]   --->   Operation 142 'read' 'kernel_2_0_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (8.51ns)   --->   "%tmp_1_2 = mul nsw i32 %kernel_2_0_read, %input_load_2_0_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 143 'mul' 'tmp_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_2_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_2_1)" [Convolution2D/convolution2D.c:15]   --->   Operation 144 'read' 'kernel_2_1_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (8.51ns)   --->   "%tmp_1_2_1 = mul nsw i32 %kernel_2_1_read, %input_load_2_1_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 145 'mul' 'tmp_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_2_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %kernel_2_2)" [Convolution2D/convolution2D.c:15]   --->   Operation 146 'read' 'kernel_2_2_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (8.51ns)   --->   "%tmp_1_2_2 = mul nsw i32 %kernel_2_2_read, %input_load_2_2_phi" [Convolution2D/convolution2D.c:15]   --->   Operation 147 'mul' 'tmp_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (2.55ns)   --->   "%tmp3 = add i32 %tmp_1_0_2, %tmp_1_1" [Convolution2D/convolution2D.c:15]   --->   Operation 148 'add' 'tmp3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.74>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_1_1_1, %tmp_1_1_2" [Convolution2D/convolution2D.c:15]   --->   Operation 149 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_1_2_1, %tmp_1_2_2" [Convolution2D/convolution2D.c:15]   --->   Operation 150 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 151 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp7, %tmp_1_2" [Convolution2D/convolution2D.c:15]   --->   Operation 151 'add' 'tmp6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 152 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [Convolution2D/convolution2D.c:15]   --->   Operation 152 'add' 'tmp4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.69>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i5 %tmp_4 to i64" [Convolution2D/convolution2D.c:18]   --->   Operation 153 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_4_cast" [Convolution2D/convolution2D.c:18]   --->   Operation 154 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp3, %tmp2" [Convolution2D/convolution2D.c:15]   --->   Operation 155 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2 = add nsw i32 %tmp4, %tmp1" [Convolution2D/convolution2D.c:15]   --->   Operation 156 'add' 'sum_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 157 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_2, i32* %output_addr, align 4" [Convolution2D/convolution2D.c:18]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader4" [Convolution2D/convolution2D.c:9]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10        (specbitsmap      ) [ 0000000000]
StgValue_11        (specbitsmap      ) [ 0000000000]
StgValue_12        (specbitsmap      ) [ 0000000000]
StgValue_13        (specbitsmap      ) [ 0000000000]
StgValue_14        (specbitsmap      ) [ 0000000000]
StgValue_15        (specbitsmap      ) [ 0000000000]
StgValue_16        (specbitsmap      ) [ 0000000000]
StgValue_17        (specbitsmap      ) [ 0000000000]
StgValue_18        (specbitsmap      ) [ 0000000000]
StgValue_19        (specbitsmap      ) [ 0000000000]
StgValue_20        (specbitsmap      ) [ 0000000000]
StgValue_21        (specbitsmap      ) [ 0000000000]
StgValue_22        (specbitsmap      ) [ 0000000000]
StgValue_23        (spectopmodule    ) [ 0000000000]
StgValue_24        (br               ) [ 0111111111]
i                  (phi              ) [ 0011111111]
i_cast             (zext             ) [ 0001111111]
exitcond3          (icmp             ) [ 0011111111]
empty              (speclooptripcount) [ 0000000000]
i_1                (add              ) [ 0111111111]
StgValue_30        (br               ) [ 0000000000]
tmp_cast           (zext             ) [ 0000000000]
tmp_2              (bitconcatenate   ) [ 0000000000]
p_shl_cast         (zext             ) [ 0000000000]
tmp_3              (sub              ) [ 0001111111]
tmp_5_1_cast       (zext             ) [ 0001111111]
tmp_4_2            (add              ) [ 0001111111]
StgValue_37        (br               ) [ 0011111111]
StgValue_38        (ret              ) [ 0000000000]
j                  (phi              ) [ 0001000000]
j_cast             (zext             ) [ 0000000000]
exitcond2          (icmp             ) [ 0011111111]
empty_4            (speclooptripcount) [ 0000000000]
j_1                (add              ) [ 0011111111]
StgValue_44        (br               ) [ 0000000000]
tmp_9_cast         (zext             ) [ 0000000000]
tmp_4              (add              ) [ 0000111111]
tmp                (trunc            ) [ 0000110000]
tmp_5              (bitconcatenate   ) [ 0000000000]
tmp_6              (zext             ) [ 0000000000]
input_0_addr       (getelementptr    ) [ 0000100000]
input_1_addr       (getelementptr    ) [ 0000100000]
tmp_13             (bitselect        ) [ 0000111000]
newIndex_trunc1    (xor              ) [ 0000110000]
tmp_14             (bitconcatenate   ) [ 0000000000]
tmp_15             (zext             ) [ 0000000000]
input_0_addr_1     (getelementptr    ) [ 0000100000]
input_1_addr_1     (getelementptr    ) [ 0000100000]
tmp_20             (bitselect        ) [ 0000111000]
tmp_8_0_2          (add              ) [ 0000000000]
tmp_21             (partselect       ) [ 0000000000]
arrayNo63_mask     (bitconcatenate   ) [ 0000000000]
cond2              (icmp             ) [ 0000111000]
StgValue_67        (br               ) [ 0111111111]
newIndex_cast      (zext             ) [ 0000010000]
tmp_7              (bitconcatenate   ) [ 0000000000]
tmp_8              (zext             ) [ 0000000000]
input_0_addr_2     (getelementptr    ) [ 0000010000]
input_1_addr_2     (getelementptr    ) [ 0000010000]
tmp_10             (add              ) [ 0000000000]
tmp_12_cast        (zext             ) [ 0000000000]
input_2_addr       (getelementptr    ) [ 0000010000]
tmp_11             (add              ) [ 0000000000]
tmp_13_cast        (zext             ) [ 0000000000]
input_2_addr_1     (getelementptr    ) [ 0000010000]
input_0_load       (load             ) [ 0000000000]
input_1_load       (load             ) [ 0000010000]
input_load_0_0_phi (select           ) [ 0000010000]
tmp_16             (bitconcatenate   ) [ 0000000000]
tmp_17             (zext             ) [ 0000000000]
input_0_addr_3     (getelementptr    ) [ 0000010000]
input_1_addr_3     (getelementptr    ) [ 0000010000]
input_0_load_1     (load             ) [ 0000000000]
input_1_load_1     (load             ) [ 0000000000]
input_load_0_1_phi (select           ) [ 0000010000]
tmp_s              (bitconcatenate   ) [ 0000000000]
tmp_9              (zext             ) [ 0000000000]
input_0_addr_4     (getelementptr    ) [ 0000001000]
input_1_addr_4     (getelementptr    ) [ 0000001000]
tmp_12             (add              ) [ 0000000000]
tmp_14_cast        (zext             ) [ 0000000000]
input_2_addr_2     (getelementptr    ) [ 0000001000]
kernel_0_0_read    (read             ) [ 0000000000]
tmp_1              (mul              ) [ 0000001000]
tmp_18             (bitconcatenate   ) [ 0000000000]
tmp_19             (zext             ) [ 0000000000]
input_0_addr_5     (getelementptr    ) [ 0000001000]
input_1_addr_5     (getelementptr    ) [ 0000001000]
kernel_0_1_read    (read             ) [ 0000000000]
tmp_1_0_1          (mul              ) [ 0000001000]
input_2_load       (load             ) [ 0000000000]
input_load_0_2_phi (select           ) [ 0000001000]
input_0_load_2     (load             ) [ 0000000000]
input_1_load_2     (load             ) [ 0000000000]
input_load_1_0_phi (select           ) [ 0000001000]
input_0_load_3     (load             ) [ 0000000000]
input_1_load_3     (load             ) [ 0000000000]
input_load_1_1_phi (select           ) [ 0000001100]
input_2_load_1     (load             ) [ 0000000000]
input_load_1_2_phi (select           ) [ 0000001100]
kernel_0_2_read    (read             ) [ 0000000000]
tmp_1_0_2          (mul              ) [ 0000000100]
kernel_1_0_read    (read             ) [ 0000000000]
tmp_1_1            (mul              ) [ 0000000100]
input_0_load_4     (load             ) [ 0000000000]
input_1_load_4     (load             ) [ 0000000000]
input_load_2_0_phi (select           ) [ 0000000100]
input_0_load_5     (load             ) [ 0000000000]
input_1_load_5     (load             ) [ 0000000000]
input_load_2_1_phi (select           ) [ 0000000100]
input_2_load_2     (load             ) [ 0000000000]
input_load_2_2_phi (select           ) [ 0000000100]
tmp2               (add              ) [ 0000000111]
kernel_1_1_read    (read             ) [ 0000000000]
tmp_1_1_1          (mul              ) [ 0000000010]
kernel_1_2_read    (read             ) [ 0000000000]
tmp_1_1_2          (mul              ) [ 0000000010]
kernel_2_0_read    (read             ) [ 0000000000]
tmp_1_2            (mul              ) [ 0000000010]
kernel_2_1_read    (read             ) [ 0000000000]
tmp_1_2_1          (mul              ) [ 0000000010]
kernel_2_2_read    (read             ) [ 0000000000]
tmp_1_2_2          (mul              ) [ 0000000010]
tmp3               (add              ) [ 0000000011]
tmp5               (add              ) [ 0000000000]
tmp7               (add              ) [ 0000000000]
tmp6               (add              ) [ 0000000000]
tmp4               (add              ) [ 0000000001]
tmp_4_cast         (sext             ) [ 0000000000]
output_addr        (getelementptr    ) [ 0000000000]
tmp1               (add              ) [ 0000000000]
sum_2_2_2          (add              ) [ 0000000000]
StgValue_157       (store            ) [ 0000000000]
StgValue_158       (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_2_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution2D_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="kernel_0_0_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_0_read/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="kernel_0_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_1_read/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_0_2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_2_read/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_1_0_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_0_read/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="kernel_1_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_1_read/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_1_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_2_read/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_2_0_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_0_read/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_2_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_1_read/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_2_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_2_read/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="input_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
<pin id="163" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/3 input_0_load_1/3 input_0_load_2/4 input_0_load_3/4 input_0_load_4/5 input_0_load_5/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="165" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="166" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
<pin id="168" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/3 input_1_load_1/3 input_1_load_2/4 input_1_load_3/4 input_1_load_4/5 input_1_load_5/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_0_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="input_1_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_0_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="input_1_addr_2_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_2/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="input_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="input_2_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_1/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input_0_addr_3_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_3/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="input_1_addr_3_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_3/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="223" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
<pin id="225" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/4 input_2_load_1/4 input_2_load_2/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="input_0_addr_4_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_4/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="input_1_addr_4_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_4/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="input_2_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_2/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="input_0_addr_5_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_5/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="input_1_addr_5_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_5/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="output_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="StgValue_157_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="2" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_load_0_0_phi/4 input_load_1_0_phi/5 input_load_2_0_phi/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_load_0_1_phi/4 input_load_1_1_phi/5 input_load_2_1_phi/6 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_0_0_phi input_load_1_0_phi input_load_2_0_phi "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_0_1_phi input_load_1_1_phi "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_shl_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_5_1_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_1_cast/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_4_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="j_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="exitcond2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="2" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_9_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="1"/>
<pin id="396" dir="1" index="2" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="1"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_13_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="newIndex_trunc1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newIndex_trunc1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_14_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="1"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_15_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_20_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_8_0_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_0_2/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_21_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="3" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="0" index="3" bw="3" slack="0"/>
<pin id="463" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="arrayNo63_mask_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="arrayNo63_mask/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="cond2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond2/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="newIndex_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_7_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="2" slack="2"/>
<pin id="488" dir="0" index="2" bw="1" slack="1"/>
<pin id="489" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_8_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_10_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="2"/>
<pin id="500" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_12_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_11_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="2"/>
<pin id="510" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_13_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_16_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="2" slack="2"/>
<pin id="520" dir="0" index="2" bw="1" slack="1"/>
<pin id="521" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_17_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_s_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="0" index="1" bw="3" slack="3"/>
<pin id="532" dir="0" index="2" bw="1" slack="2"/>
<pin id="533" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_9_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_12_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="0" index="1" bw="3" slack="3"/>
<pin id="544" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_14_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_18_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="3"/>
<pin id="559" dir="0" index="2" bw="1" slack="2"/>
<pin id="560" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_19_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_1_0_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_1/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="input_load_0_2_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="2"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_load_0_2_phi/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="input_load_1_2_phi_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="2"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_load_1_2_phi/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_1_0_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_0_2/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_1_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="input_load_2_2_phi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="3"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_load_2_2_phi/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="0" index="1" bw="32" slack="1"/>
<pin id="608" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_1_1_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="2"/>
<pin id="612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_1/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_1_1_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="2"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_1_2/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_1_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="1"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_1_2_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_1/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_1_2_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="1"/>
<pin id="634" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1_2_2/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="0" index="1" bw="32" slack="1"/>
<pin id="643" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp7_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="0" index="1" bw="32" slack="1"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_4_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="6"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2"/>
<pin id="665" dir="0" index="1" bw="32" slack="3"/>
<pin id="666" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sum_2_2_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2_2/9 "/>
</bind>
</comp>

<comp id="673" class="1005" name="i_cast_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="2"/>
<pin id="675" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="681" class="1005" name="i_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_5_1_cast_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="2"/>
<pin id="695" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_1_cast "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_4_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="3"/>
<pin id="700" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="j_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="0"/>
<pin id="710" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_4_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="6"/>
<pin id="715" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="725" class="1005" name="input_0_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="1"/>
<pin id="727" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="input_1_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="1"/>
<pin id="732" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_13_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="740" class="1005" name="newIndex_trunc1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newIndex_trunc1 "/>
</bind>
</comp>

<comp id="746" class="1005" name="input_0_addr_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="1"/>
<pin id="748" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="input_1_addr_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_20_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="761" class="1005" name="cond2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cond2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="newIndex_cast_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="1"/>
<pin id="770" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="newIndex_cast "/>
</bind>
</comp>

<comp id="773" class="1005" name="input_0_addr_2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="1"/>
<pin id="775" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="input_1_addr_2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="1"/>
<pin id="780" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_2 "/>
</bind>
</comp>

<comp id="783" class="1005" name="input_2_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="1"/>
<pin id="785" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="input_2_addr_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="1"/>
<pin id="790" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="input_1_load_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load "/>
</bind>
</comp>

<comp id="798" class="1005" name="input_0_addr_3_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="1"/>
<pin id="800" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="input_1_addr_3_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="1"/>
<pin id="805" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_3 "/>
</bind>
</comp>

<comp id="808" class="1005" name="input_0_addr_4_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="4" slack="1"/>
<pin id="810" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="input_1_addr_4_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="1"/>
<pin id="815" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_4 "/>
</bind>
</comp>

<comp id="818" class="1005" name="input_2_addr_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="1"/>
<pin id="820" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="input_0_addr_5_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="1"/>
<pin id="830" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_5 "/>
</bind>
</comp>

<comp id="833" class="1005" name="input_1_addr_5_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="1"/>
<pin id="835" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_5 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_1_0_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="input_load_0_2_phi_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_0_2_phi "/>
</bind>
</comp>

<comp id="848" class="1005" name="input_load_1_2_phi_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2"/>
<pin id="850" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_load_1_2_phi "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_1_0_2_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_0_2 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_1_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="input_load_2_1_phi_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_2_1_phi "/>
</bind>
</comp>

<comp id="868" class="1005" name="input_load_2_2_phi_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_2_2_phi "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp2_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="3"/>
<pin id="875" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_1_1_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_1_1_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_1_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_1_2_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp_1_2_2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="2"/>
<pin id="905" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp4_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="64" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="64" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="64" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="120" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="127" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="146" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="169"><net_src comp="153" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="184" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="170" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="219"><net_src comp="177" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="220"><net_src comp="198" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="221"><net_src comp="205" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="226"><net_src comp="191" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="48" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="227" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="263"><net_src comp="234" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="264"><net_src comp="248" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="266"><net_src comp="241" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="140" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="134" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="140" pin="7"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="134" pin="7"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="303" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="310" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="284" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="284" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="284" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="284" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="284" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="341" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="335" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="325" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="296" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="296" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="296" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="296" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="296" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="280" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="296" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="398" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="280" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="424" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="383" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="373" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="458" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="60" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="485" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="501"><net_src comp="482" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="511"><net_src comp="482" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="522"><net_src comp="46" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="529" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="548"><net_src comp="541" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="554"><net_src comp="66" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="317" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="62" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="556" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="572"><net_src comp="72" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="321" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="212" pin="3"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="140" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="212" pin="7"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="78" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="84" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="317" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="140" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="212" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="613"><net_src comp="90" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="321" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="96" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="102" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="317" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="108" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="114" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="640" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="671"><net_src comp="663" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="672"><net_src comp="667" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="676"><net_src comp="325" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="684"><net_src comp="335" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="691"><net_src comp="357" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="696"><net_src comp="363" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="701"><net_src comp="367" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="711"><net_src comp="383" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="716"><net_src comp="393" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="721"><net_src comp="398" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="728"><net_src comp="120" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="733"><net_src comp="127" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="738"><net_src comp="416" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="743"><net_src comp="424" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="749"><net_src comp="146" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="754"><net_src comp="153" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="759"><net_src comp="444" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="764"><net_src comp="476" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="771"><net_src comp="482" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="776"><net_src comp="170" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="781"><net_src comp="177" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="786"><net_src comp="184" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="791"><net_src comp="191" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="796"><net_src comp="140" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="801"><net_src comp="198" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="806"><net_src comp="205" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="811"><net_src comp="227" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="816"><net_src comp="234" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="821"><net_src comp="241" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="826"><net_src comp="550" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="831"><net_src comp="248" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="836"><net_src comp="255" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="841"><net_src comp="568" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="846"><net_src comp="574" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="851"><net_src comp="580" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="856"><net_src comp="587" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="861"><net_src comp="592" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="866"><net_src comp="310" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="871"><net_src comp="598" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="876"><net_src comp="605" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="881"><net_src comp="609" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="886"><net_src comp="615" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="891"><net_src comp="620" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="896"><net_src comp="626" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="901"><net_src comp="631" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="906"><net_src comp="636" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="911"><net_src comp="653" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="667" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: convolution2D : input_0 | {3 4 5 6 }
	Port: convolution2D : input_1 | {3 4 5 6 }
	Port: convolution2D : input_2 | {4 5 6 }
	Port: convolution2D : kernel_0_0 | {5 }
	Port: convolution2D : kernel_0_1 | {5 }
	Port: convolution2D : kernel_0_2 | {6 }
	Port: convolution2D : kernel_1_0 | {6 }
	Port: convolution2D : kernel_1_1 | {7 }
	Port: convolution2D : kernel_1_2 | {7 }
	Port: convolution2D : kernel_2_0 | {7 }
	Port: convolution2D : kernel_2_1 | {7 }
	Port: convolution2D : kernel_2_2 | {7 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond3 : 1
		i_1 : 1
		StgValue_30 : 2
		tmp_cast : 1
		tmp_2 : 1
		p_shl_cast : 2
		tmp_3 : 3
		tmp_5_1_cast : 2
		tmp_4_2 : 2
	State 3
		j_cast : 1
		exitcond2 : 1
		j_1 : 1
		StgValue_44 : 2
		tmp_9_cast : 1
		tmp_4 : 2
		tmp : 1
		tmp_5 : 2
		tmp_6 : 3
		input_0_addr : 4
		input_1_addr : 4
		tmp_13 : 1
		input_0_load : 5
		input_1_load : 5
		newIndex_trunc1 : 2
		tmp_14 : 2
		tmp_15 : 3
		input_0_addr_1 : 4
		input_1_addr_1 : 4
		tmp_20 : 2
		input_0_load_1 : 5
		input_1_load_1 : 5
		tmp_8_0_2 : 2
		tmp_21 : 3
		arrayNo63_mask : 4
		cond2 : 5
	State 4
		tmp_8 : 1
		input_0_addr_2 : 2
		input_1_addr_2 : 2
		tmp_10 : 1
		tmp_12_cast : 2
		input_2_addr : 3
		tmp_11 : 1
		tmp_13_cast : 2
		input_2_addr_1 : 3
		input_load_0_0_phi : 1
		tmp_17 : 1
		input_0_addr_3 : 2
		input_1_addr_3 : 2
		input_load_0_1_phi : 1
		input_2_load : 4
		input_0_load_2 : 3
		input_1_load_2 : 3
		input_0_load_3 : 3
		input_1_load_3 : 3
		input_2_load_1 : 4
	State 5
		tmp_9 : 1
		input_0_addr_4 : 2
		input_1_addr_4 : 2
		tmp_14_cast : 1
		input_2_addr_2 : 2
		tmp_19 : 1
		input_0_addr_5 : 2
		input_1_addr_5 : 2
		input_load_0_2_phi : 1
		input_load_1_0_phi : 1
		input_load_1_1_phi : 1
		input_load_1_2_phi : 1
		input_0_load_4 : 3
		input_1_load_4 : 3
		input_0_load_5 : 3
		input_1_load_5 : 3
		input_2_load_2 : 3
	State 6
		input_load_2_0_phi : 1
		input_load_2_1_phi : 1
		input_load_2_2_phi : 1
	State 7
	State 8
		tmp6 : 1
		tmp4 : 2
	State 9
		output_addr : 1
		sum_2_2_2 : 1
		StgValue_157 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_1_fu_335         |    0    |    0    |    10   |
|          |        tmp_4_2_fu_367       |    0    |    0    |    12   |
|          |          j_1_fu_383         |    0    |    0    |    10   |
|          |         tmp_4_fu_393        |    0    |    0    |    15   |
|          |       tmp_8_0_2_fu_452      |    0    |    0    |    12   |
|          |        tmp_10_fu_497        |    0    |    0    |    10   |
|          |        tmp_11_fu_507        |    0    |    0    |    10   |
|    add   |        tmp_12_fu_541        |    0    |    0    |    12   |
|          |         tmp2_fu_605         |    0    |    0    |    39   |
|          |         tmp3_fu_636         |    0    |    0    |    39   |
|          |         tmp5_fu_640         |    0    |    0    |    32   |
|          |         tmp7_fu_644         |    0    |    0    |    32   |
|          |         tmp6_fu_648         |    0    |    0    |    32   |
|          |         tmp4_fu_653         |    0    |    0    |    32   |
|          |         tmp1_fu_663         |    0    |    0    |    32   |
|          |       sum_2_2_2_fu_667      |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_550        |    3    |    0    |    20   |
|          |       tmp_1_0_1_fu_568      |    3    |    0    |    20   |
|          |       tmp_1_0_2_fu_587      |    3    |    0    |    20   |
|          |        tmp_1_1_fu_592       |    3    |    0    |    20   |
|    mul   |       tmp_1_1_1_fu_609      |    3    |    0    |    20   |
|          |       tmp_1_1_2_fu_615      |    3    |    0    |    20   |
|          |        tmp_1_2_fu_620       |    3    |    0    |    20   |
|          |       tmp_1_2_1_fu_626      |    3    |    0    |    20   |
|          |       tmp_1_2_2_fu_631      |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_303         |    0    |    0    |    32   |
|          |          grp_fu_310         |    0    |    0    |    32   |
|  select  |  input_load_0_2_phi_fu_574  |    0    |    0    |    32   |
|          |  input_load_1_2_phi_fu_580  |    0    |    0    |    32   |
|          |  input_load_2_2_phi_fu_598  |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond3_fu_329      |    0    |    0    |    8    |
|   icmp   |       exitcond2_fu_377      |    0    |    0    |    8    |
|          |         cond2_fu_476        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         tmp_3_fu_357        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |    newIndex_trunc1_fu_424   |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |  kernel_0_0_read_read_fu_66 |    0    |    0    |    0    |
|          |  kernel_0_1_read_read_fu_72 |    0    |    0    |    0    |
|          |  kernel_0_2_read_read_fu_78 |    0    |    0    |    0    |
|          |  kernel_1_0_read_read_fu_84 |    0    |    0    |    0    |
|   read   |  kernel_1_1_read_read_fu_90 |    0    |    0    |    0    |
|          |  kernel_1_2_read_read_fu_96 |    0    |    0    |    0    |
|          | kernel_2_0_read_read_fu_102 |    0    |    0    |    0    |
|          | kernel_2_1_read_read_fu_108 |    0    |    0    |    0    |
|          | kernel_2_2_read_read_fu_114 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        i_cast_fu_325        |    0    |    0    |    0    |
|          |       tmp_cast_fu_341       |    0    |    0    |    0    |
|          |      p_shl_cast_fu_353      |    0    |    0    |    0    |
|          |     tmp_5_1_cast_fu_363     |    0    |    0    |    0    |
|          |        j_cast_fu_373        |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_389      |    0    |    0    |    0    |
|          |         tmp_6_fu_410        |    0    |    0    |    0    |
|   zext   |        tmp_15_fu_438        |    0    |    0    |    0    |
|          |     newIndex_cast_fu_482    |    0    |    0    |    0    |
|          |         tmp_8_fu_491        |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_502     |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_512     |    0    |    0    |    0    |
|          |        tmp_17_fu_523        |    0    |    0    |    0    |
|          |         tmp_9_fu_535        |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_545     |    0    |    0    |    0    |
|          |        tmp_19_fu_562        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_345        |    0    |    0    |    0    |
|          |         tmp_5_fu_402        |    0    |    0    |    0    |
|          |        tmp_14_fu_430        |    0    |    0    |    0    |
|bitconcatenate|    arrayNo63_mask_fu_468    |    0    |    0    |    0    |
|          |         tmp_7_fu_485        |    0    |    0    |    0    |
|          |        tmp_16_fu_517        |    0    |    0    |    0    |
|          |         tmp_s_fu_529        |    0    |    0    |    0    |
|          |        tmp_18_fu_556        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_398         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_13_fu_416        |    0    |    0    |    0    |
|          |        tmp_20_fu_444        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_21_fu_458        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      tmp_4_cast_fu_659      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    27   |    0    |   741   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       cond2_reg_761      |    1   |
|        i_1_reg_681       |    2   |
|      i_cast_reg_673      |    3   |
|         i_reg_280        |    2   |
|  input_0_addr_1_reg_746  |    4   |
|  input_0_addr_2_reg_773  |    4   |
|  input_0_addr_3_reg_798  |    4   |
|  input_0_addr_4_reg_808  |    4   |
|  input_0_addr_5_reg_828  |    4   |
|   input_0_addr_reg_725   |    4   |
|  input_1_addr_1_reg_751  |    4   |
|  input_1_addr_2_reg_778  |    4   |
|  input_1_addr_3_reg_803  |    4   |
|  input_1_addr_4_reg_813  |    4   |
|  input_1_addr_5_reg_833  |    4   |
|   input_1_addr_reg_730   |    4   |
|   input_1_load_reg_793   |   32   |
|  input_2_addr_1_reg_788  |    3   |
|  input_2_addr_2_reg_818  |    3   |
|   input_2_addr_reg_783   |    3   |
|input_load_0_2_phi_reg_843|   32   |
|input_load_1_2_phi_reg_848|   32   |
|input_load_2_1_phi_reg_863|   32   |
|input_load_2_2_phi_reg_868|   32   |
|        j_1_reg_708       |    2   |
|         j_reg_292        |    2   |
|   newIndex_cast_reg_768  |    3   |
|  newIndex_trunc1_reg_740 |    1   |
|          reg_317         |   32   |
|          reg_321         |   32   |
|       tmp2_reg_873       |   32   |
|       tmp3_reg_903       |   32   |
|       tmp4_reg_908       |   32   |
|      tmp_13_reg_735      |    1   |
|     tmp_1_0_1_reg_838    |   32   |
|     tmp_1_0_2_reg_853    |   32   |
|     tmp_1_1_1_reg_878    |   32   |
|     tmp_1_1_2_reg_883    |   32   |
|      tmp_1_1_reg_858     |   32   |
|     tmp_1_2_1_reg_893    |   32   |
|     tmp_1_2_2_reg_898    |   32   |
|      tmp_1_2_reg_888     |   32   |
|       tmp_1_reg_823      |   32   |
|      tmp_20_reg_756      |    1   |
|       tmp_3_reg_688      |    5   |
|      tmp_4_2_reg_698     |    3   |
|       tmp_4_reg_713      |    5   |
|   tmp_5_1_cast_reg_693   |    3   |
|        tmp_reg_718       |    1   |
+--------------------------+--------+
|           Total          |   700  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_134 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_140 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_140 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_212 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_212 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_280     |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   || 13.2065 ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    -   |    0   |   741  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   171  |
|  Register |    -   |    -   |   700  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |   13   |   700  |   912  |
+-----------+--------+--------+--------+--------+
