
---------- Begin Simulation Statistics ----------
final_tick                               70892848218500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50284                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792480                       # Number of bytes of host memory used
host_op_rate                                    80597                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.87                       # Real time elapsed on the host
host_tick_rate                               13269586                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002639                       # Number of seconds simulated
sim_ticks                                  2638942250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       615778                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18765                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       859047                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494841                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       615778                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       120937                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          937612                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38819                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2131                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14095261                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7118979                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18792                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1279663                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1189200                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5108953                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.137308                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.143690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       874070     17.11%     17.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1872186     36.65%     53.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       405552      7.94%     61.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       189017      3.70%     65.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       142572      2.79%     68.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       156703      3.07%     71.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       137419      2.69%     73.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51771      1.01%     74.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1279663     25.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5108953                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.527786                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.527786                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2382842                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17546336                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           556756                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1517264                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19010                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        791860                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3688296                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    69                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1409200                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   146                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              937612                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            843284                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4392609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10910873                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           38020                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177650                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       855928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533660                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.067290                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5267738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.373682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.551849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2471164     46.91%     46.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           139156      2.64%     49.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           102998      1.96%     51.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           151431      2.87%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179004      3.40%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           332669      6.32%     64.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           168844      3.21%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           199975      3.80%     71.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1522497     28.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5267738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2735385                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362348                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32686                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           777059                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.169162                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5092142                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1409200                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          144382                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3713606                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423108                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17217605                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3682942                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29476                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16726408                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            145                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         53612                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19010                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         54831                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          179                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       392639                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       104017                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        24009                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26948242                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16710846                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497918                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13418020                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.166214                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16717475                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28982588                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13059680                       # number of integer regfile writes
system.switch_cpus.ipc                       1.894706                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.894706                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99790      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10369815     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85877      0.51%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34521      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341179      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128721      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159905      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63476      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138915      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           45      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175770      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23005      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12809      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3411760     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1410181      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278567      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          407      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16755885                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1578098                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3135280                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1540143                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1887262                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              193297                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011536                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          114101     59.03%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             75      0.04%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3412      1.77%     60.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            30      0.02%     60.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3945      2.04%     62.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9977      5.16%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56844     29.41%     97.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1101      0.57%     98.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3812      1.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15271294                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35915090                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15170703                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16519781                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17217579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16755885                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           26                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1189190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77566                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1721828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5267738                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.180850                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.270113                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       793010     15.05%     15.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       576183     10.94%     25.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       858707     16.30%     42.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       833527     15.82%     58.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       722554     13.72%     71.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       617825     11.73%     83.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       341120      6.48%     90.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       262850      4.99%     95.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261962      4.97%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5267738                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.174747                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              843312                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       357410                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       267013                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3713606                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6714901                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5277864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          236759                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         128056                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           870264                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         435101                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3501                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54801969                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17437506                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22413213                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1985226                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1325534                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19010                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2156473                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1688569                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2999138                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29945428                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4183191                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21046849                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34594519                       # The number of ROB writes
system.switch_cpus.timesIdled                     130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          704                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            704                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          614                       # Transaction distribution
system.membus.trans_dist::CleanEvict              173                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2676                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2676                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           909                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       268736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       268736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  268736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3585                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7669500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19034750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2638942250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          208                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19891                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           334                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5503                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2876992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2911680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1395                       # Total snoops (count)
system.tol2bus.snoopTraffic                     39296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025955                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26420     97.40%     97.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    704      2.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44916500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            498000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          192                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21952                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22144                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          192                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21952                       # number of overall hits
system.l2.overall_hits::total                   22144                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          140                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3437                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3585                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          140                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3437                       # number of overall misses
system.l2.overall_misses::total                  3585                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11007500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    268634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        279642000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11007500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    268634500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       279642000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25729                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25729                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.421687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.135374                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.421687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.135374                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        78625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78159.586849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78003.347280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        78625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78159.586849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78003.347280                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 614                       # number of writebacks
system.l2.writebacks::total                       614                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3577                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    234264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    243872000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    234264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    243872000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.421687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.135374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139026                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.421687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.135374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139026                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        68625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68159.586849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68177.802628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        68625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68159.586849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68177.802628                       # average overall mshr miss latency
system.l2.replacements                           1395                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19559                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          208                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              208                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          208                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          208                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           96                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            96                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17216                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17216                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2676                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    205041000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     205041000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.134439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.134526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76679.506358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76622.197309                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    178301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    178301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.134439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.134426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66679.506358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66679.506358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11007500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11007500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.421687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.425150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        78625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77517.605634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.421687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.419162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        68625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        68625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             767                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     63593500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     63593500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.138753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83346.657929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82911.994785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     55963500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     55963500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.138753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73346.657929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73346.657929                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2359.425551                       # Cycle average of tags in use
system.l2.tags.total_refs                        4607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1395                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.302509                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.399408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.634428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.636956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    80.052331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2212.702427                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.540211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.576032                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2516                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.663086                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    104725                       # Number of tag accesses
system.l2.tags.data_accesses                   104725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       219968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             229440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           39296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                614                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             48504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            145513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3395300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     83354609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86943926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        48504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3395300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3443804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14890815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14890815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14890815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            48504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           145513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3395300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     83354609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            101834741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001010284500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                530                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3577                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        614                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3577                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     34853250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                98584500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10253.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29003.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     446                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3577                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  614                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.596273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.532909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.659610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          425     37.71%     37.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          418     37.09%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           71      6.30%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           95      8.43%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      2.40%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      1.06%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.44%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.06%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      5.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.516129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.697930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    365.329155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             28     90.32%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.032258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.018588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.706346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      6.45%      6.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     80.65%     87.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      9.68%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 217536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   35776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  228928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                39296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        82.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2638184000                       # Total gap between requests
system.mem_ctrls.avgGap                     629487.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       208576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3395299.764517393429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 79037728.089729890227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13556946.916894448921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3841000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     94743500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  55887630250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27435.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27565.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  91022199.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2634660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1400355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8603700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             120060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     207748320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        291960270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        767463840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1279931205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.016754                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1992223750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    558828500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5419260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2876610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15665160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2797920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     207748320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        520221330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        575244480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1329973080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.979608                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1490538000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1060514250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2638932250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       842903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           842916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       842903                       # number of overall hits
system.cpu.icache.overall_hits::total          842916                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          381                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            383                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          381                       # number of overall misses
system.cpu.icache.overall_misses::total           383                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15550500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15550500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15550500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15550500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       843284                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       843284                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000452                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000452                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 40814.960630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40601.827676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 40814.960630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40601.827676                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          332                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          332                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13535000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13535000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13535000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000394                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000394                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 40768.072289                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40768.072289                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 40768.072289                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40768.072289                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       842903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          842916                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          381                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           383                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15550500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15550500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       843284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000452                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 40814.960630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40601.827676                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13535000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 40768.072289                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40768.072289                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               208                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            224.139423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1686932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1686932                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4668310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4668311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4668310                       # number of overall hits
system.cpu.dcache.overall_hits::total         4668311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26343                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26349                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26343                       # number of overall misses
system.cpu.dcache.overall_misses::total         26349                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    589230497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    589230497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    589230497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    589230497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4694653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4694660                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4694653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4694660                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005611                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005613                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005611                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005613                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22367.630756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22362.537364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22367.630756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22362.537364                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3271                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.273632                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19559                       # number of writebacks
system.cpu.dcache.writebacks::total             19559                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          954                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25389                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    539014497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    539014497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    539014497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    539014497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005408                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21230.237386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21230.237386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21230.237386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21230.237386                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24370                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3289138                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3289139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    153225500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    153225500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3295586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3295591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23763.259926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23748.527588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    122983500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122983500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22364.702673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22364.702673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    436004997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    436004997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 21915.305202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21913.102327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    416030997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    416030997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20916.591101                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20916.591101                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892848218500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2269255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.116742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9414714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9414714                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900705180500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66140                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797196                       # Number of bytes of host memory used
host_op_rate                                   106096                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   604.78                       # Real time elapsed on the host
host_tick_rate                               12991505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007857                       # Number of seconds simulated
sim_ticks                                  7856962000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1854611                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57907                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2621908                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1528480                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1854611                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       326131                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2862698                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118586                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6971                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42340430                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21544927                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57907                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3807620                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4356376                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15119159                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.183783                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.134271                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2427825     16.06%     16.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5547393     36.69%     52.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1207628      7.99%     60.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       602031      3.98%     64.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       429420      2.84%     67.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       528152      3.49%     71.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       435648      2.88%     73.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       133442      0.88%     74.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3807620     25.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15119159                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523797                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523797                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6860540                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53747389                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1682976                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4720755                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          67162                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2368462                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11301360                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   233                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4530246                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   445                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2862698                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2610121                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12988328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               33300504                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          134324                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.182176                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2644371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1647066                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.119172                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15699895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.487801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.558833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7092681     45.18%     45.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           435848      2.78%     47.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           306343      1.95%     49.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           454599      2.90%     52.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           555365      3.54%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1033598      6.58%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           503825      3.21%     66.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           607716      3.87%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4709920     30.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15699895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8433370                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4302689                       # number of floating regfile writes
system.switch_cpus.idleCycles                   14029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99034                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2367664                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.255173                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15815476                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4530246                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          529403                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11379544                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           31                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4577105                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52649960                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11285230                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        95110                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51151534                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        114428                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67162                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        115729                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          572                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1174286                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          771                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       560316                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       363064                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          771                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81180770                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50998531                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500095                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40598099                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.245436                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51122048                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88318249                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39490715                       # number of integer regfile writes
system.switch_cpus.ipc                       1.909135                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.909135                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401900      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31432950     61.34%     62.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259682      0.51%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103963      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023501      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387367      0.76%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481929      0.94%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189406      0.37%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419795      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          141      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530708      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69570      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38782      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10262295     20.03%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4328330      8.45%     97.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1046322      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206884      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51246649                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5229383                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10326950                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5044984                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6467637                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              700778                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013675                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          353104     50.39%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            260      0.04%     50.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10297      1.47%     51.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            74      0.01%     51.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         8331      1.19%     53.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     53.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     53.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30060      4.29%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         180554     25.76%     83.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33991      4.85%     88.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        75441     10.77%     98.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8666      1.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46316144                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108798581                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45953547                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50696909                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52649764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51246649                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4513830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       231565                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5248028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15699895                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.264140                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.262584                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2137524     13.61%     13.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1712654     10.91%     24.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2550717     16.25%     40.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2495741     15.90%     56.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2213105     14.10%     70.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1901601     12.11%     82.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1053438      6.71%     89.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       816635      5.20%     94.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       818480      5.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15699895                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.261225                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2610121                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    11                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       916464                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       656977                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11379544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4577105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20763644                       # number of misc regfile reads
system.switch_cpus.numCycles                 15713924                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          711710                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         382743                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2671044                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1138523                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9086                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166798537                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53326456                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67998048                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6061755                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3825547                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          67162                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6188182                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5805720                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9227500                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91285485                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           42                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13074066                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63692395                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105567379                       # The number of ROB writes
system.switch_cpus.timesIdled                     317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160918                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3566                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7856962000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3524                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1204                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4104                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2013                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       617024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       617024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  617024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6117                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26711000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32330000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7856962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7856962000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7856962000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7856962000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          709                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18252                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9292672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9391936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7566                       # Total snoops (count)
system.tol2bus.snoopTraffic                    225536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            88091                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040481                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.197085                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84525     95.95%     95.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3566      4.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              88091                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          146682000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119526000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1263998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7856962000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          641                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        73767                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74408                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          641                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        73767                       # number of overall hits
system.l2.overall_hits::total                   74408                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          201                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5916                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6117                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          201                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5916                       # number of overall misses
system.l2.overall_misses::total                  6117                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     17414500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    448689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        466103500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     17414500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    448689000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       466103500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79683                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79683                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.238717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.074244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.238717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.074244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86639.303483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75843.306288                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76198.054602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86639.303483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75843.306288                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76198.054602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3524                       # number of writebacks
system.l2.writebacks::total                      3524                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6117                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6117                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     15404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    389529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    404933500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     15404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    389529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    404933500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.238717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.074244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075964                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.238717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.074244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76639.303483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65843.306288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66198.054602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76639.303483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65843.306288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66198.054602                       # average overall mshr miss latency
system.l2.replacements                           7566                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          709                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              709                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          709                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          728                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           728                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        57327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57327                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4104                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    300642500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     300642500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.066807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.066807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73255.969786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73255.969786                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    259602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    259602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.066807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.066807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63255.969786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63255.969786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     17414500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     17414500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.238717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.238717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86639.303483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86639.303483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     15404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     15404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.238717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.238717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76639.303483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76639.303483                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    148046500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    148046500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.099277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81703.366446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81703.366446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    129926500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    129926500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.099277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71703.366446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71703.366446                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7856962000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3067.605980                       # Cycle average of tags in use
system.l2.tags.total_refs                      205794                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11440                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.988986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     242.280009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.506201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    39.691208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2781.128563                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.059150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.678986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.748927                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          976                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.945801                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    330560                       # Number of tag accesses
system.l2.tags.data_accesses                   330560                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7856962000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       378624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             391488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       225536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          225536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1637274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     48189618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49826892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1637274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1637274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28705243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28705243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28705243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1637274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     48189618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78532135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001460691500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6117                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3524                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6117                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    605                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   104                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              129                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     56505000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               159855000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10251.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29001.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2759                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6117                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3524                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.650237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.296659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.136744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          774     36.68%     36.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          585     27.73%     64.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          240     11.37%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      6.49%     82.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      3.46%     85.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      3.51%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      2.23%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      1.71%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144      6.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.492228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.830798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              16      8.29%      8.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             37     19.17%     27.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            63     32.64%     60.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            25     12.95%     73.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            20     10.36%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             9      4.66%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             5      2.59%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      2.59%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      2.07%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.52%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      1.04%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.52%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.52%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      1.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.658031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.633878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40     20.73%     20.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.04%     21.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              137     70.98%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      6.22%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 352768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  218112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  391488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               225536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        44.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     49.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7847980500                       # Total gap between requests
system.mem_ctrls.avgGap                     814021.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        12864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       339904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       218112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1637274.050708148861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 43261504.892094425857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27760348.083648614585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         5916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3524                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7117500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    152737500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 192251470500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35410.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25817.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54554900.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4241160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2254230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12259380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3821040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     620786400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        791167980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2350909920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3785440110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.794377                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6102523750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    262369250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1492069000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10817100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5753220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            27096300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13968720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     620786400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1312736220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1911694560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3902852520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.738118                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4956448000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    262369250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2638144750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10495894250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3452069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3452082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3452069                       # number of overall hits
system.cpu.icache.overall_hits::total         3452082                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1338                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1336                       # number of overall misses
system.cpu.icache.overall_misses::total          1338                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     45132498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45132498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     45132498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45132498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3453405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3453420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3453405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3453420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 33781.809880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33731.313901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 33781.809880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33731.313901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          917                       # number of writebacks
system.cpu.icache.writebacks::total               917                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          162                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     38980998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38980998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     38980998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38980998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000340                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000340                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000340                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 33203.575809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33203.575809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 33203.575809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33203.575809                       # average overall mshr miss latency
system.cpu.icache.replacements                    917                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3452069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3452082                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1338                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     45132498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45132498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3453405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3453420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 33781.809880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33731.313901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     38980998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38980998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 33203.575809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33203.575809                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021588                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3453258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1176                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2936.443878                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000296                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.021292                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.505859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6908016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6908016                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18877343                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18877344                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18925204                       # number of overall hits
system.cpu.dcache.overall_hits::total        18925205                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       110346                       # number of overall misses
system.cpu.dcache.overall_misses::total        110352                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2027644995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2027644995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2027644995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2027644995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18984182                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18984189                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19035550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19035557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005628                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005628                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18978.509673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18977.443914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18375.337529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18374.338435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11838                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               857                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.813302                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85073                       # number of writebacks
system.cpu.dcache.writebacks::total             85073                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3836                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3836                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3836                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105072                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1823783496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1823783496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1888073996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1888073996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005520                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17706.120171                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17706.120171                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 17969.335275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17969.335275                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104054                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13345549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13345550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    533090500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    533090500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13371042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13371047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20911.250147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20907.969565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3811                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3811                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    411174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    411174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001622                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18963.840974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18963.840974                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1494554495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1494554495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18372.808681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18372.356973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1412609496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1412609496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17370.783635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17370.783635                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        47861                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         47861                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3507                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3507                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51368                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51368                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.068272                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068272                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2069                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     64290500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     64290500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040278                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 31073.223780                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 31073.223780                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900705180500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.150404                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19030283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105078                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.106254                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.150011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38176192                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38176192                       # Number of data accesses

---------- End Simulation Statistics   ----------
