# sv_hdl

in this repository i am adding synthesizable constructs of the digital system design. Also projects which are designed using system verilog.
