

================================================================
== Vivado HLS Report for 'sort_occ_v2'
================================================================
* Date:           Tue Jan 21 11:03:25 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_sorting
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  327681|  327681|  327681|  327681|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  327680|  327680|         5|          -|          -|  65536|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %shift)"   --->   Operation 7 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_cast = zext i6 %shift_read to i32"   --->   Operation 8 'zext' 'shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [hls_src/radix/radix.cpp:90]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0_in = phi i17 [ -65536, %0 ], [ %i, %2 ]"   --->   Operation 10 'phi' 'i_0_in' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.10ns)   --->   "%i = add i17 %i_0_in, -1" [hls_src/radix/radix.cpp:90]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast = sext i17 %i to i32" [hls_src/radix/radix.cpp:90]   --->   Operation 12 'sext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.43ns)   --->   "%tmp = icmp eq i17 %i_0_in, 0" [hls_src/radix/radix.cpp:90]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [hls_src/radix/radix.cpp:90]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %i_cast to i64" [hls_src/radix/radix.cpp:92]   --->   Operation 16 'zext' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%array_src_addr = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_1" [hls_src/radix/radix.cpp:92]   --->   Operation 17 'getelementptr' 'array_src_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%array_src_load = load i32* %array_src_addr, align 4" [hls_src/radix/radix.cpp:92]   --->   Operation 18 'load' 'array_src_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [hls_src/radix/radix.cpp:95]   --->   Operation 19 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 20 [1/2] (3.25ns)   --->   "%array_src_load = load i32* %array_src_addr, align 4" [hls_src/radix/radix.cpp:92]   --->   Operation 20 'load' 'array_src_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 21 [1/1] (4.42ns)   --->   "%tmp_2 = lshr i32 %array_src_load, %shift_cast" [hls_src/radix/radix.cpp:92]   --->   Operation 21 'lshr' 'tmp_2' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %tmp_2 to i8" [hls_src/radix/radix.cpp:92]   --->   Operation 22 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %tmp_3 to i64" [hls_src/radix/radix.cpp:92]   --->   Operation 23 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%count_addr = getelementptr [256 x i32]* %count, i64 0, i64 %tmp_4" [hls_src/radix/radix.cpp:92]   --->   Operation 24 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (3.25ns)   --->   "%count_load = load i32* %count_addr, align 4" [hls_src/radix/radix.cpp:92]   --->   Operation 25 'load' 'count_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 26 [1/2] (3.25ns)   --->   "%count_load = load i32* %count_addr, align 4" [hls_src/radix/radix.cpp:92]   --->   Operation 26 'load' 'count_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 27 [1/1] (2.55ns)   --->   "%tmp_5 = add nsw i32 -1, %count_load" [hls_src/radix/radix.cpp:92]   --->   Operation 27 'add' 'tmp_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = sext i32 %tmp_5 to i64" [hls_src/radix/radix.cpp:92]   --->   Operation 28 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%array_dst_addr = getelementptr [65536 x i32]* %array_dst, i64 0, i64 %tmp_6" [hls_src/radix/radix.cpp:92]   --->   Operation 29 'getelementptr' 'array_dst_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (3.25ns)   --->   "store i32 %array_src_load, i32* %array_dst_addr, align 4" [hls_src/radix/radix.cpp:92]   --->   Operation 30 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 31 [1/1] (3.25ns)   --->   "store i32 %tmp_5, i32* %count_addr, align 4" [hls_src/radix/radix.cpp:93]   --->   Operation 31 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [hls_src/radix/radix.cpp:90]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hls_src/radix/radix.cpp:90) [9]  (1.77 ns)

 <State 2>: 5.36ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls_src/radix/radix.cpp:90) [9]  (0 ns)
	'add' operation ('i', hls_src/radix/radix.cpp:90) [10]  (2.11 ns)
	'getelementptr' operation ('array_src_addr', hls_src/radix/radix.cpp:92) [17]  (0 ns)
	'load' operation ('array_src_load', hls_src/radix/radix.cpp:92) on array 'array_src' [18]  (3.25 ns)

 <State 3>: 7.67ns
The critical path consists of the following:
	'load' operation ('array_src_load', hls_src/radix/radix.cpp:92) on array 'array_src' [18]  (3.25 ns)
	'lshr' operation ('tmp_2', hls_src/radix/radix.cpp:92) [19]  (4.42 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('count_addr', hls_src/radix/radix.cpp:92) [22]  (0 ns)
	'load' operation ('count_load', hls_src/radix/radix.cpp:92) on array 'count' [23]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('count_load', hls_src/radix/radix.cpp:92) on array 'count' [23]  (3.25 ns)

 <State 6>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_5', hls_src/radix/radix.cpp:92) [24]  (2.55 ns)
	'getelementptr' operation ('array_dst_addr', hls_src/radix/radix.cpp:92) [26]  (0 ns)
	'store' operation (hls_src/radix/radix.cpp:92) of variable 'array_src_load', hls_src/radix/radix.cpp:92 on array 'array_dst' [27]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
