INFO: [HLS 200-10] Running '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sidharth' on host 'legion' (Linux_x86_64 version 5.4.0-89-generic) on Sat Oct 30 19:27:20 IST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay'
Sourcing Tcl script '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul'.
INFO: [HLS 200-10] Adding design file 'matmul.h' to the project
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'matmul-tb.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 341 ; free virtual = 3122
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 341 ; free virtual = 3122
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 334 ; free virtual = 3123
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'DiagMatMul' (matmul.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'DiagMatMul' (matmul.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'matmul' (matmul.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'matmul' (matmul.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (matmul.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (matmul.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 331 ; free virtual = 3120
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'matmul_loop_1' (matmul.cpp:5) in function 'DiagMatMul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'matmul_loop_2' (matmul.cpp:8) in function 'DiagMatMul' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_real'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_imag'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_real'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_imag'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real' (matmul.cpp:36) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag' (matmul.cpp:36) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (matmul.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (matmul.cpp:52) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.0' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.1' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.2' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.3' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.0' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.1' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.2' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.3' in function 'matmul' (matmul.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.0' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.1' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.2' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.3' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.0' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.1' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.2' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.3' in function 'matmul' (matmul.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[0]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[1]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[2]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[3]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[0]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[1]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[2]' in function 'DiagMatMul' (matmul.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[3]' in function 'DiagMatMul' (matmul.cpp:11:3).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 249 ; free virtual = 3041
WARNING: [XFORM 203-631] Renaming function 'std::operator*<float>' to 'operator*<float>' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::operator+=<float>' to 'operator+=<float>' 
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_imag.0' (matmul.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_real.0' (matmul.cpp:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_imag.0' (matmul.cpp:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_real.0' (matmul.cpp:63:4)
INFO: [HLS 200-472] Inferring partial write operation for 'C._M_real[0]' (matmul.cpp:11:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 255 ; free virtual = 3047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
WARNING: [SYN 201-103] Legalizing function name 'operator*<float>' to 'operator_mul_float'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=<float>' to 'operator_add_assign_float'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.06 seconds; current allocated memory: 163.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 163.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator+=<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 163.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 163.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matmul_loop_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('A_M_real_load_2', matmul.cpp:9) on array 'A_M_real' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_M_real'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 329.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 167.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 174.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 175.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 176.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matmul_fsub_32ns_32ns_32_4_full_dsp_0' to 'matmul_fsub_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_fadd_32ns_32ns_32_4_full_dsp_0' to 'matmul_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_fmul_32ns_32ns_32_2_max_dsp_0' to 'matmul_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_fmul_32ns_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_fsub_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul_float'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 176.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'matmul_fadd_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add_assign_float'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 177.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'DiagMatMul' is 13056 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'DiagMatMul'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 196.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_0' to 'matmul_rxmat_M_reeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_1' to 'matmul_rxmat_M_refYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_2' to 'matmul_rxmat_M_reg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_real_3' to 'matmul_rxmat_M_rehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_0' to 'matmul_rxmat_M_imibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_1' to 'matmul_rxmat_M_imjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_2' to 'matmul_rxmat_M_imkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_rxmat_M_imag_3' to 'matmul_rxmat_M_imlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_0' to 'matmul_xmat_M_reamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_1' to 'matmul_xmat_M_reancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_2' to 'matmul_xmat_M_reaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_real_3' to 'matmul_xmat_M_reapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_0' to 'matmul_xmat_M_imaqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_1' to 'matmul_xmat_M_imarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_2' to 'matmul_xmat_M_imasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_xmat_M_imag_3' to 'matmul_xmat_M_imatde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_0' to 'matmul_mulOut_M_rudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_1' to 'matmul_mulOut_M_rvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_2' to 'matmul_mulOut_M_rwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_real_3' to 'matmul_mulOut_M_rxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_0' to 'matmul_mulOut_M_iyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_1' to 'matmul_mulOut_M_izec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_2' to 'matmul_mulOut_M_iAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_mulOut_M_imag_3' to 'matmul_mulOut_M_iBew' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'matmul_mux_432_32_1_1' to 'matmul_mux_432_32CeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mux_432_32CeG': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 213.829 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.78 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_rxmat_M_reeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'matmul_mulOut_M_rudo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 974.820 ; gain = 542.039 ; free physical = 141 ; free virtual = 2898
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 28.41 seconds; peak allocated memory: 213.829 MB.
