{"Timothy Chou": [0, ["The Software Industry: Ten Lessons for Long Life", ["Timothy Chou"], "https://doi.org/10.1109/HPCA.2002.995693", 0, "hpca", 2002]], "Ed Grochowski": [0, ["Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation", ["Ed Grochowski", "David Ayers", "Vivek Tiwari"], "https://doi.org/10.1109/HPCA.2002.995694", 10, "hpca", 2002], ["Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation", ["Perry H. Wang", "Hong Wang", "Jamison D. Collins", "Ed Grochowski", "Ralph-Michael Kling", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995709", 10, "hpca", 2002]], "David Ayers": [0, ["Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation", ["Ed Grochowski", "David Ayers", "Vivek Tiwari"], "https://doi.org/10.1109/HPCA.2002.995694", 10, "hpca", 2002]], "Vivek Tiwari": [0, ["Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation", ["Ed Grochowski", "David Ayers", "Vivek Tiwari"], "https://doi.org/10.1109/HPCA.2002.995694", 10, "hpca", 2002]], "Kevin Skadron": [0, ["Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management", ["Kevin Skadron", "Tarek F. Abdelzaher", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995695", 12, "hpca", 2002], ["Power Issues Related to Branch Prediction", ["Dharmesh Parikh", "Kevin Skadron", "Yan Zhang", "Marco Barcella", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995713", 12, "hpca", 2002]], "Tarek F. Abdelzaher": [0, ["Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management", ["Kevin Skadron", "Tarek F. Abdelzaher", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995695", 12, "hpca", 2002]], "Mircea R. Stan": [0, ["Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management", ["Kevin Skadron", "Tarek F. Abdelzaher", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995695", 12, "hpca", 2002], ["Power Issues Related to Branch Prediction", ["Dharmesh Parikh", "Kevin Skadron", "Yan Zhang", "Marco Barcella", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995713", 12, "hpca", 2002]], "Greg Semeraro": [0, ["Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", ["Greg Semeraro", "Grigorios Magklis", "Rajeev Balasubramonian", "David H. Albonesi", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2002.995696", 14, "hpca", 2002]], "Grigorios Magklis": [0, ["Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", ["Greg Semeraro", "Grigorios Magklis", "Rajeev Balasubramonian", "David H. Albonesi", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2002.995696", 14, "hpca", 2002]], "Rajeev Balasubramonian": [0, ["Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", ["Greg Semeraro", "Grigorios Magklis", "Rajeev Balasubramonian", "David H. Albonesi", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2002.995696", 14, "hpca", 2002]], "David H. Albonesi": [0, ["Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", ["Greg Semeraro", "Grigorios Magklis", "Rajeev Balasubramonian", "David H. Albonesi", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2002.995696", 14, "hpca", 2002]], "Sandhya Dwarkadas": [0, ["Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", ["Greg Semeraro", "Grigorios Magklis", "Rajeev Balasubramonian", "David H. Albonesi", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2002.995696", 14, "hpca", 2002]], "Michael L. Scott": [0, ["Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", ["Greg Semeraro", "Grigorios Magklis", "Rajeev Balasubramonian", "David H. Albonesi", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.2002.995696", 14, "hpca", 2002]], "Marcelo H. Cintra": [0, ["Speculative Multithreading Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors", ["Marcelo H. Cintra", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2002.995697", 12, "hpca", 2002]], "Josep Torrellas": [0, ["Speculative Multithreading Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors", ["Marcelo H. Cintra", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2002.995697", 12, "hpca", 2002]], "Pedro Marcuello": [0, ["Thread-Spawning Schemes for Speculative Multithreading", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2002.995698", 10, "hpca", 2002]], "Antonio Gonzalez": [0, ["Thread-Spawning Schemes for Speculative Multithreading", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2002.995698", 10, "hpca", 2002]], "J. Gregory Steffan": [0, ["Improving Value Communication for Thread-Level Speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2002.995699", 11, "hpca", 2002]], "Christopher B. Colohan": [0, ["Improving Value Communication for Thread-Level Speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2002.995699", 11, "hpca", 2002]], "Antonia Zhai": [0, ["Improving Value Communication for Thread-Level Speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2002.995699", 11, "hpca", 2002]], "Todd C. Mowry": [0, ["Improving Value Communication for Thread-Level Speculation", ["J. Gregory Steffan", "Christopher B. Colohan", "Antonia Zhai", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2002.995699", 11, "hpca", 2002]], "Mariko Sakamoto": [0, ["Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs", ["Mariko Sakamoto", "Larry Brisson", "Akira Katsuno", "Aiichiro Inoue", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2002.995700", 11, "hpca", 2002]], "Larry Brisson": [0, ["Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs", ["Mariko Sakamoto", "Larry Brisson", "Akira Katsuno", "Aiichiro Inoue", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2002.995700", 11, "hpca", 2002]], "Akira Katsuno": [0, ["Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs", ["Mariko Sakamoto", "Larry Brisson", "Akira Katsuno", "Aiichiro Inoue", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2002.995700", 11, "hpca", 2002]], "Aiichiro Inoue": [0, ["Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs", ["Mariko Sakamoto", "Larry Brisson", "Akira Katsuno", "Aiichiro Inoue", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2002.995700", 11, "hpca", 2002]], "Yasunori Kimura": [0, ["Reverse Tracer: A Software Tool for Generating Realistic Performance Test Programs", ["Mariko Sakamoto", "Larry Brisson", "Akira Katsuno", "Aiichiro Inoue", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2002.995700", 11, "hpca", 2002]], "Guangyu Chen": [0, ["Tuning Garbage Collection in an Embedded Java Environment", ["Guangyu Chen", "R. Shetty", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Mario Wolczko"], "https://doi.org/10.1109/HPCA.2002.995701", 12, "hpca", 2002]], "R. Shetty": [0, ["Tuning Garbage Collection in an Embedded Java Environment", ["Guangyu Chen", "R. Shetty", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Mario Wolczko"], "https://doi.org/10.1109/HPCA.2002.995701", 12, "hpca", 2002]], "Mahmut T. Kandemir": [0, ["Tuning Garbage Collection in an Embedded Java Environment", ["Guangyu Chen", "R. Shetty", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Mario Wolczko"], "https://doi.org/10.1109/HPCA.2002.995701", 12, "hpca", 2002], ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705", 10, "hpca", 2002]], "Narayanan Vijaykrishnan": [0, ["Tuning Garbage Collection in an Embedded Java Environment", ["Guangyu Chen", "R. Shetty", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Mario Wolczko"], "https://doi.org/10.1109/HPCA.2002.995701", 12, "hpca", 2002], ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705", 10, "hpca", 2002]], "Mary Jane Irwin": [0, ["Tuning Garbage Collection in an Embedded Java Environment", ["Guangyu Chen", "R. Shetty", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Mario Wolczko"], "https://doi.org/10.1109/HPCA.2002.995701", 12, "hpca", 2002], ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705", 10, "hpca", 2002]], "Mario Wolczko": [0, ["Tuning Garbage Collection in an Embedded Java Environment", ["Guangyu Chen", "R. Shetty", "Mahmut T. Kandemir", "Narayanan Vijaykrishnan", "Mary Jane Irwin", "Mario Wolczko"], "https://doi.org/10.1109/HPCA.2002.995701", 12, "hpca", 2002]], "Zhichun Zhu": [0, ["Fine-Grain Priority Scheduling on Multi-Channel Memory Systems", ["Zhichun Zhu", "Zhao Zhang", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2002.995702", 10, "hpca", 2002]], "Zhao Zhang": [0, ["Fine-Grain Priority Scheduling on Multi-Channel Memory Systems", ["Zhichun Zhu", "Zhao Zhang", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2002.995702", 10, "hpca", 2002]], "Xiaodong Zhang": [0, ["Fine-Grain Priority Scheduling on Multi-Channel Memory Systems", ["Zhichun Zhu", "Zhao Zhang", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2002.995702", 10, "hpca", 2002]], "G. Edward Suh": [4.7297218225272886e-11, ["A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning", ["G. Edward Suh", "Srinivas Devadas", "Larry Rudolph"], "https://doi.org/10.1109/HPCA.2002.995703", 12, "hpca", 2002]], "Srinivas Devadas": [0, ["A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning", ["G. Edward Suh", "Srinivas Devadas", "Larry Rudolph"], "https://doi.org/10.1109/HPCA.2002.995703", 12, "hpca", 2002]], "Larry Rudolph": [0, ["A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning", ["G. Edward Suh", "Srinivas Devadas", "Larry Rudolph"], "https://doi.org/10.1109/HPCA.2002.995703", 12, "hpca", 2002]], "Osman S. Unsal": [0, ["The Minimax Cache: An Energy-Efficient Framework for Media Processors", ["Osman S. Unsal", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/HPCA.2002.995704", 10, "hpca", 2002]], "Israel Koren": [0, ["The Minimax Cache: An Energy-Efficient Framework for Media Processors", ["Osman S. Unsal", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/HPCA.2002.995704", 10, "hpca", 2002]], "C. Mani Krishna": [0, ["The Minimax Cache: An Energy-Efficient Framework for Media Processors", ["Osman S. Unsal", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/HPCA.2002.995704", 10, "hpca", 2002]], "Csaba Andras Moritz": [0, ["The Minimax Cache: An Energy-Efficient Framework for Media Processors", ["Osman S. Unsal", "Israel Koren", "C. Mani Krishna", "Csaba Andras Moritz"], "https://doi.org/10.1109/HPCA.2002.995704", 10, "hpca", 2002]], "Sudhanva Gurumurthi": [0, ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705", 10, "hpca", 2002]], "Anand Sivasubramaniam": [0, ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705", 10, "hpca", 2002]], "Tao Li": [0, ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705", 10, "hpca", 2002]], "Lizy Kurian John": [0, ["Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Tao Li", "Lizy Kurian John"], "https://doi.org/10.1109/HPCA.2002.995705", 10, "hpca", 2002]], "Se-Hyun Yang": [0.9929939806461334, ["Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2002.995706", 11, "hpca", 2002]], "Michael D. Powell": [0, ["Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2002.995706", 11, "hpca", 2002]], "Babak Falsafi": [0, ["Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2002.995706", 11, "hpca", 2002]], "T. N. Vijaykumar": [0, ["Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay", ["Se-Hyun Yang", "Michael D. Powell", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1109/HPCA.2002.995706", 11, "hpca", 2002]], "Ryan N. Rakvic": [0, ["Non-Vital Loads", ["Ryan N. Rakvic", "Bryan Black", "Deepak Limaye", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995707", 10, "hpca", 2002]], "Bryan Black": [0, ["Non-Vital Loads", ["Ryan N. Rakvic", "Bryan Black", "Deepak Limaye", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995707", 10, "hpca", 2002]], "Deepak Limaye": [0, ["Non-Vital Loads", ["Ryan N. Rakvic", "Bryan Black", "Deepak Limaye", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995707", 10, "hpca", 2002]], "John Paul Shen": [0, ["Non-Vital Loads", ["Ryan N. Rakvic", "Bryan Black", "Deepak Limaye", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995707", 10, "hpca", 2002], ["Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation", ["Perry H. Wang", "Hong Wang", "Jamison D. Collins", "Ed Grochowski", "Ralph-Michael Kling", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995709", 10, "hpca", 2002]], "Xavier Vera": [0, ["Let's Study Whole-Program Cache Behaviour Analytically", ["Xavier Vera", "Jingling Xue"], "https://doi.org/10.1109/HPCA.2002.995708", 12, "hpca", 2002]], "Jingling Xue": [0, ["Let's Study Whole-Program Cache Behaviour Analytically", ["Xavier Vera", "Jingling Xue"], "https://doi.org/10.1109/HPCA.2002.995708", 12, "hpca", 2002]], "Perry H. Wang": [1.5870589842315042e-09, ["Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation", ["Perry H. Wang", "Hong Wang", "Jamison D. Collins", "Ed Grochowski", "Ralph-Michael Kling", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995709", 10, "hpca", 2002]], "Hong Wang": [0.00414914614520967, ["Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation", ["Perry H. Wang", "Hong Wang", "Jamison D. Collins", "Ed Grochowski", "Ralph-Michael Kling", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995709", 10, "hpca", 2002]], "Jamison D. Collins": [0, ["Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation", ["Perry H. Wang", "Hong Wang", "Jamison D. Collins", "Ed Grochowski", "Ralph-Michael Kling", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995709", 10, "hpca", 2002]], "Ralph-Michael Kling": [0, ["Memory Latency-Tolerance Approaches for Itanium Processors: Out-of-Order Execution vs. Speculative Precomputation", ["Perry H. Wang", "Hong Wang", "Jamison D. Collins", "Ed Grochowski", "Ralph-Michael Kling", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2002.995709", 10, "hpca", 2002]], "Suleyman Sair": [0, ["Quantifying Load Stream Behavior", ["Suleyman Sair", "Timothy Sherwood", "Brad Calder"], "https://doi.org/10.1109/HPCA.2002.995710", 12, "hpca", 2002]], "Timothy Sherwood": [0, ["Quantifying Load Stream Behavior", ["Suleyman Sair", "Timothy Sherwood", "Brad Calder"], "https://doi.org/10.1109/HPCA.2002.995710", 12, "hpca", 2002]], "Brad Calder": [0, ["Quantifying Load Stream Behavior", ["Suleyman Sair", "Timothy Sherwood", "Brad Calder"], "https://doi.org/10.1109/HPCA.2002.995710", 12, "hpca", 2002]], "Yiannakis Sazeides": [0, ["Modeling Value Speculation", ["Yiannakis Sazeides"], "https://doi.org/10.1109/HPCA.2002.995711", 12, "hpca", 2002]], "Martin Kampe": [0, ["The FAB Predictor: Using Fourier Analysis to Predict the Outcome of Conditional Branches", ["Martin Kampe", "Per Stenstrom", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2002.995712", 10, "hpca", 2002]], "Per Stenstrom": [0, ["The FAB Predictor: Using Fourier Analysis to Predict the Outcome of Conditional Branches", ["Martin Kampe", "Per Stenstrom", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2002.995712", 10, "hpca", 2002]], "Michel Dubois": [0, ["The FAB Predictor: Using Fourier Analysis to Predict the Outcome of Conditional Branches", ["Martin Kampe", "Per Stenstrom", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2002.995712", 10, "hpca", 2002]], "Dharmesh Parikh": [0, ["Power Issues Related to Branch Prediction", ["Dharmesh Parikh", "Kevin Skadron", "Yan Zhang", "Marco Barcella", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995713", 12, "hpca", 2002]], "Yan Zhang": [0, ["Power Issues Related to Branch Prediction", ["Dharmesh Parikh", "Kevin Skadron", "Yan Zhang", "Marco Barcella", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995713", 12, "hpca", 2002]], "Marco Barcella": [0, ["Power Issues Related to Branch Prediction", ["Dharmesh Parikh", "Kevin Skadron", "Yan Zhang", "Marco Barcella", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2002.995713", 12, "hpca", 2002]], "David A. Patterson": [0, ["Recovery Oriented Computing: A New Research Agenda for a New Century", ["David A. Patterson"], "https://doi.org/10.1109/HPCA.2002.995714", 0, "hpca", 2002]], "Milo M. K. Martin": [0, ["Bandwidth Adaptive Snooping", ["Milo M. K. Martin", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2002.995715", 12, "hpca", 2002]], "Daniel J. Sorin": [0, ["Bandwidth Adaptive Snooping", ["Milo M. K. Martin", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2002.995715", 12, "hpca", 2002]], "Mark D. Hill": [0, ["Bandwidth Adaptive Snooping", ["Milo M. K. Martin", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2002.995715", 12, "hpca", 2002]], "David A. Wood": [0, ["Bandwidth Adaptive Snooping", ["Milo M. K. Martin", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2002.995715", 12, "hpca", 2002]], "Peter Jamieson": [0, ["CableS: Thread Control and Memory Management Extensions for Shared Virtual Memory Clusters", ["Peter Jamieson", "Angelos Bilas"], "https://doi.org/10.1109/HPCA.2002.995716", 12, "hpca", 2002]], "Angelos Bilas": [0, ["CableS: Thread Control and Memory Management Extensions for Shared Virtual Memory Clusters", ["Peter Jamieson", "Angelos Bilas"], "https://doi.org/10.1109/HPCA.2002.995716", 12, "hpca", 2002]], "Enrique V. Carrera": [0, ["User-Level Communication in Cluster-Based Servers", ["Enrique V. Carrera", "Srinath Rao", "Liviu Iftode", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2002.995717", 12, "hpca", 2002]], "Srinath Rao": [0, ["User-Level Communication in Cluster-Based Servers", ["Enrique V. Carrera", "Srinath Rao", "Liviu Iftode", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2002.995717", 12, "hpca", 2002]], "Liviu Iftode": [0, ["User-Level Communication in Cluster-Based Servers", ["Enrique V. Carrera", "Srinath Rao", "Liviu Iftode", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2002.995717", 12, "hpca", 2002]], "Ricardo Bianchini": [0, ["User-Level Communication in Cluster-Based Servers", ["Enrique V. Carrera", "Srinath Rao", "Liviu Iftode", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2002.995717", 12, "hpca", 2002]], "Mary D. Brown": [0, ["Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files", ["Mary D. Brown", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2002.995718", 10, "hpca", 2002]], "Yale N. Patt": [0, ["Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files", ["Mary D. Brown", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2002.995718", 10, "hpca", 2002]], "Eric Borch": [0, ["Loose Loops Sink Chips", ["Eric Borch", "Eric Tune", "Srilatha Manne", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2002.995719", 12, "hpca", 2002]], "Eric Tune": [0, ["Loose Loops Sink Chips", ["Eric Borch", "Eric Tune", "Srilatha Manne", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2002.995719", 12, "hpca", 2002]], "Srilatha Manne": [0, ["Loose Loops Sink Chips", ["Eric Borch", "Eric Tune", "Srilatha Manne", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2002.995719", 12, "hpca", 2002]], "Joel S. Emer": [0, ["Loose Loops Sink Chips", ["Eric Borch", "Eric Tune", "Srilatha Manne", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2002.995719", 12, "hpca", 2002]], "Calin Cascaval": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Jose G. Castanos": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Luis Ceze": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Monty Denneau": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Manish Gupta": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Derek Lieber": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Jose E. Moreira": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Karin Strauss": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]], "Henry S. Warren Jr.": [0, ["Evaluation of a Multithreaded Architecture for Cellular Computing", ["Calin Cascaval", "Jose G. Castanos", "Luis Ceze", "Monty Denneau", "Manish Gupta", "Derek Lieber", "Jose E. Moreira", "Karin Strauss", "Henry S. Warren Jr."], "https://doi.org/10.1109/HPCA.2002.995720", 12, "hpca", 2002]]}