`timescale 1ns / 1ns
module regfile(
    input clk, //ä¸‹é™æ²¿å†™å…¥æ•°æ?
    input rst, //resetå¼‚æ­¥å¤ä½é«˜æœ‰æ•?
    input we, //å¯„å­˜å™¨è¯»å†™æœ‰æ•ˆä¿¡å·ï¼Œé«˜ç”µå¹³æ—¶å…è®¸å¯„å­˜å™¨å†™å…¥æ•°æ?
    input [4:0] raddr1, 
    input [4:0] raddr2, 
    input [4:0] waddr, 	//å†™å…¥åœ°å€
    input [31:0] wdata, //å†™å…¥æ•°æ®
    output [31:0] rdata1, 
    output [31:0] rdata2   
    );

    reg [31:0] array_reg[31:0];
	integer i;
	initial begin
		for(i = 0; i < 32; i = i +1) begin
			array_reg[i] <= 32'b0;
		end
	end

	
	
	always @(posedge clk or posedge rst) begin
		if(rst) begin
			for(i = 0;i < 32;i = i + 1)
				array_reg[i] <= 0;
		end
		else 
		begin
		    if(waddr&&we)
				array_reg[waddr] <= wdata;
		end
	end
assign rdata1 = array_reg[raddr1];
        assign rdata2 = array_reg[raddr2];
endmodule
