<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Single_cycle_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Single_cycle_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="10970fs"></ZoomStartTime>
      <ZoomEndTime time="18051fs"></ZoomEndTime>
      <Cursor1Time time="24090fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="359"></NameColumnWidth>
      <ValueColumnWidth column_width="171"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="24" />
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_curr_pc" type="array">
      <obj_property name="ElementShortName">sig_curr_pc[3:0]</obj_property>
      <obj_property name="ObjectShortName">sig_curr_pc[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/pc/pc_write" type="logic">
      <obj_property name="ElementShortName">pc_write</obj_property>
      <obj_property name="ObjectShortName">pc_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/insn_mem/addr_in" type="array">
      <obj_property name="ElementShortName">addr_in[3:0]</obj_property>
      <obj_property name="ObjectShortName">addr_in[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/insn_mem/insn_out" type="array">
      <obj_property name="ElementShortName">insn_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">insn_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_ifid_insn" type="array">
      <obj_property name="ElementShortName">sig_ifid_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_ifid_insn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group218" type="group">
      <obj_property name="label">ctr_unit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/opcode" type="array">
         <obj_property name="ElementShortName">opcode[3:0]</obj_property>
         <obj_property name="ObjectShortName">opcode[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/reg_dst" type="logic">
         <obj_property name="ElementShortName">reg_dst</obj_property>
         <obj_property name="ObjectShortName">reg_dst</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/reg_write" type="logic">
         <obj_property name="ElementShortName">reg_write</obj_property>
         <obj_property name="ObjectShortName">reg_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/alu_src" type="logic">
         <obj_property name="ElementShortName">alu_src</obj_property>
         <obj_property name="ObjectShortName">alu_src</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_write" type="logic">
         <obj_property name="ElementShortName">mem_write</obj_property>
         <obj_property name="ObjectShortName">mem_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_to_reg" type="array">
         <obj_property name="ElementShortName">mem_to_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">mem_to_reg[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/read_byte" type="logic">
         <obj_property name="ElementShortName">read_byte</obj_property>
         <obj_property name="ObjectShortName">read_byte</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/alu_ctr" type="array">
         <obj_property name="ElementShortName">alu_ctr[2:0]</obj_property>
         <obj_property name="ObjectShortName">alu_ctr[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_read" type="logic">
         <obj_property name="ElementShortName">mem_read</obj_property>
         <obj_property name="ObjectShortName">mem_read</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/sig_alu_ctr_l" type="logic">
         <obj_property name="ElementShortName">sig_alu_ctr_l</obj_property>
         <obj_property name="ObjectShortName">sig_alu_ctr_l</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/sig_alu_ctr_r" type="logic">
         <obj_property name="ElementShortName">sig_alu_ctr_r</obj_property>
         <obj_property name="ObjectShortName">sig_alu_ctr_r</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group91" type="group">
      <obj_property name="label">mux_ctr</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_ctr/ctr_sig_sel" type="logic">
         <obj_property name="ElementShortName">ctr_sig_sel</obj_property>
         <obj_property name="ObjectShortName">ctr_sig_sel</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_ctr/mem_write_in" type="logic">
         <obj_property name="ElementShortName">mem_write_in</obj_property>
         <obj_property name="ObjectShortName">mem_write_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_ctr/mem_write_out" type="logic">
         <obj_property name="ElementShortName">mem_write_out</obj_property>
         <obj_property name="ObjectShortName">mem_write_out</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_ctr/reg_write_in" type="logic">
         <obj_property name="ElementShortName">reg_write_in</obj_property>
         <obj_property name="ObjectShortName">reg_write_in</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_ctr/reg_write_out" type="logic">
         <obj_property name="ElementShortName">reg_write_out</obj_property>
         <obj_property name="ObjectShortName">reg_write_out</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_ctr/alu_ctr_in" type="array">
         <obj_property name="ElementShortName">alu_ctr_in[2:0]</obj_property>
         <obj_property name="ObjectShortName">alu_ctr_in[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_ctr/alu_ctr_out" type="array">
         <obj_property name="ElementShortName">alu_ctr_out[2:0]</obj_property>
         <obj_property name="ObjectShortName">alu_ctr_out[2:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group100" type="group">
      <obj_property name="label">hazard_dt_unit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/hazard_dt_unit/idex_reg_b" type="array">
         <obj_property name="ElementShortName">idex_reg_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">idex_reg_b[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/hazard_dt_unit/ifid_reg_a" type="array">
         <obj_property name="ElementShortName">ifid_reg_a[3:0]</obj_property>
         <obj_property name="ObjectShortName">ifid_reg_a[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/hazard_dt_unit/ifid_reg_b" type="array">
         <obj_property name="ElementShortName">ifid_reg_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">ifid_reg_b[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/hazard_dt_unit/ifid_write" type="logic">
         <obj_property name="ElementShortName">ifid_write</obj_property>
         <obj_property name="ObjectShortName">ifid_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/hazard_dt_unit/pc_write" type="logic">
         <obj_property name="ElementShortName">pc_write</obj_property>
         <obj_property name="ObjectShortName">pc_write</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_insn" type="array">
      <obj_property name="ElementShortName">sig_idex_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_idex_insn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group190" type="group">
      <obj_property name="label">idex_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_read_data_a" type="array">
         <obj_property name="ElementShortName">sig_idex_read_data_a[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_idex_read_data_a[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_read_data_b" type="array">
         <obj_property name="ElementShortName">sig_idex_read_data_b[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_idex_read_data_b[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_immed" type="array">
         <obj_property name="ElementShortName">sig_idex_immed[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_idex_immed[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/idex_reg_a_addr" type="array">
         <obj_property name="ElementShortName">idex_reg_a_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">idex_reg_a_addr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/idex_reg_b_addr" type="array">
         <obj_property name="ElementShortName">idex_reg_b_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">idex_reg_b_addr[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group199" type="group">
      <obj_property name="label">idex_control_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_alu_src" type="logic">
         <obj_property name="ElementShortName">sig_idex_alu_src</obj_property>
         <obj_property name="ObjectShortName">sig_idex_alu_src</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_alu_ctr" type="array">
         <obj_property name="ElementShortName">sig_idex_alu_ctr[2:0]</obj_property>
         <obj_property name="ObjectShortName">sig_idex_alu_ctr[2:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_read_byte" type="logic">
         <obj_property name="ElementShortName">sig_idex_read_byte</obj_property>
         <obj_property name="ObjectShortName">sig_idex_read_byte</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_mem_write" type="logic">
         <obj_property name="ElementShortName">sig_idex_mem_write</obj_property>
         <obj_property name="ObjectShortName">sig_idex_mem_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_mem_to_reg" type="array">
         <obj_property name="ElementShortName">sig_idex_mem_to_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">sig_idex_mem_to_reg[1:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_idex_reg_write" type="logic">
         <obj_property name="ElementShortName">sig_idex_reg_write</obj_property>
         <obj_property name="ObjectShortName">sig_idex_reg_write</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group826" type="group">
      <obj_property name="label">Forwarding Unit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/exmem_reg_write" type="logic">
         <obj_property name="ElementShortName">exmem_reg_write</obj_property>
         <obj_property name="ObjectShortName">exmem_reg_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/memwb_reg_write" type="logic">
         <obj_property name="ElementShortName">memwb_reg_write</obj_property>
         <obj_property name="ObjectShortName">memwb_reg_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/exmem_reg_dst_addr" type="array">
         <obj_property name="ElementShortName">exmem_reg_dst_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">exmem_reg_dst_addr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/memwb_reg_dst_addr" type="array">
         <obj_property name="ElementShortName">memwb_reg_dst_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">memwb_reg_dst_addr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/idex_reg_a_addr" type="array">
         <obj_property name="ElementShortName">idex_reg_a_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">idex_reg_a_addr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/idex_reg_b_addr" type="array">
         <obj_property name="ElementShortName">idex_reg_b_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">idex_reg_b_addr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/aluSrc_a_sel" type="array">
         <obj_property name="ElementShortName">aluSrc_a_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">aluSrc_a_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/aluSrc_b_sel" type="array">
         <obj_property name="ElementShortName">aluSrc_b_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">aluSrc_b_sel[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group817" type="group">
      <obj_property name="label">Forwarding Muxes</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_write_data" type="array">
         <obj_property name="ElementShortName">sig_write_data[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_write_data[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_b_src_b" type="array">
         <obj_property name="ElementShortName">sig_alu_b_src_b[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_alu_b_src_b[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_src_a_forward_sel" type="array">
         <obj_property name="ElementShortName">sig_alu_src_a_forward_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">sig_alu_src_a_forward_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/idex_reg_a_addr" type="array">
         <obj_property name="ElementShortName">idex_reg_a_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">idex_reg_a_addr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_alu_src_b_forward_sel" type="array">
         <obj_property name="ElementShortName">sig_alu_src_b_forward_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">sig_alu_src_b_forward_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_alu_result" type="array">
         <obj_property name="ElementShortName">sig_exmem_alu_result[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_alu_result[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/exmem_reg_dst_addr" type="array">
         <obj_property name="ElementShortName">exmem_reg_dst_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">exmem_reg_dst_addr[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_insn" type="array">
      <obj_property name="ElementShortName">sig_exmem_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_exmem_insn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group130" type="group">
      <obj_property name="label">alu_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/alu_ctr" type="array">
         <obj_property name="ElementShortName">alu_ctr[2:0]</obj_property>
         <obj_property name="ObjectShortName">alu_ctr[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_a" type="array">
         <obj_property name="ElementShortName">src_a[15:0]</obj_property>
         <obj_property name="ObjectShortName">src_a[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_b" type="array">
         <obj_property name="ElementShortName">src_b[15:0]</obj_property>
         <obj_property name="ObjectShortName">src_b[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/sum" type="array">
         <obj_property name="ElementShortName">sum[15:0]</obj_property>
         <obj_property name="ObjectShortName">sum[15:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group223" type="group">
      <obj_property name="label">exmem_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_read_data_a" type="array">
         <obj_property name="ElementShortName">sig_exmem_read_data_a[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_read_data_a[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_read_data_b" type="array">
         <obj_property name="ElementShortName">sig_exmem_read_data_b[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_read_data_b[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_alu_result" type="array">
         <obj_property name="ElementShortName">sig_exmem_alu_result[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_alu_result[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_carry" type="logic">
         <obj_property name="ElementShortName">sig_exmem_carry</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_carry</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_lmsb" type="logic">
         <obj_property name="ElementShortName">sig_exmem_lmsb</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_lmsb</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/exmem_reg_dst_addr" type="array">
         <obj_property name="ElementShortName">exmem_reg_dst_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">exmem_reg_dst_addr[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group228" type="group">
      <obj_property name="label">exmem_control_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_mem_write" type="logic">
         <obj_property name="ElementShortName">sig_exmem_mem_write</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_mem_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_read_byte" type="logic">
         <obj_property name="ElementShortName">sig_exmem_read_byte</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_read_byte</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_mem_to_reg" type="array">
         <obj_property name="ElementShortName">sig_exmem_mem_to_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_mem_to_reg[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_reg_write" type="logic">
         <obj_property name="ElementShortName">sig_exmem_reg_write</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_reg_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_exmem_reg_dst" type="logic">
         <obj_property name="ElementShortName">sig_exmem_reg_dst</obj_property>
         <obj_property name="ObjectShortName">sig_exmem_reg_dst</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_insn" type="array">
      <obj_property name="ElementShortName">sig_memwb_insn[15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_memwb_insn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group236" type="group">
      <obj_property name="label">memwb_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_alu_result" type="array">
         <obj_property name="ElementShortName">sig_memwb_alu_result[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_memwb_alu_result[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_read_data" type="array">
         <obj_property name="ElementShortName">sig_memwb_read_data[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_memwb_read_data[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_slt_data" type="array">
         <obj_property name="ElementShortName">sig_memwb_slt_data[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_memwb_slt_data[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_srr_data" type="array">
         <obj_property name="ElementShortName">sig_memwb_srr_data[15:0]</obj_property>
         <obj_property name="ObjectShortName">sig_memwb_srr_data[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/forwarding_unit_part/memwb_reg_dst_addr" type="array">
         <obj_property name="ElementShortName">memwb_reg_dst_addr[3:0]</obj_property>
         <obj_property name="ObjectShortName">memwb_reg_dst_addr[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group241" type="group">
      <obj_property name="label">memwb_control_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_reg_write" type="logic">
         <obj_property name="ElementShortName">sig_memwb_reg_write</obj_property>
         <obj_property name="ObjectShortName">sig_memwb_reg_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_mem_to_reg" type="array">
         <obj_property name="ElementShortName">sig_memwb_mem_to_reg[1:0]</obj_property>
         <obj_property name="ObjectShortName">sig_memwb_mem_to_reg[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/sig_memwb_reg_dst" type="logic">
         <obj_property name="ElementShortName">sig_memwb_reg_dst</obj_property>
         <obj_property name="ObjectShortName">sig_memwb_reg_dst</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group440" type="group">
      <obj_property name="label">wb_stage</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_mem_to_reg/mux_select" type="array">
         <obj_property name="ElementShortName">mux_select[1:0]</obj_property>
         <obj_property name="ObjectShortName">mux_select[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/mux_mem_to_reg/data_out" type="array">
         <obj_property name="ElementShortName">data_out[15:0]</obj_property>
         <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/write_enable" type="logic">
         <obj_property name="ElementShortName">write_enable</obj_property>
         <obj_property name="ObjectShortName">write_enable</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile" type="array">
      <obj_property name="ElementShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
