{
  "module_name": "pinctrl-gemini.c",
  "hash_id": "571142a63d4c834ff2891cff80c33e000e9ce7c0e46fb48835962beb8f464045",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-gemini.c",
  "human_readable_source": " \n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/io.h>\n#include <linux/mfd/syscon.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/seq_file.h>\n#include <linux/slab.h>\n\n#include <linux/pinctrl/machine.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"pinctrl-utils.h\"\n\n#define DRIVER_NAME \"pinctrl-gemini\"\n\n \nstruct gemini_pin_conf {\n\tunsigned int pin;\n\tu32 reg;\n\tu32 mask;\n};\n\n \nstruct gemini_pmx {\n\tstruct device *dev;\n\tstruct pinctrl_dev *pctl;\n\tstruct regmap *map;\n\tbool is_3512;\n\tbool is_3516;\n\tbool flash_pin;\n\tconst struct gemini_pin_conf *confs;\n\tunsigned int nconfs;\n};\n\n \nstruct gemini_pin_group {\n\tconst char *name;\n\tconst unsigned int *pins;\n\tconst unsigned int num_pins;\n\tu32 mask;\n\tu32 value;\n\tu32 driving_mask;\n};\n\n \n#define GLOBAL_WORD_ID\t\t0x00\n#define GLOBAL_STATUS\t\t0x04\n#define GLOBAL_STATUS_FLPIN\tBIT(20)\n#define GLOBAL_IODRIVE\t\t0x10\n#define GLOBAL_GMAC_CTRL_SKEW\t0x1c\n#define GLOBAL_GMAC0_DATA_SKEW\t0x20\n#define GLOBAL_GMAC1_DATA_SKEW\t0x24\n \n#define GLOBAL_MISC_CTRL\t0x30\n#define GEMINI_GMAC_IOSEL_MASK\tGENMASK(28, 27)\n \n#define GEMINI_GMAC_IOSEL_GMAC0_GMII\tBIT(28)\n \n#define GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII BIT(27)\n \n#define GEMINI_GMAC_IOSEL_GMAC0_RGMII_GMAC1_GPIO2 0\n#define TVC_CLK_PAD_ENABLE\tBIT(20)\n#define PCI_CLK_PAD_ENABLE\tBIT(17)\n#define LPC_CLK_PAD_ENABLE\tBIT(16)\n#define TVC_PADS_ENABLE\t\tBIT(9)\n#define SSP_PADS_ENABLE\t\tBIT(8)\n#define LCD_PADS_ENABLE\t\tBIT(7)\n#define LPC_PADS_ENABLE\t\tBIT(6)\n#define PCI_PADS_ENABLE\t\tBIT(5)\n#define IDE_PADS_ENABLE\t\tBIT(4)\n#define DRAM_PADS_POWERDOWN\tBIT(3)\n#define NAND_PADS_DISABLE\tBIT(2)\n#define PFLASH_PADS_DISABLE\tBIT(1)\n#define SFLASH_PADS_DISABLE\tBIT(0)\n#define PADS_MASK\t\t(GENMASK(9, 0) | BIT(16) | BIT(17) | BIT(20) | BIT(27))\n#define PADS_MAXBIT\t\t27\n\n \nstatic const char * const gemini_padgroups[] = {\n\t\"serial flash\",\n\t\"parallel flash\",\n\t\"NAND flash\",\n\t\"DRAM\",\n\t\"IDE\",\n\t\"PCI\",\n\t\"LPC\",\n\t\"LCD\",\n\t\"SSP\",\n\t\"TVC\",\n\tNULL, NULL, NULL, NULL, NULL, NULL,\n\t\"LPC CLK\",\n\t\"PCI CLK\",\n\tNULL, NULL,\n\t\"TVC CLK\",\n\tNULL, NULL, NULL, NULL, NULL,\n\t\"GMAC1\",\n};\n\nstatic const struct pinctrl_pin_desc gemini_3512_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"A1 VREF CTRL\"),\n\tPINCTRL_PIN(1, \"A2 VCC2IO CTRL\"),\n\tPINCTRL_PIN(2, \"A3 DRAM CK\"),\n\tPINCTRL_PIN(3, \"A4 DRAM CK N\"),\n\tPINCTRL_PIN(4, \"A5 DRAM A5\"),\n\tPINCTRL_PIN(5, \"A6 DRAM CKE\"),\n\tPINCTRL_PIN(6, \"A7 DRAM DQ11\"),\n\tPINCTRL_PIN(7, \"A8 DRAM DQ0\"),\n\tPINCTRL_PIN(8, \"A9 DRAM DQ5\"),\n\tPINCTRL_PIN(9, \"A10 DRAM DQ6\"),\n\tPINCTRL_PIN(10, \"A11 DRAM DRAM VREF\"),\n\tPINCTRL_PIN(11, \"A12 DRAM BA1\"),\n\tPINCTRL_PIN(12, \"A13 DRAM A2\"),\n\tPINCTRL_PIN(13, \"A14 PCI GNT1 N\"),\n\tPINCTRL_PIN(14, \"A15 PCI REQ9 N\"),\n\tPINCTRL_PIN(15, \"A16 PCI REQ2 N\"),\n\tPINCTRL_PIN(16, \"A17 PCI REQ3 N\"),\n\tPINCTRL_PIN(17, \"A18 PCI AD31\"),\n\t \n\tPINCTRL_PIN(18, \"B1 VCCK CTRL\"),\n\tPINCTRL_PIN(19, \"B2 PWR EN\"),\n\tPINCTRL_PIN(20, \"B3 RTC CLKI\"),\n\tPINCTRL_PIN(21, \"B4 DRAM A4\"),\n\tPINCTRL_PIN(22, \"B5 DRAM A6\"),\n\tPINCTRL_PIN(23, \"B6 DRAM A12\"),\n\tPINCTRL_PIN(24, \"B7 DRAM DQS1\"),\n\tPINCTRL_PIN(25, \"B8 DRAM DQ15\"),\n\tPINCTRL_PIN(26, \"B9 DRAM DQ4\"),\n\tPINCTRL_PIN(27, \"B10 DRAM DQS0\"),\n\tPINCTRL_PIN(28, \"B11 DRAM WE N\"),\n\tPINCTRL_PIN(29, \"B12 DRAM A10\"),\n\tPINCTRL_PIN(30, \"B13 DRAM A3\"),\n\tPINCTRL_PIN(31, \"B14 PCI GNT0 N\"),\n\tPINCTRL_PIN(32, \"B15 PCI GNT3 N\"),\n\tPINCTRL_PIN(33, \"B16 PCI REQ1 N\"),\n\tPINCTRL_PIN(34, \"B17 PCI AD30\"),\n\tPINCTRL_PIN(35, \"B18 PCI AD29\"),\n\t \n\tPINCTRL_PIN(36, \"C1 CIR RST N\"),  \n\tPINCTRL_PIN(37, \"C2 XTALI\"),\n\tPINCTRL_PIN(38, \"C3 PWR BTN\"),\n\tPINCTRL_PIN(39, \"C4 RTC CLKO\"),\n\tPINCTRL_PIN(40, \"C5 DRAM A7\"),\n\tPINCTRL_PIN(41, \"C6 DRAM A11\"),\n\tPINCTRL_PIN(42, \"C7 DRAM DQ10\"),\n\tPINCTRL_PIN(43, \"C8 DRAM DQ14\"),\n\tPINCTRL_PIN(44, \"C9 DRAM DQ3\"),\n\tPINCTRL_PIN(45, \"C10 DRAM DQ7\"),\n\tPINCTRL_PIN(46, \"C11 DRAM CAS N\"),\n\tPINCTRL_PIN(47, \"C12 DRAM A0\"),\n\tPINCTRL_PIN(48, \"C13 PCI INT0 N\"),\n\tPINCTRL_PIN(49, \"C14 EXT RESET N\"),\n\tPINCTRL_PIN(50, \"C15 PCI GNT2 N\"),\n\tPINCTRL_PIN(51, \"C16 PCI AD28\"),\n\tPINCTRL_PIN(52, \"C17 PCI AD27\"),\n\tPINCTRL_PIN(53, \"C18 PCI AD26\"),\n\t \n\tPINCTRL_PIN(54, \"D1 AVCCKHA\"),\n\tPINCTRL_PIN(55, \"D2 AGNDIOHA\"),\n\tPINCTRL_PIN(56, \"D3 XTALO\"),\n\tPINCTRL_PIN(57, \"D4 AVCC3IOHA\"),\n\tPINCTRL_PIN(58, \"D5 DRAM A8\"),\n\tPINCTRL_PIN(59, \"D6 DRAM A9\"),\n\tPINCTRL_PIN(60, \"D7 DRAM DQ9\"),\n\tPINCTRL_PIN(61, \"D8 DRAM DQ13\"),\n\tPINCTRL_PIN(62, \"D9 DRAM DQ2\"),\n\tPINCTRL_PIN(63, \"D10 DRAM A13\"),\n\tPINCTRL_PIN(64, \"D11 DRAM RAS N\"),\n\tPINCTRL_PIN(65, \"D12 DRAM A1\"),\n\tPINCTRL_PIN(66, \"D13 PCI INTC N\"),\n\tPINCTRL_PIN(67, \"D14 PCI CLK\"),\n\tPINCTRL_PIN(68, \"D15 PCI AD25\"),\n\tPINCTRL_PIN(69, \"D16 PCI AD24\"),\n\tPINCTRL_PIN(70, \"D17 PCI CBE3 N\"),\n\tPINCTRL_PIN(71, \"D18 PCI AD23\"),\n\t \n\tPINCTRL_PIN(72, \"E1 AVCC3IOHA\"),\n\tPINCTRL_PIN(73, \"E2 EBG\"),\n\tPINCTRL_PIN(74, \"E3 AVCC3IOHB\"),\n\tPINCTRL_PIN(75, \"E4 REXT\"),\n\tPINCTRL_PIN(76, \"E5 GND\"),\n\tPINCTRL_PIN(77, \"E6 DRAM DQM1\"),\n\tPINCTRL_PIN(78, \"E7 DRAM DQ8\"),\n\tPINCTRL_PIN(79, \"E8 DRAM DQ12\"),\n\tPINCTRL_PIN(80, \"E9 DRAM DQ1\"),\n\tPINCTRL_PIN(81, \"E10 DRAM DQM0\"),\n\tPINCTRL_PIN(82, \"E11 DRAM BA0\"),\n\tPINCTRL_PIN(83, \"E12 PCI INTA N\"),\n\tPINCTRL_PIN(84, \"E13 PCI INTB N\"),\n\tPINCTRL_PIN(85, \"E14 GND\"),\n\tPINCTRL_PIN(86, \"E15 PCI AD22\"),\n\tPINCTRL_PIN(87, \"E16 PCI AD21\"),\n\tPINCTRL_PIN(88, \"E17 PCI AD20\"),\n\tPINCTRL_PIN(89, \"E18 PCI AD19\"),\n\t \n\tPINCTRL_PIN(90, \"F1 SATA0 RXDP\"),\n\tPINCTRL_PIN(91, \"F2 SATA0 RXDN\"),\n\tPINCTRL_PIN(92, \"F3 AGNDK 0\"),\n\tPINCTRL_PIN(93, \"F4 AVCC3 S\"),\n\tPINCTRL_PIN(94, \"F5 AVCCK P\"),\n\tPINCTRL_PIN(95, \"F6 GND\"),\n\tPINCTRL_PIN(96, \"F7 VCC2IOHA 2\"),\n\tPINCTRL_PIN(97, \"F8 VCC2IOHA 2\"),\n\tPINCTRL_PIN(98, \"F9 V1\"),\n\tPINCTRL_PIN(99, \"F10 V1\"),\n\tPINCTRL_PIN(100, \"F11 VCC2IOHA 2\"),\n\tPINCTRL_PIN(101, \"F12 VCC2IOHA 2\"),\n\tPINCTRL_PIN(102, \"F13 GND\"),\n\tPINCTRL_PIN(103, \"F14 PCI AD18\"),\n\tPINCTRL_PIN(104, \"F15 PCI AD17\"),\n\tPINCTRL_PIN(105, \"F16 PCI AD16\"),\n\tPINCTRL_PIN(106, \"F17 PCI CBE2 N\"),\n\tPINCTRL_PIN(107, \"F18 PCI FRAME N\"),\n\t \n\tPINCTRL_PIN(108, \"G1 SATA0 TXDP\"),\n\tPINCTRL_PIN(109, \"G2 SATA0 TXDN\"),\n\tPINCTRL_PIN(110, \"G3 AGNDK 1\"),\n\tPINCTRL_PIN(111, \"G4 AVCCK 0\"),\n\tPINCTRL_PIN(112, \"G5 TEST CLKOUT\"),\n\tPINCTRL_PIN(113, \"G6 AGND\"),\n\tPINCTRL_PIN(114, \"G7 GND\"),\n\tPINCTRL_PIN(115, \"G8 VCC2IOHA 2\"),\n\tPINCTRL_PIN(116, \"G9 V1\"),\n\tPINCTRL_PIN(117, \"G10 V1\"),\n\tPINCTRL_PIN(118, \"G11 VCC2IOHA 2\"),\n\tPINCTRL_PIN(119, \"G12 GND\"),\n\tPINCTRL_PIN(120, \"G13 VCC3IOHA\"),\n\tPINCTRL_PIN(121, \"G14 PCI IRDY N\"),\n\tPINCTRL_PIN(122, \"G15 PCI TRDY N\"),\n\tPINCTRL_PIN(123, \"G16 PCI DEVSEL N\"),\n\tPINCTRL_PIN(124, \"G17 PCI STOP N\"),\n\tPINCTRL_PIN(125, \"G18 PCI PAR\"),\n\t \n\tPINCTRL_PIN(126, \"H1 SATA1 TXDP\"),\n\tPINCTRL_PIN(127, \"H2 SATA1 TXDN\"),\n\tPINCTRL_PIN(128, \"H3 AGNDK 2\"),\n\tPINCTRL_PIN(129, \"H4 AVCCK 1\"),\n\tPINCTRL_PIN(130, \"H5 AVCCK S\"),\n\tPINCTRL_PIN(131, \"H6 AVCCKHB\"),\n\tPINCTRL_PIN(132, \"H7 AGND\"),\n\tPINCTRL_PIN(133, \"H8 GND\"),\n\tPINCTRL_PIN(134, \"H9 GND\"),\n\tPINCTRL_PIN(135, \"H10 GND\"),\n\tPINCTRL_PIN(136, \"H11 GND\"),\n\tPINCTRL_PIN(137, \"H12 VCC3IOHA\"),\n\tPINCTRL_PIN(138, \"H13 VCC3IOHA\"),\n\tPINCTRL_PIN(139, \"H14 PCI CBE1 N\"),\n\tPINCTRL_PIN(140, \"H15 PCI AD15\"),\n\tPINCTRL_PIN(141, \"H16 PCI AD14\"),\n\tPINCTRL_PIN(142, \"H17 PCI AD13\"),\n\tPINCTRL_PIN(143, \"H18 PCI AD12\"),\n\t \n\tPINCTRL_PIN(144, \"J1 SATA1 RXDP\"),\n\tPINCTRL_PIN(145, \"J2 SATA1 RXDN\"),\n\tPINCTRL_PIN(146, \"J3 AGNDK 3\"),\n\tPINCTRL_PIN(147, \"J4 AVCCK 2\"),\n\tPINCTRL_PIN(148, \"J5 IDE DA1\"),\n\tPINCTRL_PIN(149, \"J6 V1\"),\n\tPINCTRL_PIN(150, \"J7 V1\"),\n\tPINCTRL_PIN(151, \"J8 GND\"),\n\tPINCTRL_PIN(152, \"J9 GND\"),\n\tPINCTRL_PIN(153, \"J10 GND\"),\n\tPINCTRL_PIN(154, \"J11 GND\"),\n\tPINCTRL_PIN(155, \"J12 V1\"),\n\tPINCTRL_PIN(156, \"J13 V1\"),\n\tPINCTRL_PIN(157, \"J14 PCI AD11\"),\n\tPINCTRL_PIN(158, \"J15 PCI AD10\"),\n\tPINCTRL_PIN(159, \"J16 PCI AD9\"),\n\tPINCTRL_PIN(160, \"J17 PCI AD8\"),\n\tPINCTRL_PIN(161, \"J18 PCI CBE0 N\"),\n\t \n\tPINCTRL_PIN(162, \"K1 IDE CS1 N\"),\n\tPINCTRL_PIN(163, \"K2 IDE CS0 N\"),\n\tPINCTRL_PIN(164, \"K3 AVCCK 3\"),\n\tPINCTRL_PIN(165, \"K4 IDE DA2\"),\n\tPINCTRL_PIN(166, \"K5 IDE DA0\"),\n\tPINCTRL_PIN(167, \"K6 V1\"),\n\tPINCTRL_PIN(168, \"K7 V1\"),\n\tPINCTRL_PIN(169, \"K8 GND\"),\n\tPINCTRL_PIN(170, \"K9 GND\"),\n\tPINCTRL_PIN(171, \"K10 GND\"),\n\tPINCTRL_PIN(172, \"K11 GND\"),\n\tPINCTRL_PIN(173, \"K12 V1\"),\n\tPINCTRL_PIN(174, \"K13 V1\"),\n\tPINCTRL_PIN(175, \"K14 PCI AD3\"),\n\tPINCTRL_PIN(176, \"K15 PCI AD4\"),\n\tPINCTRL_PIN(177, \"K16 PCI AD5\"),\n\tPINCTRL_PIN(178, \"K17 PCI AD6\"),\n\tPINCTRL_PIN(179, \"K18 PCI AD7\"),\n\t \n\tPINCTRL_PIN(180, \"L1 IDE INTRQ\"),\n\tPINCTRL_PIN(181, \"L2 IDE DMACK N\"),\n\tPINCTRL_PIN(182, \"L3 IDE IORDY\"),\n\tPINCTRL_PIN(183, \"L4 IDE DIOR N\"),\n\tPINCTRL_PIN(184, \"L5 IDE DIOW N\"),\n\tPINCTRL_PIN(185, \"L6 VCC3IOHA\"),\n\tPINCTRL_PIN(186, \"L7 VCC3IOHA\"),\n\tPINCTRL_PIN(187, \"L8 GND\"),\n\tPINCTRL_PIN(188, \"L9 GND\"),\n\tPINCTRL_PIN(189, \"L10 GND\"),\n\tPINCTRL_PIN(190, \"L11 GND\"),\n\tPINCTRL_PIN(191, \"L12 VCC3IOHA\"),\n\tPINCTRL_PIN(192, \"L13 VCC3IOHA\"),\n\tPINCTRL_PIN(193, \"L14 GPIO0 30\"),\n\tPINCTRL_PIN(194, \"L15 GPIO0 31\"),\n\tPINCTRL_PIN(195, \"L16 PCI AD0\"),\n\tPINCTRL_PIN(196, \"L17 PCI AD1\"),\n\tPINCTRL_PIN(197, \"L18 PCI AD2\"),\n\t \n\tPINCTRL_PIN(198, \"M1 IDE DMARQ\"),\n\tPINCTRL_PIN(199, \"M2 IDE DD15\"),\n\tPINCTRL_PIN(200, \"M3 IDE DD0\"),\n\tPINCTRL_PIN(201, \"M4 IDE DD14\"),\n\tPINCTRL_PIN(202, \"M5 IDE DD1\"),\n\tPINCTRL_PIN(203, \"M6 VCC3IOHA\"),\n\tPINCTRL_PIN(204, \"M7 GND\"),\n\tPINCTRL_PIN(205, \"M8 VCC2IOHA 1\"),\n\tPINCTRL_PIN(206, \"M9 V1\"),\n\tPINCTRL_PIN(207, \"M10 V1\"),\n\tPINCTRL_PIN(208, \"M11 VCC3IOHA\"),\n\tPINCTRL_PIN(209, \"M12 GND\"),\n\tPINCTRL_PIN(210, \"M13 VCC3IOHA\"),\n\tPINCTRL_PIN(211, \"M14 GPIO0 25\"),\n\tPINCTRL_PIN(212, \"M15 GPIO0 26\"),\n\tPINCTRL_PIN(213, \"M16 GPIO0 27\"),\n\tPINCTRL_PIN(214, \"M17 GPIO0 28\"),\n\tPINCTRL_PIN(215, \"M18 GPIO0 29\"),\n\t \n\tPINCTRL_PIN(216, \"N1 IDE DD13\"),\n\tPINCTRL_PIN(217, \"N2 IDE DD2\"),\n\tPINCTRL_PIN(218, \"N3 IDE DD12\"),\n\tPINCTRL_PIN(219, \"N4 IDE DD3\"),\n\tPINCTRL_PIN(220, \"N5 IDE DD11\"),\n\tPINCTRL_PIN(221, \"N6 GND\"),\n\tPINCTRL_PIN(222, \"N7 VCC2IOHA 1\"),\n\tPINCTRL_PIN(223, \"N8 VCC2IOHA 1\"),\n\tPINCTRL_PIN(224, \"N9 V1\"),\n\tPINCTRL_PIN(225, \"N10 V1\"),\n\tPINCTRL_PIN(226, \"N11 VCC3IOHA\"),\n\tPINCTRL_PIN(227, \"N12 VCC3IOHA\"),\n\tPINCTRL_PIN(228, \"N13 GND\"),\n\tPINCTRL_PIN(229, \"N14 GPIO0 20\"),\n\tPINCTRL_PIN(230, \"N15 GPIO0 21\"),\n\tPINCTRL_PIN(231, \"N16 GPIO0 22\"),\n\tPINCTRL_PIN(232, \"N17 GPIO0 23\"),\n\tPINCTRL_PIN(233, \"N18 GPIO0 24\"),\n\t \n\tPINCTRL_PIN(234, \"P1 IDE DD4\"),\n\tPINCTRL_PIN(235, \"P2 IDE DD10\"),\n\tPINCTRL_PIN(236, \"P3 IDE DD5\"),\n\tPINCTRL_PIN(237, \"P4 IDE DD9\"),\n\tPINCTRL_PIN(238, \"P5 GND\"),\n\tPINCTRL_PIN(239, \"P6 USB XSCO\"),\n\tPINCTRL_PIN(240, \"P7 GMAC0 TXD3\"),\n\tPINCTRL_PIN(241, \"P8 GMAC0 TXEN\"),\n\tPINCTRL_PIN(242, \"P9 GMAC0 RXD2\"),\n\tPINCTRL_PIN(243, \"P10 GMAC1 TXC\"),\n\tPINCTRL_PIN(244, \"P11 GMAC1 RXD1\"),\n\tPINCTRL_PIN(245, \"P12 MODE SEL 1\"),\n\tPINCTRL_PIN(246, \"P13 GPIO1 28\"),\n\tPINCTRL_PIN(247, \"P14 GND\"),\n\tPINCTRL_PIN(248, \"P15 GPIO0 5\"),\n\tPINCTRL_PIN(249, \"P16 GPIO0 17\"),\n\tPINCTRL_PIN(250, \"P17 GPIO0 18\"),\n\tPINCTRL_PIN(251, \"P18 GPIO0 19\"),\n\t \n\tPINCTRL_PIN(252, \"R1 IDE DD6\"),\n\tPINCTRL_PIN(253, \"R2 IDE DD8\"),\n\tPINCTRL_PIN(254, \"R3 IDE DD7\"),\n\tPINCTRL_PIN(255, \"R4 IDE RESET N\"),\n\tPINCTRL_PIN(256, \"R5 ICE0 DBGACK\"),\n\tPINCTRL_PIN(257, \"R6 USB XSCI\"),\n\tPINCTRL_PIN(258, \"R7 GMAC0 TXD2\"),\n\tPINCTRL_PIN(259, \"R8 GMAC0 RXDV\"),\n\tPINCTRL_PIN(260, \"R9 GMAC0 RXD3\"),\n\tPINCTRL_PIN(261, \"R10 GMAC1 TXD0\"),\n\tPINCTRL_PIN(262, \"R11 GMAC1 RXD0\"),\n\tPINCTRL_PIN(263, \"R12 MODE SEL 0\"),\n\tPINCTRL_PIN(264, \"R13 MODE SEL 3\"),\n\tPINCTRL_PIN(265, \"R14 GPIO0 0\"),\n\tPINCTRL_PIN(266, \"R15 GPIO0 4\"),\n\tPINCTRL_PIN(267, \"R16 GPIO0 9\"),\n\tPINCTRL_PIN(268, \"R17 GPIO0 15\"),\n\tPINCTRL_PIN(269, \"R18 GPIO0 16\"),\n\t \n\tPINCTRL_PIN(270, \"T1 ICE0 DBGRQ\"),\n\tPINCTRL_PIN(271, \"T2 ICE0 IDO\"),\n\tPINCTRL_PIN(272, \"T3 ICE0 ICK\"),\n\tPINCTRL_PIN(273, \"T4 ICE0 IMS\"),\n\tPINCTRL_PIN(274, \"T5 ICE0 IDI\"),\n\tPINCTRL_PIN(275, \"T6 USB RREF\"),\n\tPINCTRL_PIN(276, \"T7 GMAC0 TXD1\"),\n\tPINCTRL_PIN(277, \"T8 GMAC0 RXC\"),\n\tPINCTRL_PIN(278, \"T9 GMAC0 CRS\"),\n\tPINCTRL_PIN(279, \"T10 GMAC1 TXD1\"),\n\tPINCTRL_PIN(280, \"T11 GMAC1 RXC\"),\n\tPINCTRL_PIN(281, \"T12 GMAC1 CRS\"),\n\tPINCTRL_PIN(282, \"T13 EXT CLK\"),\n\tPINCTRL_PIN(283, \"T14 GPIO1 31\"),\n\tPINCTRL_PIN(284, \"T15 GPIO0 3\"),\n\tPINCTRL_PIN(285, \"T16 GPIO0 8\"),\n\tPINCTRL_PIN(286, \"T17 GPIO0 12\"),\n\tPINCTRL_PIN(287, \"T18 GPIO0 14\"),\n\t \n\tPINCTRL_PIN(288, \"U1 ICE0 IRST N\"),\n\tPINCTRL_PIN(289, \"U2 USB0 VCCHSRT\"),\n\tPINCTRL_PIN(290, \"U3 USB0 DP\"),\n\tPINCTRL_PIN(291, \"U4 USB VCCA U20\"),\n\tPINCTRL_PIN(292, \"U5 USB1 DP\"),\n\tPINCTRL_PIN(293, \"U6 USB1 GNDHSRT 1\"),\n\tPINCTRL_PIN(294, \"U7 GMAC0 TXD0\"),\n\tPINCTRL_PIN(295, \"U8 GMAC0 RXD0\"),\n\tPINCTRL_PIN(296, \"U9 GMAC1 COL\"),\n\tPINCTRL_PIN(297, \"U10 GMAC1 TXD2\"),\n\tPINCTRL_PIN(298, \"U11 GMAC1 RXDV\"),\n\tPINCTRL_PIN(299, \"U12 GMAC1 RXD3\"),\n\tPINCTRL_PIN(300, \"U13 MODE SEL 2\"),\n\tPINCTRL_PIN(301, \"U14 GPIO1 30\"),\n\tPINCTRL_PIN(302, \"U15 GPIO0 2\"),\n\tPINCTRL_PIN(303, \"U16 GPIO0 7\"),\n\tPINCTRL_PIN(304, \"U17 GPIO0 11\"),\n\tPINCTRL_PIN(305, \"U18 GPIO0 13\"),\n\t \n\tPINCTRL_PIN(306, \"V1 USB0 GNDHSRT\"),\n\tPINCTRL_PIN(307, \"V2 USB0 DM\"),\n\tPINCTRL_PIN(308, \"V3 USB GNDA U20\"),\n\tPINCTRL_PIN(309, \"V4 USB1 DM\"),\n\tPINCTRL_PIN(310, \"V5 USB1 VCCHSRT1\"),\n\tPINCTRL_PIN(311, \"V6 GMAC0 COL\"),\n\tPINCTRL_PIN(312, \"V7 GMAC0 TXC\"),\n\tPINCTRL_PIN(313, \"V8 GMAC0 RXD1\"),\n\tPINCTRL_PIN(314, \"V9 REF CLK\"),\n\tPINCTRL_PIN(315, \"V10 GMAC1 TXD3\"),\n\tPINCTRL_PIN(316, \"V11 GMAC1 TXEN\"),\n\tPINCTRL_PIN(317, \"V12 GMAC1 RXD2\"),\n\tPINCTRL_PIN(318, \"V13 M30 CLK\"),\n\tPINCTRL_PIN(319, \"V14 GPIO1 29\"),\n\tPINCTRL_PIN(320, \"V15 GPIO0 1\"),\n\tPINCTRL_PIN(321, \"V16 GPIO0 6\"),\n\tPINCTRL_PIN(322, \"V17 GPIO0 10\"),\n\tPINCTRL_PIN(323, \"V18 SYS RESET N\"),\n};\n\n\n \nstatic const unsigned int gnd_3512_pins[] = {\n\t76, 85, 95, 102, 114, 119, 133, 134, 135, 136, 151, 152, 153, 154, 169,\n\t170, 171, 172, 187, 188, 189, 190, 204, 209, 221, 228, 238, 247\n};\n\nstatic const unsigned int dram_3512_pins[] = {\n\t2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 21, 22, 23, 24, 25, 26, 27, 28, 29,\n\t30, 40, 41, 42, 43, 44, 45, 46, 47, 58, 59, 60, 61, 62, 63, 64, 65, 77,\n\t78, 79, 80, 81, 82\n};\n\nstatic const unsigned int rtc_3512_pins[] = { 57, 20, 39 };\n\nstatic const unsigned int power_3512_pins[] = { 19, 38, 36, 55, 37, 56, 54, 72 };\n\nstatic const unsigned int system_3512_pins[] = {\n\t318, 264, 300, 245, 263, 282, 314, 323, 49,\n};\n\nstatic const unsigned int vcontrol_3512_pins[] = { 18, 0, 1 };\n\nstatic const unsigned int ice_3512_pins[] = { 256, 270, 271, 272, 273, 274, 288 };\n\nstatic const unsigned int ide_3512_pins[] = {\n\t162, 163, 165, 166, 148, 180, 181, 182, 183, 184, 198, 199, 200, 201, 202,\n\t216, 217, 218, 219, 220, 234, 235, 236, 237, 252, 253, 254, 255\n};\n\nstatic const unsigned int sata_3512_pins[] = {\n\t75, 74, 73, 93, 94, 131, 112, 130, 92, 91, 90, 111, 110, 109, 108, 129,\n\t128, 127, 126, 147, 146, 145, 144, 164\n};\n\nstatic const unsigned int usb_3512_pins[] = {\n\t306, 289, 307, 290, 239, 257, 275, 308, 291, 309, 292, 310, 293\n};\n\n \nstatic const unsigned int gmii_gmac0_3512_pins[] = {\n\t240, 241, 242, 258, 259, 260, 276, 277, 278, 294, 295, 311, 312, 313\n};\n\nstatic const unsigned int gmii_gmac1_3512_pins[] = {\n\t243, 244, 261, 262, 279, 280, 281, 296, 297, 298, 299, 315, 316, 317\n};\n\nstatic const unsigned int pci_3512_pins[] = {\n\t13, 14, 15, 16, 17, 31, 32, 33, 34, 35, 48, 50, 51, 52, 53, 66, 67, 68, 69,\n\t70, 71, 83, 84, 86, 87, 88, 89, 103, 104, 105, 106, 107, 121, 122, 123,\n\t124, 125, 139, 140, 141, 142, 143, 157, 158, 159, 160, 161, 175, 176, 177,\n\t178, 179, 195, 196, 197\n};\n\n \nstatic const unsigned int lpc_3512_pins[] = {\n\t285,  \n\t304,  \n\t286,  \n\t305,  \n\t287,  \n\t268,  \n};\n\n \nstatic const unsigned int lcd_3512_pins[] = {\n\t262, 244, 317, 299, 246, 319, 301, 283, 269, 233, 211\n};\n\nstatic const unsigned int ssp_3512_pins[] = {\n\t285,  \n\t304,  \n\t286,  \n\t305,  \n\t287,  \n\t268,  \n};\n\nstatic const unsigned int uart_rxtx_3512_pins[] = {\n\t267,  \n\t322,  \n};\n\nstatic const unsigned int uart_modem_3512_pins[] = {\n\t285,  \n\t304,  \n\t286,  \n\t305,  \n\t287,  \n\t268,  \n};\n\nstatic const unsigned int tvc_3512_pins[] = {\n\t246,  \n\t319,  \n\t301,  \n\t283,  \n\t320,  \n\t302,  \n\t284,  \n\t266,  \n};\n\nstatic const unsigned int tvc_clk_3512_pins[] = {\n\t265,  \n};\n\n \nstatic const unsigned int nflash_3512_pins[] = {\n\t199, 200, 201, 202, 216, 217, 218, 219, 220, 234, 235, 236, 237, 252,\n\t253, 254, 249, 250, 232, 233, 211, 193, 194\n};\n\n \nstatic const unsigned int pflash_3512_pins[] = {\n\t162, 163, 165, 166, 148, 199, 200, 201, 202, 216, 217, 218, 219, 220,\n\t234, 235, 236, 237, 252, 253, 254, 251, 229, 232, 233, 211, 212, 213,\n\t214, 215, 193, 194\n};\n\n \nstatic const unsigned int pflash_3512_pins_extended[] = {\n\t162, 163, 165, 166, 148, 199, 200, 201, 202, 216, 217, 218, 219, 220,\n\t234, 235, 236, 237, 252, 253, 254, 251, 229, 232, 233, 211, 212, 213,\n\t214, 215, 193, 194,\n\t \n\t296, 315, 297, 279, 261, 243, 316, 298, 280, 262, 244, 317, 299, 281,\n\t265,\n};\n\n \nstatic const unsigned int sflash_3512_pins[] = { 230, 231, 232, 233, 211 };\n\n \nstatic const unsigned int gpio0a_3512_pins[] = { 265 };\n\n \nstatic const unsigned int gpio0b_3512_pins[] = { 320, 302, 284, 266 };\n\n \nstatic const unsigned int gpio0c_3512_pins[] = { 248, 321, 303 };\n\n \nstatic const unsigned int gpio0d_3512_pins[] = { 267, 322 };\n\n \nstatic const unsigned int gpio0e_3512_pins[] = { 285, 304, 286, 305, 287, 268 };\n\n \nstatic const unsigned int gpio0f_3512_pins[] = { 269 };\n\n \nstatic const unsigned int gpio0g_3512_pins[] = { 249, 250 };\n\n \nstatic const unsigned int gpio0h_3512_pins[] = { 251, 229 };\n\n \nstatic const unsigned int gpio0i_3512_pins[] = { 230, 231 };\n\n \nstatic const unsigned int gpio0j_3512_pins[] = { 232 };\n\n \nstatic const unsigned int gpio0k_3512_pins[] = { 233, 211 };\n\n \nstatic const unsigned int gpio0l_3512_pins[] = { 212, 213, 214, 215 };\n\n \nstatic const unsigned int gpio0m_3512_pins[] = { 193, 194 };\n\n \nstatic const unsigned int gpio1a_3512_pins[] = { 162, 163, 165, 166, 148 };\n\n \nstatic const unsigned int gpio1b_3512_pins[] = {\n\t180, 181, 182, 183, 184, 198, 255\n};\n\n \nstatic const unsigned int gpio1c_3512_pins[] = {\n\t199, 200, 201, 202, 216, 217, 218, 219, 220, 234, 235, 236, 237,\n\t252, 253, 254\n};\n\n \nstatic const unsigned int gpio1d_3512_pins[] = { 246, 319, 301, 283 };\n\n \nstatic const unsigned int gpio2a_3512_pins[] = { 315, 297, 279, 261 };\n\n \nstatic const unsigned int gpio2b_3512_pins[] = { 262, 244, 317, 299 };\n\n \nstatic const unsigned int gpio2c_3512_pins[] = {\n\t17, 34, 35, 51, 52, 53, 68, 69, 71, 86, 87, 88, 89, 103, 104, 105,\n\t140, 141, 142, 143, 157, 158, 159, 160\n};\n\n \nstatic const struct gemini_pin_group gemini_3512_pin_groups[] = {\n\t{\n\t\t.name = \"gndgrp\",\n\t\t.pins = gnd_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gnd_3512_pins),\n\t},\n\t{\n\t\t.name = \"dramgrp\",\n\t\t.pins = dram_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(dram_3512_pins),\n\t\t.mask = DRAM_PADS_POWERDOWN,\n\t},\n\t{\n\t\t.name = \"rtcgrp\",\n\t\t.pins = rtc_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(rtc_3512_pins),\n\t},\n\t{\n\t\t.name = \"powergrp\",\n\t\t.pins = power_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(power_3512_pins),\n\t},\n\t{\n\t\t.name = \"systemgrp\",\n\t\t.pins = system_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(system_3512_pins),\n\t},\n\t{\n\t\t.name = \"vcontrolgrp\",\n\t\t.pins = vcontrol_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(vcontrol_3512_pins),\n\t},\n\t{\n\t\t.name = \"icegrp\",\n\t\t.pins = ice_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(ice_3512_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"idegrp\",\n\t\t.pins = ide_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(ide_3512_pins),\n\t\t \n\t\t.value = IDE_PADS_ENABLE | NAND_PADS_DISABLE |\n\t\t\tPFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,\n\t\t.driving_mask = GENMASK(21, 20),\n\t},\n\t{\n\t\t.name = \"satagrp\",\n\t\t.pins = sata_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(sata_3512_pins),\n\t},\n\t{\n\t\t.name = \"usbgrp\",\n\t\t.pins = usb_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(usb_3512_pins),\n\t},\n\t{\n\t\t.name = \"gmii_gmac0_grp\",\n\t\t.pins = gmii_gmac0_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gmii_gmac0_3512_pins),\n\t\t.driving_mask = GENMASK(17, 16),\n\t},\n\t{\n\t\t.name = \"gmii_gmac1_grp\",\n\t\t.pins = gmii_gmac1_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gmii_gmac1_3512_pins),\n\t\t \n\t\t.value = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,\n\t\t.driving_mask = GENMASK(19, 18),\n\t},\n\t{\n\t\t.name = \"pcigrp\",\n\t\t.pins = pci_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(pci_3512_pins),\n\t\t \n\t\t.value = PCI_PADS_ENABLE | PCI_CLK_PAD_ENABLE,\n\t\t.driving_mask = GENMASK(23, 22),\n\t},\n\t{\n\t\t.name = \"lpcgrp\",\n\t\t.pins = lpc_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(lpc_3512_pins),\n\t\t \n\t\t.mask = SSP_PADS_ENABLE,\n\t\t.value = LPC_PADS_ENABLE | LPC_CLK_PAD_ENABLE,\n\t},\n\t{\n\t\t.name = \"lcdgrp\",\n\t\t.pins = lcd_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(lcd_3512_pins),\n\t\t \n\t\t.mask = TVC_PADS_ENABLE,\n\t\t.value = LCD_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"sspgrp\",\n\t\t.pins = ssp_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(ssp_3512_pins),\n\t\t \n\t\t.mask = LPC_PADS_ENABLE,\n\t\t.value = SSP_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"uartrxtxgrp\",\n\t\t.pins = uart_rxtx_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(uart_rxtx_3512_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"uartmodemgrp\",\n\t\t.pins = uart_modem_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(uart_modem_3512_pins),\n\t\t \n\t\t.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"tvcgrp\",\n\t\t.pins = tvc_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(tvc_3512_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE,\n\t\t.value = TVC_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"tvcclkgrp\",\n\t\t.pins = tvc_clk_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(tvc_clk_3512_pins),\n\t\t.value = TVC_CLK_PAD_ENABLE,\n\t},\n\t \n\t{\n\t\t.name = \"nflashgrp\",\n\t\t.pins = nflash_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(nflash_3512_pins),\n\t\t \n\t\t.mask = NAND_PADS_DISABLE | IDE_PADS_ENABLE,\n\t\t.value = PFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"pflashgrp\",\n\t\t.pins = pflash_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(pflash_3512_pins),\n\t\t \n\t\t.mask = PFLASH_PADS_DISABLE | IDE_PADS_ENABLE,\n\t\t.value = NAND_PADS_DISABLE | SFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"sflashgrp\",\n\t\t.pins = sflash_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(sflash_3512_pins),\n\t\t \n\t\t.mask = SFLASH_PADS_DISABLE | IDE_PADS_ENABLE,\n\t\t.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0agrp\",\n\t\t.pins = gpio0a_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0a_3512_pins),\n\t\t \n\t\t.mask = TVC_CLK_PAD_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio0bgrp\",\n\t\t.pins = gpio0b_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0b_3512_pins),\n\t\t \n\t\t.mask = TVC_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio0cgrp\",\n\t\t.pins = gpio0c_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0c_3512_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"gpio0dgrp\",\n\t\t.pins = gpio0d_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0d_3512_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"gpio0egrp\",\n\t\t.pins = gpio0e_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0e_3512_pins),\n\t\t \n\t\t.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio0fgrp\",\n\t\t.pins = gpio0f_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0f_3512_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio0ggrp\",\n\t\t.pins = gpio0g_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0g_3512_pins),\n\t\t \n\t\t.value = NAND_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0hgrp\",\n\t\t.pins = gpio0h_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0h_3512_pins),\n\t\t \n\t\t.value = PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0igrp\",\n\t\t.pins = gpio0i_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0i_3512_pins),\n\t\t \n\t\t.value = SFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0jgrp\",\n\t\t.pins = gpio0j_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0j_3512_pins),\n\t\t \n\t\t.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |\n\t\t\tSFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0kgrp\",\n\t\t.pins = gpio0k_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0k_3512_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE,\n\t\t.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |\n\t\t\tSFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0lgrp\",\n\t\t.pins = gpio0l_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0l_3512_pins),\n\t\t \n\t\t.value = PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0mgrp\",\n\t\t.pins = gpio0m_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0m_3512_pins),\n\t\t \n\t\t.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio1agrp\",\n\t\t.pins = gpio1a_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1a_3512_pins),\n\t\t \n\t\t.mask = IDE_PADS_ENABLE,\n\t\t.value = PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio1bgrp\",\n\t\t.pins = gpio1b_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1b_3512_pins),\n\t\t \n\t\t.mask = IDE_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio1cgrp\",\n\t\t.pins = gpio1c_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1c_3512_pins),\n\t\t \n\t\t.mask = IDE_PADS_ENABLE,\n\t\t.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio1dgrp\",\n\t\t.pins = gpio1d_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1d_3512_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE | TVC_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio2agrp\",\n\t\t.pins = gpio2a_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio2a_3512_pins),\n\t\t.mask = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,\n\t\t \n\t},\n\t{\n\t\t.name = \"gpio2bgrp\",\n\t\t.pins = gpio2b_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio2b_3512_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE | GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,\n\t},\n\t{\n\t\t.name = \"gpio2cgrp\",\n\t\t.pins = gpio2c_3512_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio2c_3512_pins),\n\t\t \n\t\t.mask = PCI_PADS_ENABLE,\n\t},\n};\n\n \nstatic const struct pinctrl_pin_desc gemini_3516_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"A1 AVCC3IOHA\"),\n\tPINCTRL_PIN(1, \"A2 DRAM CK N\"),\n\tPINCTRL_PIN(2, \"A3 DRAM CK\"),\n\tPINCTRL_PIN(3, \"A4 DRAM DQM1\"),\n\tPINCTRL_PIN(4, \"A5 DRAM DQ9\"),\n\tPINCTRL_PIN(5, \"A6 DRAM DQ13\"),\n\tPINCTRL_PIN(6, \"A7 DRAM DQ1\"),\n\tPINCTRL_PIN(7, \"A8 DRAM DQ2\"),\n\tPINCTRL_PIN(8, \"A9 DRAM DQ4\"),\n\tPINCTRL_PIN(9, \"A10 DRAM VREF\"),\n\tPINCTRL_PIN(10, \"A11 DRAM DQ24\"),\n\tPINCTRL_PIN(11, \"A12 DRAM DQ28\"),\n\tPINCTRL_PIN(12, \"A13 DRAM DQ30\"),\n\tPINCTRL_PIN(13, \"A14 DRAM DQ18\"),\n\tPINCTRL_PIN(14, \"A15 DRAM DQ21\"),\n\tPINCTRL_PIN(15, \"A16 DRAM CAS_N\"),\n\tPINCTRL_PIN(16, \"A17 DRAM BA1\"),\n\tPINCTRL_PIN(17, \"A18 PCI INTA N\"),\n\tPINCTRL_PIN(18, \"A19 PCI INTB N\"),\n\tPINCTRL_PIN(19, \"A20 PCI INTC N\"),\n\t \n\tPINCTRL_PIN(20, \"B1 PWR EN\"),\n\tPINCTRL_PIN(21, \"B2 GND\"),\n\tPINCTRL_PIN(22, \"B3 RTC CLKO\"),\n\tPINCTRL_PIN(23, \"B4 DRAM A5\"),\n\tPINCTRL_PIN(24, \"B5 DRAM A6\"),\n\tPINCTRL_PIN(25, \"B6 DRAM DQS1\"),\n\tPINCTRL_PIN(26, \"B7 DRAM DQ11\"),\n\tPINCTRL_PIN(27, \"B8 DRAM DQ0\"),\n\tPINCTRL_PIN(28, \"B9 DRAM DQS0\"),\n\tPINCTRL_PIN(29, \"B10 DRAM DQ7\"),\n\tPINCTRL_PIN(30, \"B11 DRAM DQS3\"),\n\tPINCTRL_PIN(31, \"B12 DRAM DQ27\"),\n\tPINCTRL_PIN(32, \"B13 DRAM DQ31\"),\n\tPINCTRL_PIN(33, \"B14 DRAM DQ20\"),\n\tPINCTRL_PIN(34, \"B15 DRAM DQS2\"),\n\tPINCTRL_PIN(35, \"B16 DRAM WE N\"),\n\tPINCTRL_PIN(36, \"B17 DRAM A10\"),\n\tPINCTRL_PIN(37, \"B18 DRAM A2\"),\n\tPINCTRL_PIN(38, \"B19 GND\"),\n\tPINCTRL_PIN(39, \"B20 PCI GNT0 N\"),\n\t \n\tPINCTRL_PIN(40, \"C1 AGNDIOHA\"),\n\tPINCTRL_PIN(41, \"C2 XTALI\"),\n\tPINCTRL_PIN(42, \"C3 GND\"),\n\tPINCTRL_PIN(43, \"C4 RTC CLKI\"),\n\tPINCTRL_PIN(44, \"C5 DRAM A12\"),\n\tPINCTRL_PIN(45, \"C6 DRAM A11\"),\n\tPINCTRL_PIN(46, \"C7 DRAM DQ8\"),\n\tPINCTRL_PIN(47, \"C8 DRAM DQ10\"),\n\tPINCTRL_PIN(48, \"C9 DRAM DQ3\"),\n\tPINCTRL_PIN(49, \"C10 DRAM DQ6\"),\n\tPINCTRL_PIN(50, \"C11 DRAM DQM0\"),\n\tPINCTRL_PIN(51, \"C12 DRAM DQ26\"),\n\tPINCTRL_PIN(52, \"C13 DRAM DQ16\"),\n\tPINCTRL_PIN(53, \"C14 DRAM DQ22\"),\n\tPINCTRL_PIN(54, \"C15 DRAM DQM2\"),\n\tPINCTRL_PIN(55, \"C16 DRAM BA0\"),\n\tPINCTRL_PIN(56, \"C17 DRAM A3\"),\n\tPINCTRL_PIN(57, \"C18 GND\"),\n\tPINCTRL_PIN(58, \"C19 PCI GNT1 N\"),\n\tPINCTRL_PIN(59, \"C20 PCI REQ2 N\"),\n\t \n\tPINCTRL_PIN(60, \"D1 AVCC3IOAHA\"),\n\tPINCTRL_PIN(61, \"D2 AVCCKHA\"),\n\tPINCTRL_PIN(62, \"D3 XTALO\"),\n\tPINCTRL_PIN(63, \"D4 GND\"),\n\tPINCTRL_PIN(64, \"D5 CIR RXD\"),\n\tPINCTRL_PIN(65, \"D6 DRAM A7\"),\n\tPINCTRL_PIN(66, \"D7 DRAM A4\"),\n\tPINCTRL_PIN(67, \"D8 DRAM A8\"),\n\tPINCTRL_PIN(68, \"D9 DRAM CKE\"),\n\tPINCTRL_PIN(69, \"D10 DRAM DQ14\"),\n\tPINCTRL_PIN(70, \"D11 DRAM DQ5\"),\n\tPINCTRL_PIN(71, \"D12 DRAM DQ25\"),\n\tPINCTRL_PIN(72, \"D13 DRAM DQ17\"),\n\tPINCTRL_PIN(73, \"D14 DRAM DQ23\"),\n\tPINCTRL_PIN(74, \"D15 DRAM RAS N\"),\n\tPINCTRL_PIN(75, \"D16 DRAM A1\"),\n\tPINCTRL_PIN(76, \"D17 GND\"),\n\tPINCTRL_PIN(77, \"D18 EXT RESET N\"),\n\tPINCTRL_PIN(78, \"D19 PCI REQ1 N\"),\n\tPINCTRL_PIN(79, \"D20 PCI REQ3 N\"),\n\t \n\tPINCTRL_PIN(80, \"E1 VCC2IO CTRL\"),\n\tPINCTRL_PIN(81, \"E2 VREF CTRL\"),\n\tPINCTRL_PIN(82, \"E3 CIR RST N\"),\n\tPINCTRL_PIN(83, \"E4 PWR BTN\"),\n\tPINCTRL_PIN(84, \"E5 GND\"),\n\tPINCTRL_PIN(85, \"E6 CIR TXD\"),\n\tPINCTRL_PIN(86, \"E7 VCCK CTRL\"),\n\tPINCTRL_PIN(87, \"E8 DRAM A9\"),\n\tPINCTRL_PIN(88, \"E9 DRAM DQ12\"),\n\tPINCTRL_PIN(89, \"E10 DRAM DQ15\"),\n\tPINCTRL_PIN(90, \"E11 DRAM DQM3\"),\n\tPINCTRL_PIN(91, \"E12 DRAM DQ29\"),\n\tPINCTRL_PIN(92, \"E13 DRAM DQ19\"),\n\tPINCTRL_PIN(93, \"E14 DRAM A13\"),\n\tPINCTRL_PIN(94, \"E15 DRAM A0\"),\n\tPINCTRL_PIN(95, \"E16 GND\"),\n\tPINCTRL_PIN(96, \"E17 PCI INTD N\"),\n\tPINCTRL_PIN(97, \"E18 PCI GNT3 N\"),\n\tPINCTRL_PIN(98, \"E19 PCI AD29\"),\n\tPINCTRL_PIN(99, \"E20 PCI AD28\"),\n\t \n\tPINCTRL_PIN(100, \"F1 AVCCKHB\"),\n\tPINCTRL_PIN(101, \"F2 AVCCK P\"),\n\tPINCTRL_PIN(102, \"F3 EBG\"),\n\tPINCTRL_PIN(103, \"F4 REXT\"),\n\tPINCTRL_PIN(104, \"F5 AVCC3IOHB\"),\n\tPINCTRL_PIN(105, \"F6 GND\"),\n\tPINCTRL_PIN(106, \"F7 VCC2IOHA 2\"),\n\tPINCTRL_PIN(107, \"F8 VCC2IOHA 2\"),\n\tPINCTRL_PIN(108, \"F9 VCC2IOHA 2\"),\n\tPINCTRL_PIN(109, \"F10 V1\"),\n\tPINCTRL_PIN(110, \"F11 V1\"),\n\tPINCTRL_PIN(111, \"F12 VCC2IOHA 2\"),\n\tPINCTRL_PIN(112, \"F13 VCC2IOHA 2\"),\n\tPINCTRL_PIN(113, \"F14 VCC2IOHA 2\"),\n\tPINCTRL_PIN(114, \"F15 GND\"),\n\tPINCTRL_PIN(115, \"F16 PCI CLK\"),\n\tPINCTRL_PIN(116, \"F17 PCI GNT2 N\"),\n\tPINCTRL_PIN(117, \"F18 PCI AD31\"),\n\tPINCTRL_PIN(118, \"F19 PCI AD26\"),\n\tPINCTRL_PIN(119, \"F20 PCI CBE3 N\"),\n\t \n\tPINCTRL_PIN(120, \"G1 SATA0 RXDP\"),\n\tPINCTRL_PIN(121, \"G2 SATA0 RXDN\"),\n\tPINCTRL_PIN(122, \"G3 AGNDK 0\"),\n\tPINCTRL_PIN(123, \"G4 AVCCK S\"),\n\tPINCTRL_PIN(124, \"G5 AVCC3 S\"),\n\tPINCTRL_PIN(125, \"G6 VCC2IOHA 2\"),\n\tPINCTRL_PIN(126, \"G7 GND\"),\n\tPINCTRL_PIN(127, \"G8 VCC2IOHA 2\"),\n\tPINCTRL_PIN(128, \"G9 V1\"),\n\tPINCTRL_PIN(129, \"G10 V1\"),\n\tPINCTRL_PIN(130, \"G11 V1\"),\n\tPINCTRL_PIN(131, \"G12 V1\"),\n\tPINCTRL_PIN(132, \"G13 VCC2IOHA 2\"),\n\tPINCTRL_PIN(133, \"G14 GND\"),\n\tPINCTRL_PIN(134, \"G15 VCC3IOHA\"),\n\tPINCTRL_PIN(135, \"G16 PCI REQ0 N\"),\n\tPINCTRL_PIN(136, \"G17 PCI AD30\"),\n\tPINCTRL_PIN(137, \"G18 PCI AD24\"),\n\tPINCTRL_PIN(138, \"G19 PCI AD23\"),\n\tPINCTRL_PIN(139, \"G20 PCI AD21\"),\n\t \n\tPINCTRL_PIN(140, \"H1 SATA0 TXDP\"),\n\tPINCTRL_PIN(141, \"H2 SATA0 TXDN\"),\n\tPINCTRL_PIN(142, \"H3 AGNDK 1\"),\n\tPINCTRL_PIN(143, \"H4 AVCCK 0\"),\n\tPINCTRL_PIN(144, \"H5 TEST CLKOUT\"),\n\tPINCTRL_PIN(145, \"H6 AGND\"),\n\tPINCTRL_PIN(146, \"H7 VCC2IOHA 2\"),\n\tPINCTRL_PIN(147, \"H8 GND\"),\n\tPINCTRL_PIN(148, \"H9 GND\"),\n\tPINCTRL_PIN(149, \"H10 GDN\"),\n\tPINCTRL_PIN(150, \"H11 GND\"),\n\tPINCTRL_PIN(151, \"H12 GND\"),\n\tPINCTRL_PIN(152, \"H13 GND\"),\n\tPINCTRL_PIN(153, \"H14 VCC3IOHA\"),\n\tPINCTRL_PIN(154, \"H15 VCC3IOHA\"),\n\tPINCTRL_PIN(155, \"H16 PCI AD27\"),\n\tPINCTRL_PIN(156, \"H17 PCI AD25\"),\n\tPINCTRL_PIN(157, \"H18 PCI AD22\"),\n\tPINCTRL_PIN(158, \"H19 PCI AD18\"),\n\tPINCTRL_PIN(159, \"H20 PCI AD17\"),\n\t \n\tPINCTRL_PIN(160, \"J1 SATA1 TXDP\"),\n\tPINCTRL_PIN(161, \"J2 SATA1 TXDN\"),\n\tPINCTRL_PIN(162, \"J3 AGNDK 2\"),\n\tPINCTRL_PIN(163, \"J4 AVCCK 1\"),\n\tPINCTRL_PIN(164, \"J5 AGND\"),\n\tPINCTRL_PIN(165, \"J6 AGND\"),\n\tPINCTRL_PIN(166, \"J7 V1\"),\n\tPINCTRL_PIN(167, \"J8 GND\"),\n\tPINCTRL_PIN(168, \"J9 GND\"),\n\tPINCTRL_PIN(169, \"J10 GND\"),\n\tPINCTRL_PIN(170, \"J11 GND\"),\n\tPINCTRL_PIN(171, \"J12 GND\"),\n\tPINCTRL_PIN(172, \"J13 GND\"),\n\tPINCTRL_PIN(173, \"J14 V1\"),\n\tPINCTRL_PIN(174, \"J15 VCC3IOHA\"),\n\tPINCTRL_PIN(175, \"J16 PCI AD19\"),\n\tPINCTRL_PIN(176, \"J17 PCI AD20\"),\n\tPINCTRL_PIN(177, \"J18 PCI AD16\"),\n\tPINCTRL_PIN(178, \"J19 PCI CBE2 N\"),\n\tPINCTRL_PIN(179, \"J20 PCI FRAME N\"),\n\t \n\tPINCTRL_PIN(180, \"K1 SATA1 RXDP\"),\n\tPINCTRL_PIN(181, \"K2 SATA1 RXDN\"),\n\tPINCTRL_PIN(182, \"K3 AGNDK 3\"),\n\tPINCTRL_PIN(183, \"K4 AVCCK 2\"),\n\tPINCTRL_PIN(184, \"K5 AGND\"),\n\tPINCTRL_PIN(185, \"K6 V1\"),\n\tPINCTRL_PIN(186, \"K7 V1\"),\n\tPINCTRL_PIN(187, \"K8 GND\"),\n\tPINCTRL_PIN(188, \"K9 GND\"),\n\tPINCTRL_PIN(189, \"K10 GND\"),\n\tPINCTRL_PIN(190, \"K11 GND\"),\n\tPINCTRL_PIN(191, \"K12 GND\"),\n\tPINCTRL_PIN(192, \"K13 GND\"),\n\tPINCTRL_PIN(193, \"K14 V1\"),\n\tPINCTRL_PIN(194, \"K15 V1\"),\n\tPINCTRL_PIN(195, \"K16 PCI TRDY N\"),\n\tPINCTRL_PIN(196, \"K17 PCI IRDY N\"),\n\tPINCTRL_PIN(197, \"K18 PCI DEVSEL N\"),\n\tPINCTRL_PIN(198, \"K19 PCI STOP N\"),\n\tPINCTRL_PIN(199, \"K20 PCI PAR\"),\n\t \n\tPINCTRL_PIN(200, \"L1 IDE CS0 N\"),\n\tPINCTRL_PIN(201, \"L2 IDE DA0\"),\n\tPINCTRL_PIN(202, \"L3 AVCCK 3\"),\n\tPINCTRL_PIN(203, \"L4 AGND\"),\n\tPINCTRL_PIN(204, \"L5 IDE DIOR N\"),\n\tPINCTRL_PIN(205, \"L6 V1\"),\n\tPINCTRL_PIN(206, \"L7 V1\"),\n\tPINCTRL_PIN(207, \"L8 GND\"),\n\tPINCTRL_PIN(208, \"L9 GND\"),\n\tPINCTRL_PIN(209, \"L10 GND\"),\n\tPINCTRL_PIN(210, \"L11 GND\"),\n\tPINCTRL_PIN(211, \"L12 GND\"),\n\tPINCTRL_PIN(212, \"L13 GND\"),\n\tPINCTRL_PIN(213, \"L14 V1\"),\n\tPINCTRL_PIN(214, \"L15 V1\"),\n\tPINCTRL_PIN(215, \"L16 PCI AD12\"),\n\tPINCTRL_PIN(216, \"L17 PCI AD13\"),\n\tPINCTRL_PIN(217, \"L18 PCI AD14\"),\n\tPINCTRL_PIN(218, \"L19 PCI AD15\"),\n\tPINCTRL_PIN(219, \"L20 PCI CBE1 N\"),\n\t \n\tPINCTRL_PIN(220, \"M1 IDE DA1\"),\n\tPINCTRL_PIN(221, \"M2 IDE CS1 N\"),\n\tPINCTRL_PIN(222, \"M3 IDE DA2\"),\n\tPINCTRL_PIN(223, \"M4 IDE DMACK N\"),\n\tPINCTRL_PIN(224, \"M5 IDE DD1\"),\n\tPINCTRL_PIN(225, \"M6 VCC3IOHA\"),\n\tPINCTRL_PIN(226, \"M7 V1\"),\n\tPINCTRL_PIN(227, \"M8 GND\"),\n\tPINCTRL_PIN(228, \"M9 GND\"),\n\tPINCTRL_PIN(229, \"M10 GND\"),\n\tPINCTRL_PIN(230, \"M11 GND\"),\n\tPINCTRL_PIN(231, \"M12 GND\"),\n\tPINCTRL_PIN(232, \"M13 GND\"),\n\tPINCTRL_PIN(233, \"M14 V1\"),\n\tPINCTRL_PIN(234, \"M15 VCC3IOHA\"),\n\tPINCTRL_PIN(235, \"M16 PCI AD7\"),\n\tPINCTRL_PIN(236, \"M17 PCI AD6\"),\n\tPINCTRL_PIN(237, \"M18 PCI AD9\"),\n\tPINCTRL_PIN(238, \"M19 PCI AD10\"),\n\tPINCTRL_PIN(239, \"M20 PCI AD11\"),\n\t \n\tPINCTRL_PIN(240, \"N1 IDE IORDY\"),\n\tPINCTRL_PIN(241, \"N2 IDE INTRQ\"),\n\tPINCTRL_PIN(242, \"N3 IDE DIOW N\"),\n\tPINCTRL_PIN(243, \"N4 IDE DD15\"),\n\tPINCTRL_PIN(244, \"N5 IDE DMARQ\"),\n\tPINCTRL_PIN(245, \"N6 VCC3IOHA\"),\n\tPINCTRL_PIN(246, \"N7 VCC3IOHA\"),\n\tPINCTRL_PIN(247, \"N8 GND\"),\n\tPINCTRL_PIN(248, \"N9 GND\"),\n\tPINCTRL_PIN(249, \"N10 GND\"),\n\tPINCTRL_PIN(250, \"N11 GND\"),\n\tPINCTRL_PIN(251, \"N12 GND\"),\n\tPINCTRL_PIN(252, \"N13 GND\"),\n\tPINCTRL_PIN(253, \"N14 VCC3IOHA\"),\n\tPINCTRL_PIN(254, \"N15 VCC3IOHA\"),\n\tPINCTRL_PIN(255, \"N16 PCI CLKRUN N\"),\n\tPINCTRL_PIN(256, \"N17 PCI AD0\"),\n\tPINCTRL_PIN(257, \"N18 PCI AD4\"),\n\tPINCTRL_PIN(258, \"N19 PCI CBE0 N\"),\n\tPINCTRL_PIN(259, \"N20 PCI AD8\"),\n\t \n\tPINCTRL_PIN(260, \"P1 IDE DD0\"),\n\tPINCTRL_PIN(261, \"P2 IDE DD14\"),\n\tPINCTRL_PIN(262, \"P3 IDE DD2\"),\n\tPINCTRL_PIN(263, \"P4 IDE DD4\"),\n\tPINCTRL_PIN(264, \"P5 IDE DD3\"),\n\tPINCTRL_PIN(265, \"P6 VCC3IOHA\"),\n\tPINCTRL_PIN(266, \"P7 GND\"),\n\tPINCTRL_PIN(267, \"P8 VCC2IOHA 1\"),\n\tPINCTRL_PIN(268, \"P9 V1\"),\n\tPINCTRL_PIN(269, \"P10 V1\"),\n\tPINCTRL_PIN(270, \"P11 V1\"),\n\tPINCTRL_PIN(271, \"P12 V1\"),\n\tPINCTRL_PIN(272, \"P13 VCC3IOHA\"),\n\tPINCTRL_PIN(273, \"P14 GND\"),\n\tPINCTRL_PIN(274, \"P15 VCC3IOHA\"),\n\tPINCTRL_PIN(275, \"P16 GPIO0 30\"),\n\tPINCTRL_PIN(276, \"P17 GPIO0 28\"),\n\tPINCTRL_PIN(277, \"P18 PCI AD1\"),\n\tPINCTRL_PIN(278, \"P19 PCI AD3\"),\n\tPINCTRL_PIN(279, \"P20 PCI AD5\"),\n\t \n\tPINCTRL_PIN(280, \"R1 IDE DD13\"),\n\tPINCTRL_PIN(281, \"R2 IDE DD12\"),\n\tPINCTRL_PIN(282, \"R3 IDE DD10\"),\n\tPINCTRL_PIN(283, \"R4 IDE DD6\"),\n\tPINCTRL_PIN(284, \"R5 ICE0 IDI\"),\n\tPINCTRL_PIN(285, \"R6 GND\"),\n\tPINCTRL_PIN(286, \"R7 VCC2IOHA 1\"),\n\tPINCTRL_PIN(287, \"R8 VCC2IOHA 1\"),\n\tPINCTRL_PIN(288, \"R9 VCC2IOHA 1\"),\n\tPINCTRL_PIN(289, \"R10 V1\"),\n\tPINCTRL_PIN(290, \"R11 V1\"),\n\tPINCTRL_PIN(291, \"R12 VCC3IOHA\"),\n\tPINCTRL_PIN(292, \"R13 VCC3IOHA\"),\n\tPINCTRL_PIN(293, \"R14 VCC3IOHA\"),\n\tPINCTRL_PIN(294, \"R15 GND\"),\n\tPINCTRL_PIN(295, \"R16 GPIO0 23\"),\n\tPINCTRL_PIN(296, \"R17 GPIO0 21\"),\n\tPINCTRL_PIN(297, \"R18 GPIO0 26\"),\n\tPINCTRL_PIN(298, \"R19 GPIO0 31\"),\n\tPINCTRL_PIN(299, \"R20 PCI AD2\"),\n\t \n\tPINCTRL_PIN(300, \"T1 IDE DD11\"),\n\tPINCTRL_PIN(301, \"T2 IDE DD5\"),\n\tPINCTRL_PIN(302, \"T3 IDE DD8\"),\n\tPINCTRL_PIN(303, \"T4 ICE0 IDO\"),\n\tPINCTRL_PIN(304, \"T5 GND\"),\n\tPINCTRL_PIN(305, \"T6 USB GNDA U20\"),\n\tPINCTRL_PIN(306, \"T7 GMAC0 TXD0\"),\n\tPINCTRL_PIN(307, \"T8 GMAC0 TXEN\"),\n\tPINCTRL_PIN(308, \"T9 GMAC1 TXD3\"),\n\tPINCTRL_PIN(309, \"T10 GMAC1 RXDV\"),\n\tPINCTRL_PIN(310, \"T11 GMAC1 RXD2\"),\n\tPINCTRL_PIN(311, \"T12 GPIO1 29\"),\n\tPINCTRL_PIN(312, \"T13 GPIO0 3\"),\n\tPINCTRL_PIN(313, \"T14 GPIO0 9\"),\n\tPINCTRL_PIN(314, \"T15 GPIO0 16\"),\n\tPINCTRL_PIN(315, \"T16 GND\"),\n\tPINCTRL_PIN(316, \"T17 GPIO0 14\"),\n\tPINCTRL_PIN(317, \"T18 GPIO0 19\"),\n\tPINCTRL_PIN(318, \"T19 GPIO0 27\"),\n\tPINCTRL_PIN(319, \"T20 GPIO0 29\"),\n\t \n\tPINCTRL_PIN(320, \"U1 IDE DD9\"),\n\tPINCTRL_PIN(321, \"U2 IDE DD7\"),\n\tPINCTRL_PIN(322, \"U3 ICE0 ICK\"),\n\tPINCTRL_PIN(323, \"U4 GND\"),\n\tPINCTRL_PIN(324, \"U5 USB XSCO\"),\n\tPINCTRL_PIN(325, \"U6 GMAC0 TXD1\"),\n\tPINCTRL_PIN(326, \"U7 GMAC0 TXD3\"),\n\tPINCTRL_PIN(327, \"U8 GMAC0 TXC\"),\n\tPINCTRL_PIN(328, \"U9 GMAC0 RXD3\"),\n\tPINCTRL_PIN(329, \"U10 GMAC1 TXD0\"),\n\tPINCTRL_PIN(330, \"U11 GMAC1 CRS\"),\n\tPINCTRL_PIN(331, \"U12 EXT CLK\"),\n\tPINCTRL_PIN(332, \"U13 DEV DEF\"),\n\tPINCTRL_PIN(333, \"U14 GPIO0 0\"),\n\tPINCTRL_PIN(334, \"U15 GPIO0 4\"),\n\tPINCTRL_PIN(335, \"U16 GPIO0 10\"),\n\tPINCTRL_PIN(336, \"U17 GND\"),\n\tPINCTRL_PIN(337, \"U18 GPIO0 17\"),\n\tPINCTRL_PIN(338, \"U19 GPIO0 22\"),\n\tPINCTRL_PIN(339, \"U20 GPIO0 25\"),\n\t \n\tPINCTRL_PIN(340, \"V1 ICE0 DBGACK\"),\n\tPINCTRL_PIN(341, \"V2 ICE0 DBGRQ\"),\n\tPINCTRL_PIN(342, \"V3 GND\"),\n\tPINCTRL_PIN(343, \"V4 ICE0 IRST N\"),\n\tPINCTRL_PIN(344, \"V5 USB XSCI\"),\n\tPINCTRL_PIN(345, \"V6 GMAC0 COL\"),\n\tPINCTRL_PIN(346, \"V7 GMAC0 TXD2\"),\n\tPINCTRL_PIN(347, \"V8 GMAC0 RXDV\"),\n\tPINCTRL_PIN(348, \"V9 GMAC0 RXD1\"),\n\tPINCTRL_PIN(349, \"V10 GMAC1 COL\"),\n\tPINCTRL_PIN(350, \"V11 GMAC1 TXC\"),\n\tPINCTRL_PIN(351, \"V12 GMAC1 RXD1\"),\n\tPINCTRL_PIN(352, \"V13 MODE SEL1\"),\n\tPINCTRL_PIN(353, \"V14 GPIO1 28\"),\n\tPINCTRL_PIN(354, \"V15 GPIO0 1\"),\n\tPINCTRL_PIN(355, \"V16 GPIO0 8\"),\n\tPINCTRL_PIN(356, \"V17 GPIO0 11\"),\n\tPINCTRL_PIN(357, \"V18 GND\"),\n\tPINCTRL_PIN(358, \"V19 GPIO0 18\"),\n\tPINCTRL_PIN(359, \"V20 GPIO0 24\"),\n\t \n\tPINCTRL_PIN(360, \"W1 IDE RESET N\"),\n\tPINCTRL_PIN(361, \"W2 GND\"),\n\tPINCTRL_PIN(362, \"W3 USB0 VCCHSRT\"),\n\tPINCTRL_PIN(363, \"W4 USB0 DP\"),\n\tPINCTRL_PIN(364, \"W5 USB VCCA U20\"),\n\tPINCTRL_PIN(365, \"W6 USB1 DP\"),\n\tPINCTRL_PIN(366, \"W7 USB1 GNDHSRT\"),\n\tPINCTRL_PIN(367, \"W8 GMAC0 RXD0\"),\n\tPINCTRL_PIN(368, \"W9 GMAC0 CRS\"),\n\tPINCTRL_PIN(369, \"W10 GMAC1 TXD2\"),\n\tPINCTRL_PIN(370, \"W11 GMAC1 TXEN\"),\n\tPINCTRL_PIN(371, \"W12 GMAC1 RXD3\"),\n\tPINCTRL_PIN(372, \"W13 MODE SEL0\"),\n\tPINCTRL_PIN(373, \"W14 MODE SEL3\"),\n\tPINCTRL_PIN(374, \"W15 GPIO1 31\"),\n\tPINCTRL_PIN(375, \"W16 GPIO0 5\"),\n\tPINCTRL_PIN(376, \"W17 GPIO0 7\"),\n\tPINCTRL_PIN(377, \"W18 GPIO0 12\"),\n\tPINCTRL_PIN(378, \"W19 GND\"),\n\tPINCTRL_PIN(379, \"W20 GPIO0 20\"),\n\t \n\tPINCTRL_PIN(380, \"Y1 ICE0 IMS\"),\n\tPINCTRL_PIN(381, \"Y2 USB0 GNDHSRT\"),\n\tPINCTRL_PIN(382, \"Y3 USB0 DM\"),\n\tPINCTRL_PIN(383, \"Y4 USB RREF\"),\n\tPINCTRL_PIN(384, \"Y5 USB1 DM\"),\n\tPINCTRL_PIN(385, \"Y6 USB1 VCCHSRT\"),\n\tPINCTRL_PIN(386, \"Y7 GMAC0 RXC\"),\n\tPINCTRL_PIN(387, \"Y8 GMAC0 RXD2\"),\n\tPINCTRL_PIN(388, \"Y9 REF CLK\"),\n\tPINCTRL_PIN(389, \"Y10 GMAC1 TXD1\"),\n\tPINCTRL_PIN(390, \"Y11 GMAC1 RXC\"),\n\tPINCTRL_PIN(391, \"Y12 GMAC1 RXD0\"),\n\tPINCTRL_PIN(392, \"Y13 M30 CLK\"),\n\tPINCTRL_PIN(393, \"Y14 MODE SEL2\"),\n\tPINCTRL_PIN(394, \"Y15 GPIO1 30\"),\n\tPINCTRL_PIN(395, \"Y16 GPIO0 2\"),\n\tPINCTRL_PIN(396, \"Y17 GPIO0 6\"),\n\tPINCTRL_PIN(397, \"Y18 SYS RESET N\"),\n\tPINCTRL_PIN(398, \"Y19 GPIO0 13\"),\n\tPINCTRL_PIN(399, \"Y20 GPIO0 15\"),\n};\n\n \nstatic const unsigned int gnd_3516_pins[] = {\n\t21, 38, 42, 57, 63, 76, 84, 95, 105, 114, 126, 133, 147, 148, 149, 150,\n\t151, 152, 167, 168, 169, 170, 171, 172, 187, 188, 189, 190, 191, 192,\n\t207, 208, 209, 210, 211, 212, 227, 228, 229, 230, 231, 232, 247, 248,\n\t249, 250, 251, 252, 266, 273, 285, 294, 304, 315, 323, 336, 342, 357,\n\t361, 378\n};\n\nstatic const unsigned int dram_3516_pins[] = {\n\t1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 23, 24, 25, 26,\n\t27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 44, 45, 46, 47, 48, 49, 50,\n\t51, 52, 53, 54, 55, 56, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75,\n\t87, 88, 89, 90, 91, 92, 93, 94\n};\n\nstatic const unsigned int rtc_3516_pins[] = { 0, 43, 22 };\n\nstatic const unsigned int power_3516_pins[] = { 20, 83, 40, 41, 60, 61, 62 };\n\nstatic const unsigned int cir_3516_pins[] = { 85, 64, 82 };\n\nstatic const unsigned int system_3516_pins[] = {\n\t332, 392, 372, 373, 393, 352, 331, 388, 397, 77\n};\n\nstatic const unsigned int vcontrol_3516_pins[] = { 86, 81, 80 };\n\nstatic const unsigned int ice_3516_pins[] = { 340, 341, 303, 322, 380, 284, 343 };\n\nstatic const unsigned int ide_3516_pins[] = {\n\t200, 201, 204, 220, 221, 222, 223, 224, 240, 241, 242, 243, 244, 260,\n\t261, 262, 263, 264, 280, 281, 282, 283, 300, 301, 302, 320, 321, 360\n};\n\nstatic const unsigned int sata_3516_pins[] = {\n\t100, 101, 102, 103, 104, 120, 121, 122, 123, 124, 140, 141, 142, 143,\n\t144, 160, 161, 162, 163, 180, 181, 182, 183, 202\n};\n\nstatic const unsigned int usb_3516_pins[] = {\n\t305, 324, 344, 362, 363, 364, 365, 366, 381, 382, 383, 384, 385\n};\n\n \nstatic const unsigned int gmii_gmac0_3516_pins[] = {\n\t306, 307, 325, 326, 327, 328, 345, 346, 347, 348, 367, 368, 386, 387\n};\n\nstatic const unsigned int gmii_gmac1_3516_pins[] = {\n\t308, 309, 310, 329, 330, 349, 350, 351, 369, 370, 371, 389, 390, 391\n};\n\nstatic const unsigned int pci_3516_pins[] = {\n\t17, 18, 19, 39, 58, 59, 78, 79, 96, 97, 98, 99, 115, 116, 117, 118,\n\t119, 135, 136, 137, 138, 139, 155, 156, 157, 158, 159, 175, 176, 177,\n\t178, 179, 195, 196, 197, 198, 199, 215, 216, 217, 218, 219, 235, 236,\n\t237, 238, 239, 255, 256, 257, 258, 259, 277, 278, 279, 299\n};\n\n \nstatic const unsigned int lpc_3516_pins[] = {\n\t355,  \n\t356,  \n\t377,  \n\t398,  \n\t316,  \n\t399,  \n};\n\n \nstatic const unsigned int lcd_3516_pins[] = {\n\t391, 351, 310, 371, 353, 311, 394, 374, 314, 359, 339\n};\n\nstatic const unsigned int ssp_3516_pins[] = {\n\t355,  \n\t356,  \n\t377,  \n\t398,  \n\t316,  \n\t399,  \n};\n\nstatic const unsigned int uart_rxtx_3516_pins[] = {\n\t313,  \n\t335,  \n};\n\nstatic const unsigned int uart_modem_3516_pins[] = {\n\t355,  \n\t356,  \n\t377,  \n\t398,  \n\t316,  \n\t399,  \n};\n\nstatic const unsigned int tvc_3516_pins[] = {\n\t353,  \n\t311,  \n\t394,  \n\t374,  \n\t354,  \n\t395,  \n\t312,  \n\t334,  \n};\n\nstatic const unsigned int tvc_clk_3516_pins[] = {\n\t333,  \n};\n\n \nstatic const unsigned int nflash_3516_pins[] = {\n\t243, 260, 261, 224, 280, 262, 281, 264, 300, 263, 282, 301, 320, 283,\n\t302, 321, 337, 358, 295, 359, 339, 275, 298\n};\n\n \nstatic const unsigned int pflash_3516_pins[] = {\n\t221, 200, 222, 201, 220, 243, 260, 261, 224, 280, 262, 281, 264, 300,\n\t263, 282, 301, 320, 283, 302, 321, 317, 379, 295, 359, 339, 297, 318,\n\t276, 319, 275, 298\n};\n\n \nstatic const unsigned int pflash_3516_pins_extended[] = {\n\t221, 200, 222, 201, 220, 243, 260, 261, 224, 280, 262, 281, 264, 300,\n\t263, 282, 301, 320, 283, 302, 321, 317, 379, 295, 359, 339, 297, 318,\n\t276, 319, 275, 298,\n\t \n\t349, 308, 369, 389, 329, 350, 370, 309, 390, 391, 351, 310, 371, 330,\n\t333\n};\n\n \nstatic const unsigned int sflash_3516_pins[] = { 296, 338, 295, 359, 339 };\n\n \nstatic const unsigned int gpio0a_3516_pins[] = { 354, 395, 312, 334 };\n\n \nstatic const unsigned int gpio0b_3516_pins[] = { 375, 396, 376 };\n\n \nstatic const unsigned int gpio0c_3516_pins[] = { 355, 356, 377, 398, 316, 399 };\n\n \nstatic const unsigned int gpio0d_3516_pins[] = { 313, 335 };\n\n \nstatic const unsigned int gpio0e_3516_pins[] = { 314 };\n\n \nstatic const unsigned int gpio0f_3516_pins[] = { 337, 358 };\n\n \nstatic const unsigned int gpio0g_3516_pins[] = { 317, 379, 297, 318, 276, 319 };\n\n \nstatic const unsigned int gpio0h_3516_pins[] = { 296, 338 };\n\n \nstatic const unsigned int gpio0i_3516_pins[] = { 295 };\n\n \nstatic const unsigned int gpio0j_3516_pins[] = { 359, 339 };\n\n \nstatic const unsigned int gpio0k_3516_pins[] = { 275, 298 };\n\n \nstatic const unsigned int gpio0l_3516_pins[] = { 333 };\n\n \nstatic const unsigned int gpio1a_3516_pins[] = { 221, 200, 222, 201, 220 };\n\n \nstatic const unsigned int gpio1b_3516_pins[] = { 241, 223, 240, 204, 242, 244, 360 };\n\n \nstatic const unsigned int gpio1c_3516_pins[] = {\n\t243, 260, 261, 224, 280, 262, 281, 264, 300, 263, 282, 301, 320, 283,\n\t302, 321\n};\n\n \nstatic const unsigned int gpio1d_3516_pins[] = { 353, 311, 394, 374 };\n\n \nstatic const unsigned int gpio2a_3516_pins[] = { 308, 369, 389, 329 };\n\n \nstatic const unsigned int gpio2b_3516_pins[] = { 391, 351, 310, 371 };\n\n \nstatic const unsigned int gpio2c_3516_pins[] = {\n\t259, 237, 238, 239, 215, 216, 217, 218, 177, 159, 158, 175, 176, 139,\n\t157, 138, 137, 156, 118, 155, 99, 98, 136, 117\n};\n\n \nstatic const struct gemini_pin_group gemini_3516_pin_groups[] = {\n\t{\n\t\t.name = \"gndgrp\",\n\t\t.pins = gnd_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gnd_3516_pins),\n\t},\n\t{\n\t\t.name = \"dramgrp\",\n\t\t.pins = dram_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(dram_3516_pins),\n\t\t.mask = DRAM_PADS_POWERDOWN,\n\t},\n\t{\n\t\t.name = \"rtcgrp\",\n\t\t.pins = rtc_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(rtc_3516_pins),\n\t},\n\t{\n\t\t.name = \"powergrp\",\n\t\t.pins = power_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(power_3516_pins),\n\t},\n\t{\n\t\t.name = \"cirgrp\",\n\t\t.pins = cir_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(cir_3516_pins),\n\t},\n\t{\n\t\t.name = \"systemgrp\",\n\t\t.pins = system_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(system_3516_pins),\n\t},\n\t{\n\t\t.name = \"vcontrolgrp\",\n\t\t.pins = vcontrol_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(vcontrol_3516_pins),\n\t},\n\t{\n\t\t.name = \"icegrp\",\n\t\t.pins = ice_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(ice_3516_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"idegrp\",\n\t\t.pins = ide_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(ide_3516_pins),\n\t\t \n\t\t.value = IDE_PADS_ENABLE | NAND_PADS_DISABLE |\n\t\t\tPFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,\n\t\t.driving_mask = GENMASK(21, 20),\n\t},\n\t{\n\t\t.name = \"satagrp\",\n\t\t.pins = sata_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(sata_3516_pins),\n\t},\n\t{\n\t\t.name = \"usbgrp\",\n\t\t.pins = usb_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(usb_3516_pins),\n\t},\n\t{\n\t\t.name = \"gmii_gmac0_grp\",\n\t\t.pins = gmii_gmac0_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gmii_gmac0_3516_pins),\n\t\t.mask = GEMINI_GMAC_IOSEL_MASK,\n\t\t.driving_mask = GENMASK(17, 16),\n\t},\n\t{\n\t\t.name = \"gmii_gmac1_grp\",\n\t\t.pins = gmii_gmac1_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gmii_gmac1_3516_pins),\n\t\t \n\t\t.mask = GEMINI_GMAC_IOSEL_MASK,\n\t\t.value = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,\n\t\t.driving_mask = GENMASK(19, 18),\n\t},\n\t{\n\t\t.name = \"pcigrp\",\n\t\t.pins = pci_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(pci_3516_pins),\n\t\t \n\t\t.value = PCI_PADS_ENABLE | PCI_CLK_PAD_ENABLE,\n\t\t.driving_mask = GENMASK(23, 22),\n\t},\n\t{\n\t\t.name = \"lpcgrp\",\n\t\t.pins = lpc_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(lpc_3516_pins),\n\t\t \n\t\t.mask = SSP_PADS_ENABLE,\n\t\t.value = LPC_PADS_ENABLE | LPC_CLK_PAD_ENABLE,\n\t},\n\t{\n\t\t.name = \"lcdgrp\",\n\t\t.pins = lcd_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(lcd_3516_pins),\n\t\t.mask = TVC_PADS_ENABLE,\n\t\t.value = LCD_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"sspgrp\",\n\t\t.pins = ssp_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(ssp_3516_pins),\n\t\t \n\t\t.mask = LPC_PADS_ENABLE,\n\t\t.value = SSP_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"uartrxtxgrp\",\n\t\t.pins = uart_rxtx_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(uart_rxtx_3516_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"uartmodemgrp\",\n\t\t.pins = uart_modem_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(uart_modem_3516_pins),\n\t\t \n\t\t.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"tvcgrp\",\n\t\t.pins = tvc_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(tvc_3516_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE,\n\t\t.value = TVC_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"tvcclkgrp\",\n\t\t.pins = tvc_clk_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(tvc_clk_3516_pins),\n\t\t.value = TVC_CLK_PAD_ENABLE,\n\t},\n\t \n\t{\n\t\t.name = \"nflashgrp\",\n\t\t.pins = nflash_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(nflash_3516_pins),\n\t\t \n\t\t.mask = NAND_PADS_DISABLE | IDE_PADS_ENABLE,\n\t\t.value = PFLASH_PADS_DISABLE | SFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"pflashgrp\",\n\t\t.pins = pflash_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(pflash_3516_pins),\n\t\t \n\t\t.mask = PFLASH_PADS_DISABLE | IDE_PADS_ENABLE,\n\t\t.value = NAND_PADS_DISABLE | SFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"sflashgrp\",\n\t\t.pins = sflash_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(sflash_3516_pins),\n\t\t \n\t\t.mask = SFLASH_PADS_DISABLE | IDE_PADS_ENABLE,\n\t\t.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0agrp\",\n\t\t.pins = gpio0a_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0a_3516_pins),\n\t\t \n\t\t.mask = TVC_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio0bgrp\",\n\t\t.pins = gpio0b_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0b_3516_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"gpio0cgrp\",\n\t\t.pins = gpio0c_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0c_3516_pins),\n\t\t \n\t\t.mask = LPC_PADS_ENABLE | SSP_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio0dgrp\",\n\t\t.pins = gpio0d_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0d_3516_pins),\n\t\t \n\t},\n\t{\n\t\t.name = \"gpio0egrp\",\n\t\t.pins = gpio0e_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0e_3516_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio0fgrp\",\n\t\t.pins = gpio0f_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0f_3516_pins),\n\t\t \n\t\t.value = NAND_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0ggrp\",\n\t\t.pins = gpio0g_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0g_3516_pins),\n\t\t \n\t\t.value = PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0hgrp\",\n\t\t.pins = gpio0h_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0h_3516_pins),\n\t\t \n\t\t.value = SFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0igrp\",\n\t\t.pins = gpio0i_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0i_3516_pins),\n\t\t \n\t\t.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |\n\t\t\tSFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0jgrp\",\n\t\t.pins = gpio0j_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0j_3516_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE,\n\t\t.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE |\n\t\t\tSFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0kgrp\",\n\t\t.pins = gpio0k_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0k_3516_pins),\n\t\t \n\t\t.value = PFLASH_PADS_DISABLE | NAND_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio0lgrp\",\n\t\t.pins = gpio0l_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio0l_3516_pins),\n\t\t \n\t\t.mask = TVC_CLK_PAD_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio1agrp\",\n\t\t.pins = gpio1a_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1a_3516_pins),\n\t\t \n\t\t.mask = IDE_PADS_ENABLE,\n\t\t.value = PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio1bgrp\",\n\t\t.pins = gpio1b_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1b_3516_pins),\n\t\t \n\t\t.mask = IDE_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio1cgrp\",\n\t\t.pins = gpio1c_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1c_3516_pins),\n\t\t \n\t\t.mask = IDE_PADS_ENABLE,\n\t\t.value = NAND_PADS_DISABLE | PFLASH_PADS_DISABLE,\n\t},\n\t{\n\t\t.name = \"gpio1dgrp\",\n\t\t.pins = gpio1d_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio1d_3516_pins),\n\t\t \n\t\t.mask = TVC_PADS_ENABLE,\n\t},\n\t{\n\t\t.name = \"gpio2agrp\",\n\t\t.pins = gpio2a_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio2a_3516_pins),\n\t\t.mask = GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,\n\t\t \n\t},\n\t{\n\t\t.name = \"gpio2bgrp\",\n\t\t.pins = gpio2b_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio2b_3516_pins),\n\t\t \n\t\t.mask = LCD_PADS_ENABLE | GEMINI_GMAC_IOSEL_GMAC0_GMAC1_RGMII,\n\t},\n\t{\n\t\t.name = \"gpio2cgrp\",\n\t\t.pins = gpio2c_3516_pins,\n\t\t.num_pins = ARRAY_SIZE(gpio2c_3516_pins),\n\t\t \n\t\t.mask = PCI_PADS_ENABLE,\n\t},\n};\n\nstatic int gemini_get_groups_count(struct pinctrl_dev *pctldev)\n{\n\tstruct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);\n\n\tif (pmx->is_3512)\n\t\treturn ARRAY_SIZE(gemini_3512_pin_groups);\n\tif (pmx->is_3516)\n\t\treturn ARRAY_SIZE(gemini_3516_pin_groups);\n\treturn 0;\n}\n\nstatic const char *gemini_get_group_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t unsigned int selector)\n{\n\tstruct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);\n\n\tif (pmx->is_3512)\n\t\treturn gemini_3512_pin_groups[selector].name;\n\tif (pmx->is_3516)\n\t\treturn gemini_3516_pin_groups[selector].name;\n\treturn NULL;\n}\n\nstatic int gemini_get_group_pins(struct pinctrl_dev *pctldev,\n\t\t\t\t unsigned int selector,\n\t\t\t\t const unsigned int **pins,\n\t\t\t\t unsigned int *num_pins)\n{\n\tstruct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);\n\n\t \n\tif (pmx->flash_pin &&\n\t    pmx->is_3512 &&\n\t    !strcmp(gemini_3512_pin_groups[selector].name, \"pflashgrp\")) {\n\t\t*pins = pflash_3512_pins_extended;\n\t\t*num_pins = ARRAY_SIZE(pflash_3512_pins_extended);\n\t\treturn 0;\n\t}\n\tif (pmx->flash_pin &&\n\t    pmx->is_3516 &&\n\t    !strcmp(gemini_3516_pin_groups[selector].name, \"pflashgrp\")) {\n\t\t*pins = pflash_3516_pins_extended;\n\t\t*num_pins = ARRAY_SIZE(pflash_3516_pins_extended);\n\t\treturn 0;\n\t}\n\tif (pmx->is_3512) {\n\t\t*pins = gemini_3512_pin_groups[selector].pins;\n\t\t*num_pins = gemini_3512_pin_groups[selector].num_pins;\n\t}\n\tif (pmx->is_3516) {\n\t\t*pins = gemini_3516_pin_groups[selector].pins;\n\t\t*num_pins = gemini_3516_pin_groups[selector].num_pins;\n\t}\n\treturn 0;\n}\n\nstatic void gemini_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s,\n\t\t\t\tunsigned int offset)\n{\n\tseq_printf(s, \" \" DRIVER_NAME);\n}\n\nstatic const struct pinctrl_ops gemini_pctrl_ops = {\n\t.get_groups_count = gemini_get_groups_count,\n\t.get_group_name = gemini_get_group_name,\n\t.get_group_pins = gemini_get_group_pins,\n\t.pin_dbg_show = gemini_pin_dbg_show,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_all,\n\t.dt_free_map = pinconf_generic_dt_free_map,\n};\n\n \nstruct gemini_pmx_func {\n\tconst char *name;\n\tconst char * const *groups;\n\tconst unsigned int num_groups;\n};\n\nstatic const char * const dramgrps[] = { \"dramgrp\" };\nstatic const char * const rtcgrps[] = { \"rtcgrp\" };\nstatic const char * const powergrps[] = { \"powergrp\" };\nstatic const char * const cirgrps[] = { \"cirgrp\" };\nstatic const char * const systemgrps[] = { \"systemgrp\" };\nstatic const char * const vcontrolgrps[] = { \"vcontrolgrp\" };\nstatic const char * const icegrps[] = { \"icegrp\" };\nstatic const char * const idegrps[] = { \"idegrp\" };\nstatic const char * const satagrps[] = { \"satagrp\" };\nstatic const char * const usbgrps[] = { \"usbgrp\" };\nstatic const char * const gmiigrps[] = { \"gmii_gmac0_grp\", \"gmii_gmac1_grp\" };\nstatic const char * const pcigrps[] = { \"pcigrp\" };\nstatic const char * const lpcgrps[] = { \"lpcgrp\" };\nstatic const char * const lcdgrps[] = { \"lcdgrp\" };\nstatic const char * const sspgrps[] = { \"sspgrp\" };\nstatic const char * const uartgrps[] = { \"uartrxtxgrp\", \"uartmodemgrp\" };\nstatic const char * const tvcgrps[] = { \"tvcgrp\" };\nstatic const char * const nflashgrps[] = { \"nflashgrp\" };\nstatic const char * const pflashgrps[] = { \"pflashgrp\", \"pflashextgrp\" };\nstatic const char * const sflashgrps[] = { \"sflashgrp\" };\nstatic const char * const gpio0grps[] = { \"gpio0agrp\", \"gpio0bgrp\", \"gpio0cgrp\",\n\t\t\t\t\t  \"gpio0dgrp\", \"gpio0egrp\", \"gpio0fgrp\",\n\t\t\t\t\t  \"gpio0ggrp\", \"gpio0hgrp\", \"gpio0igrp\",\n\t\t\t\t\t  \"gpio0jgrp\", \"gpio0kgrp\", \"gpio0lgrp\",\n\t\t\t\t\t  \"gpio0mgrp\" };\nstatic const char * const gpio1grps[] = { \"gpio1agrp\", \"gpio1bgrp\", \"gpio1cgrp\",\n\t\t\t\t\t  \"gpio1dgrp\" };\nstatic const char * const gpio2grps[] = { \"gpio2agrp\", \"gpio2bgrp\", \"gpio2cgrp\" };\n\nstatic const struct gemini_pmx_func gemini_pmx_functions[] = {\n\t{\n\t\t.name = \"dram\",\n\t\t.groups = dramgrps,\n\t\t.num_groups = ARRAY_SIZE(idegrps),\n\t},\n\t{\n\t\t.name = \"rtc\",\n\t\t.groups = rtcgrps,\n\t\t.num_groups = ARRAY_SIZE(rtcgrps),\n\t},\n\t{\n\t\t.name = \"power\",\n\t\t.groups = powergrps,\n\t\t.num_groups = ARRAY_SIZE(powergrps),\n\t},\n\t{\n\t\t \n\t\t.name = \"cir\",\n\t\t.groups = cirgrps,\n\t\t.num_groups = ARRAY_SIZE(cirgrps),\n\t},\n\t{\n\t\t.name = \"system\",\n\t\t.groups = systemgrps,\n\t\t.num_groups = ARRAY_SIZE(systemgrps),\n\t},\n\t{\n\t\t.name = \"vcontrol\",\n\t\t.groups = vcontrolgrps,\n\t\t.num_groups = ARRAY_SIZE(vcontrolgrps),\n\t},\n\t{\n\t\t.name = \"ice\",\n\t\t.groups = icegrps,\n\t\t.num_groups = ARRAY_SIZE(icegrps),\n\t},\n\t{\n\t\t.name = \"ide\",\n\t\t.groups = idegrps,\n\t\t.num_groups = ARRAY_SIZE(idegrps),\n\t},\n\t{\n\t\t.name = \"sata\",\n\t\t.groups = satagrps,\n\t\t.num_groups = ARRAY_SIZE(satagrps),\n\t},\n\t{\n\t\t.name = \"usb\",\n\t\t.groups = usbgrps,\n\t\t.num_groups = ARRAY_SIZE(usbgrps),\n\t},\n\t{\n\t\t.name = \"gmii\",\n\t\t.groups = gmiigrps,\n\t\t.num_groups = ARRAY_SIZE(gmiigrps),\n\t},\n\t{\n\t\t.name = \"pci\",\n\t\t.groups = pcigrps,\n\t\t.num_groups = ARRAY_SIZE(pcigrps),\n\t},\n\t{\n\t\t.name = \"lpc\",\n\t\t.groups = lpcgrps,\n\t\t.num_groups = ARRAY_SIZE(lpcgrps),\n\t},\n\t{\n\t\t.name = \"lcd\",\n\t\t.groups = lcdgrps,\n\t\t.num_groups = ARRAY_SIZE(lcdgrps),\n\t},\n\t{\n\t\t.name = \"ssp\",\n\t\t.groups = sspgrps,\n\t\t.num_groups = ARRAY_SIZE(sspgrps),\n\t},\n\t{\n\t\t.name = \"uart\",\n\t\t.groups = uartgrps,\n\t\t.num_groups = ARRAY_SIZE(uartgrps),\n\t},\n\t{\n\t\t.name = \"tvc\",\n\t\t.groups = tvcgrps,\n\t\t.num_groups = ARRAY_SIZE(tvcgrps),\n\t},\n\t{\n\t\t.name = \"nflash\",\n\t\t.groups = nflashgrps,\n\t\t.num_groups = ARRAY_SIZE(nflashgrps),\n\t},\n\t{\n\t\t.name = \"pflash\",\n\t\t.groups = pflashgrps,\n\t\t.num_groups = ARRAY_SIZE(pflashgrps),\n\t},\n\t{\n\t\t.name = \"sflash\",\n\t\t.groups = sflashgrps,\n\t\t.num_groups = ARRAY_SIZE(sflashgrps),\n\t},\n\t{\n\t\t.name = \"gpio0\",\n\t\t.groups = gpio0grps,\n\t\t.num_groups = ARRAY_SIZE(gpio0grps),\n\t},\n\t{\n\t\t.name = \"gpio1\",\n\t\t.groups = gpio1grps,\n\t\t.num_groups = ARRAY_SIZE(gpio1grps),\n\t},\n\t{\n\t\t.name = \"gpio2\",\n\t\t.groups = gpio2grps,\n\t\t.num_groups = ARRAY_SIZE(gpio2grps),\n\t},\n};\n\n\nstatic int gemini_pmx_set_mux(struct pinctrl_dev *pctldev,\n\t\t\t      unsigned int selector,\n\t\t\t      unsigned int group)\n{\n\tstruct gemini_pmx *pmx;\n\tconst struct gemini_pmx_func *func;\n\tconst struct gemini_pin_group *grp;\n\tu32 before, after, expected;\n\tunsigned long tmp;\n\tint i;\n\n\tpmx = pinctrl_dev_get_drvdata(pctldev);\n\n\tfunc = &gemini_pmx_functions[selector];\n\tif (pmx->is_3512)\n\t\tgrp = &gemini_3512_pin_groups[group];\n\telse if (pmx->is_3516)\n\t\tgrp = &gemini_3516_pin_groups[group];\n\telse {\n\t\tdev_err(pmx->dev, \"invalid SoC type\\n\");\n\t\treturn -ENODEV;\n\t}\n\n\tdev_dbg(pmx->dev,\n\t\t\"ACTIVATE function \\\"%s\\\" with group \\\"%s\\\"\\n\",\n\t\tfunc->name, grp->name);\n\n\tregmap_read(pmx->map, GLOBAL_MISC_CTRL, &before);\n\tregmap_update_bits(pmx->map, GLOBAL_MISC_CTRL,\n\t\t\t   grp->mask | grp->value,\n\t\t\t   grp->value);\n\tregmap_read(pmx->map, GLOBAL_MISC_CTRL, &after);\n\n\t \n\tbefore &= PADS_MASK;\n\tafter &= PADS_MASK;\n\texpected = before &= ~grp->mask;\n\texpected |= grp->value;\n\texpected &= PADS_MASK;\n\n\t \n\ttmp = grp->mask;\n\tfor_each_set_bit(i, &tmp, PADS_MAXBIT) {\n\t\tbool enabled = !(i > 3);\n\n\t\t \n\t\tif (after & BIT(i)) {\n\t\t\tdev_err(pmx->dev,\n\t\t\t\t\"pin group %s could not be %s: \"\n\t\t\t\t\"probably a hardware limitation\\n\",\n\t\t\t\tgemini_padgroups[i],\n\t\t\t\tenabled ? \"enabled\" : \"disabled\");\n\t\t\tdev_err(pmx->dev,\n\t\t\t\t\"GLOBAL MISC CTRL before: %08x, after %08x, expected %08x\\n\",\n\t\t\t\tbefore, after, expected);\n\t\t} else {\n\t\t\tdev_dbg(pmx->dev,\n\t\t\t\t\"padgroup %s %s\\n\",\n\t\t\t\tgemini_padgroups[i],\n\t\t\t\tenabled ? \"enabled\" : \"disabled\");\n\t\t}\n\t}\n\n\ttmp = grp->value;\n\tfor_each_set_bit(i, &tmp, PADS_MAXBIT) {\n\t\tbool enabled = (i > 3);\n\n\t\t \n\t\tif (!(after & BIT(i))) {\n\t\t\tdev_err(pmx->dev,\n\t\t\t\t\"pin group %s could not be %s: \"\n\t\t\t\t\"probably a hardware limitation\\n\",\n\t\t\t\tgemini_padgroups[i],\n\t\t\t\tenabled ? \"enabled\" : \"disabled\");\n\t\t\tdev_err(pmx->dev,\n\t\t\t\t\"GLOBAL MISC CTRL before: %08x, after %08x, expected %08x\\n\",\n\t\t\t\tbefore, after, expected);\n\t\t} else {\n\t\t\tdev_dbg(pmx->dev,\n\t\t\t\t\"padgroup %s %s\\n\",\n\t\t\t\tgemini_padgroups[i],\n\t\t\t\tenabled ? \"enabled\" : \"disabled\");\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int gemini_pmx_get_funcs_count(struct pinctrl_dev *pctldev)\n{\n\treturn ARRAY_SIZE(gemini_pmx_functions);\n}\n\nstatic const char *gemini_pmx_get_func_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t    unsigned int selector)\n{\n\treturn gemini_pmx_functions[selector].name;\n}\n\nstatic int gemini_pmx_get_groups(struct pinctrl_dev *pctldev,\n\t\t\t\t unsigned int selector,\n\t\t\t\t const char * const **groups,\n\t\t\t\t unsigned int * const num_groups)\n{\n\t*groups = gemini_pmx_functions[selector].groups;\n\t*num_groups = gemini_pmx_functions[selector].num_groups;\n\treturn 0;\n}\n\nstatic const struct pinmux_ops gemini_pmx_ops = {\n\t.get_functions_count = gemini_pmx_get_funcs_count,\n\t.get_function_name = gemini_pmx_get_func_name,\n\t.get_function_groups = gemini_pmx_get_groups,\n\t.set_mux = gemini_pmx_set_mux,\n};\n\n#define GEMINI_CFGPIN(_n, _r, _lb, _hb) {\t\\\n\t.pin = _n,\t\t\t\t\\\n\t.reg = _r,\t\t\t\t\\\n\t.mask = GENMASK(_hb, _lb)\t\t\\\n}\n\nstatic const struct gemini_pin_conf gemini_confs_3512[] = {\n\tGEMINI_CFGPIN(259, GLOBAL_GMAC_CTRL_SKEW, 0, 3),  \n\tGEMINI_CFGPIN(277, GLOBAL_GMAC_CTRL_SKEW, 4, 7),  \n\tGEMINI_CFGPIN(241, GLOBAL_GMAC_CTRL_SKEW, 8, 11),  \n\tGEMINI_CFGPIN(312, GLOBAL_GMAC_CTRL_SKEW, 12, 15),  \n\tGEMINI_CFGPIN(298, GLOBAL_GMAC_CTRL_SKEW, 16, 19),  \n\tGEMINI_CFGPIN(280, GLOBAL_GMAC_CTRL_SKEW, 20, 23),  \n\tGEMINI_CFGPIN(316, GLOBAL_GMAC_CTRL_SKEW, 24, 27),  \n\tGEMINI_CFGPIN(243, GLOBAL_GMAC_CTRL_SKEW, 28, 31),  \n\tGEMINI_CFGPIN(295, GLOBAL_GMAC0_DATA_SKEW, 0, 3),  \n\tGEMINI_CFGPIN(313, GLOBAL_GMAC0_DATA_SKEW, 4, 7),  \n\tGEMINI_CFGPIN(242, GLOBAL_GMAC0_DATA_SKEW, 8, 11),  \n\tGEMINI_CFGPIN(260, GLOBAL_GMAC0_DATA_SKEW, 12, 15),  \n\tGEMINI_CFGPIN(294, GLOBAL_GMAC0_DATA_SKEW, 16, 19),  \n\tGEMINI_CFGPIN(276, GLOBAL_GMAC0_DATA_SKEW, 20, 23),  \n\tGEMINI_CFGPIN(258, GLOBAL_GMAC0_DATA_SKEW, 24, 27),  \n\tGEMINI_CFGPIN(240, GLOBAL_GMAC0_DATA_SKEW, 28, 31),  \n\tGEMINI_CFGPIN(262, GLOBAL_GMAC1_DATA_SKEW, 0, 3),  \n\tGEMINI_CFGPIN(244, GLOBAL_GMAC1_DATA_SKEW, 4, 7),  \n\tGEMINI_CFGPIN(317, GLOBAL_GMAC1_DATA_SKEW, 8, 11),  \n\tGEMINI_CFGPIN(299, GLOBAL_GMAC1_DATA_SKEW, 12, 15),  \n\tGEMINI_CFGPIN(261, GLOBAL_GMAC1_DATA_SKEW, 16, 19),  \n\tGEMINI_CFGPIN(279, GLOBAL_GMAC1_DATA_SKEW, 20, 23),  \n\tGEMINI_CFGPIN(297, GLOBAL_GMAC1_DATA_SKEW, 24, 27),  \n\tGEMINI_CFGPIN(315, GLOBAL_GMAC1_DATA_SKEW, 28, 31),  \n};\n\nstatic const struct gemini_pin_conf gemini_confs_3516[] = {\n\tGEMINI_CFGPIN(347, GLOBAL_GMAC_CTRL_SKEW, 0, 3),  \n\tGEMINI_CFGPIN(386, GLOBAL_GMAC_CTRL_SKEW, 4, 7),  \n\tGEMINI_CFGPIN(307, GLOBAL_GMAC_CTRL_SKEW, 8, 11),  \n\tGEMINI_CFGPIN(327, GLOBAL_GMAC_CTRL_SKEW, 12, 15),  \n\tGEMINI_CFGPIN(309, GLOBAL_GMAC_CTRL_SKEW, 16, 19),  \n\tGEMINI_CFGPIN(390, GLOBAL_GMAC_CTRL_SKEW, 20, 23),  \n\tGEMINI_CFGPIN(370, GLOBAL_GMAC_CTRL_SKEW, 24, 27),  \n\tGEMINI_CFGPIN(350, GLOBAL_GMAC_CTRL_SKEW, 28, 31),  \n\tGEMINI_CFGPIN(367, GLOBAL_GMAC0_DATA_SKEW, 0, 3),  \n\tGEMINI_CFGPIN(348, GLOBAL_GMAC0_DATA_SKEW, 4, 7),  \n\tGEMINI_CFGPIN(387, GLOBAL_GMAC0_DATA_SKEW, 8, 11),  \n\tGEMINI_CFGPIN(328, GLOBAL_GMAC0_DATA_SKEW, 12, 15),  \n\tGEMINI_CFGPIN(306, GLOBAL_GMAC0_DATA_SKEW, 16, 19),  \n\tGEMINI_CFGPIN(325, GLOBAL_GMAC0_DATA_SKEW, 20, 23),  \n\tGEMINI_CFGPIN(346, GLOBAL_GMAC0_DATA_SKEW, 24, 27),  \n\tGEMINI_CFGPIN(326, GLOBAL_GMAC0_DATA_SKEW, 28, 31),  \n\tGEMINI_CFGPIN(391, GLOBAL_GMAC1_DATA_SKEW, 0, 3),  \n\tGEMINI_CFGPIN(351, GLOBAL_GMAC1_DATA_SKEW, 4, 7),  \n\tGEMINI_CFGPIN(310, GLOBAL_GMAC1_DATA_SKEW, 8, 11),  \n\tGEMINI_CFGPIN(371, GLOBAL_GMAC1_DATA_SKEW, 12, 15),  \n\tGEMINI_CFGPIN(329, GLOBAL_GMAC1_DATA_SKEW, 16, 19),  \n\tGEMINI_CFGPIN(389, GLOBAL_GMAC1_DATA_SKEW, 20, 23),  \n\tGEMINI_CFGPIN(369, GLOBAL_GMAC1_DATA_SKEW, 24, 27),  \n\tGEMINI_CFGPIN(308, GLOBAL_GMAC1_DATA_SKEW, 28, 31),  \n};\n\nstatic const struct gemini_pin_conf *gemini_get_pin_conf(struct gemini_pmx *pmx,\n\t\t\t\t\t\t\t unsigned int pin)\n{\n\tconst struct gemini_pin_conf *retconf;\n\tint i;\n\n\tfor (i = 0; i < pmx->nconfs; i++) {\n\t\tretconf = &pmx->confs[i];\n\t\tif (retconf->pin == pin)\n\t\t\treturn retconf;\n\t}\n\treturn NULL;\n}\n\nstatic int gemini_pinconf_get(struct pinctrl_dev *pctldev, unsigned int pin,\n\t\t\t      unsigned long *config)\n{\n\tstruct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);\n\tenum pin_config_param param = pinconf_to_config_param(*config);\n\tconst struct gemini_pin_conf *conf;\n\tu32 val;\n\n\tswitch (param) {\n\tcase PIN_CONFIG_SKEW_DELAY:\n\t\tconf = gemini_get_pin_conf(pmx, pin);\n\t\tif (!conf)\n\t\t\treturn -ENOTSUPP;\n\t\tregmap_read(pmx->map, conf->reg, &val);\n\t\tval &= conf->mask;\n\t\tval >>= (ffs(conf->mask) - 1);\n\t\t*config = pinconf_to_config_packed(PIN_CONFIG_SKEW_DELAY, val);\n\t\tbreak;\n\tdefault:\n\t\treturn -ENOTSUPP;\n\t}\n\n\treturn 0;\n}\n\nstatic int gemini_pinconf_set(struct pinctrl_dev *pctldev, unsigned int pin,\n\t\t\t      unsigned long *configs, unsigned int num_configs)\n{\n\tstruct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);\n\tconst struct gemini_pin_conf *conf;\n\tenum pin_config_param param;\n\tu32 arg;\n\tint ret = 0;\n\tint i;\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tparam = pinconf_to_config_param(configs[i]);\n\t\targ = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_SKEW_DELAY:\n\t\t\tif (arg > 0xf)\n\t\t\t\treturn -EINVAL;\n\t\t\tconf = gemini_get_pin_conf(pmx, pin);\n\t\t\tif (!conf) {\n\t\t\t\tdev_err(pmx->dev,\n\t\t\t\t\t\"invalid pin for skew delay %d\\n\", pin);\n\t\t\t\treturn -ENOTSUPP;\n\t\t\t}\n\t\t\targ <<= (ffs(conf->mask) - 1);\n\t\t\tdev_dbg(pmx->dev,\n\t\t\t\t\"set pin %d to skew delay mask %08x, val %08x\\n\",\n\t\t\t\tpin, conf->mask, arg);\n\t\t\tregmap_update_bits(pmx->map, conf->reg, conf->mask, arg);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(pmx->dev, \"Invalid config param %04x\\n\", param);\n\t\t\treturn -ENOTSUPP;\n\t\t}\n\t}\n\n\treturn ret;\n}\n\nstatic int gemini_pinconf_group_set(struct pinctrl_dev *pctldev,\n\t\t\t\t    unsigned selector,\n\t\t\t\t    unsigned long *configs,\n\t\t\t\t    unsigned num_configs)\n{\n\tstruct gemini_pmx *pmx = pinctrl_dev_get_drvdata(pctldev);\n\tconst struct gemini_pin_group *grp = NULL;\n\tenum pin_config_param param;\n\tu32 arg;\n\tu32 val;\n\tint i;\n\n\tif (pmx->is_3512)\n\t\tgrp = &gemini_3512_pin_groups[selector];\n\tif (pmx->is_3516)\n\t\tgrp = &gemini_3516_pin_groups[selector];\n\n\t \n\tif (!grp->driving_mask) {\n\t\tdev_err(pmx->dev, \"pin config group \\\"%s\\\" does \"\n\t\t\t\"not support drive strength setting\\n\",\n\t\t\tgrp->name);\n\t\treturn -EINVAL;\n\t}\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tparam = pinconf_to_config_param(configs[i]);\n\t\targ = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_DRIVE_STRENGTH:\n\t\t\tswitch (arg) {\n\t\t\tcase 4:\n\t\t\t\tval = 0;\n\t\t\t\tbreak;\n\t\t\tcase 8:\n\t\t\t\tval = 1;\n\t\t\t\tbreak;\n\t\t\tcase 12:\n\t\t\t\tval = 2;\n\t\t\t\tbreak;\n\t\t\tcase 16:\n\t\t\t\tval = 3;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tdev_err(pmx->dev,\n\t\t\t\t\t\"invalid drive strength %d mA\\n\",\n\t\t\t\t\targ);\n\t\t\t\treturn -ENOTSUPP;\n\t\t\t}\n\t\t\tval <<= (ffs(grp->driving_mask) - 1);\n\t\t\tregmap_update_bits(pmx->map, GLOBAL_IODRIVE,\n\t\t\t\t\t   grp->driving_mask,\n\t\t\t\t\t   val);\n\t\t\tdev_dbg(pmx->dev,\n\t\t\t\t\"set group %s to %d mA drive strength mask %08x val %08x\\n\",\n\t\t\t\tgrp->name, arg, grp->driving_mask, val);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(pmx->dev, \"invalid config param %04x\\n\", param);\n\t\t\treturn -ENOTSUPP;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pinconf_ops gemini_pinconf_ops = {\n\t.pin_config_get = gemini_pinconf_get,\n\t.pin_config_set = gemini_pinconf_set,\n\t.pin_config_group_set = gemini_pinconf_group_set,\n\t.is_generic = true,\n};\n\nstatic struct pinctrl_desc gemini_pmx_desc = {\n\t.name = DRIVER_NAME,\n\t.pctlops = &gemini_pctrl_ops,\n\t.pmxops = &gemini_pmx_ops,\n\t.confops = &gemini_pinconf_ops,\n\t.owner = THIS_MODULE,\n};\n\nstatic int gemini_pmx_probe(struct platform_device *pdev)\n{\n\tstruct gemini_pmx *pmx;\n\tstruct regmap *map;\n\tstruct device *dev = &pdev->dev;\n\tstruct device *parent;\n\tunsigned long tmp;\n\tu32 val;\n\tint ret;\n\tint i;\n\n\t \n\tpmx = devm_kzalloc(&pdev->dev, sizeof(*pmx), GFP_KERNEL);\n\tif (!pmx)\n\t\treturn -ENOMEM;\n\n\tpmx->dev = &pdev->dev;\n\tparent = dev->parent;\n\tif (!parent) {\n\t\tdev_err(dev, \"no parent to pin controller\\n\");\n\t\treturn -ENODEV;\n\t}\n\tmap = syscon_node_to_regmap(parent->of_node);\n\tif (IS_ERR(map)) {\n\t\tdev_err(dev, \"no syscon regmap\\n\");\n\t\treturn PTR_ERR(map);\n\t}\n\tpmx->map = map;\n\n\t \n\tret = regmap_read(map, GLOBAL_WORD_ID, &val);\n\tif (ret) {\n\t\tdev_err(dev, \"cannot access regmap\\n\");\n\t\treturn ret;\n\t}\n\tval >>= 8;\n\tval &= 0xffff;\n\tif (val == 0x3512) {\n\t\tpmx->is_3512 = true;\n\t\tpmx->confs = gemini_confs_3512;\n\t\tpmx->nconfs = ARRAY_SIZE(gemini_confs_3512);\n\t\tgemini_pmx_desc.pins = gemini_3512_pins;\n\t\tgemini_pmx_desc.npins = ARRAY_SIZE(gemini_3512_pins);\n\t\tdev_info(dev, \"detected 3512 chip variant\\n\");\n\t} else if (val == 0x3516) {\n\t\tpmx->is_3516 = true;\n\t\tpmx->confs = gemini_confs_3516;\n\t\tpmx->nconfs = ARRAY_SIZE(gemini_confs_3516);\n\t\tgemini_pmx_desc.pins = gemini_3516_pins;\n\t\tgemini_pmx_desc.npins = ARRAY_SIZE(gemini_3516_pins);\n\t\tdev_info(dev, \"detected 3516 chip variant\\n\");\n\t} else {\n\t\tdev_err(dev, \"unknown chip ID: %04x\\n\", val);\n\t\treturn -ENODEV;\n\t}\n\n\tret = regmap_read(map, GLOBAL_MISC_CTRL, &val);\n\tdev_info(dev, \"GLOBAL MISC CTRL at boot: 0x%08x\\n\", val);\n\t \n\tval &= PADS_MASK;\n\t \n\tval ^= 0x0f;\n\t \n\ttmp = val;\n\tfor_each_set_bit(i, &tmp, PADS_MAXBIT) {\n\t\tdev_dbg(dev, \"pad group %s %s\\n\", gemini_padgroups[i],\n\t\t\t(val & BIT(i)) ? \"enabled\" : \"disabled\");\n\t}\n\n\t \n\tregmap_read(map, GLOBAL_STATUS, &val);\n\tpmx->flash_pin = !!(val & GLOBAL_STATUS_FLPIN);\n\tdev_info(dev, \"flash pin is %s\\n\", pmx->flash_pin ? \"set\" : \"not set\");\n\n\tpmx->pctl = devm_pinctrl_register(dev, &gemini_pmx_desc, pmx);\n\tif (IS_ERR(pmx->pctl)) {\n\t\tdev_err(dev, \"could not register pinmux driver\\n\");\n\t\treturn PTR_ERR(pmx->pctl);\n\t}\n\n\tdev_info(dev, \"initialized Gemini pin control driver\\n\");\n\n\treturn 0;\n}\n\nstatic const struct of_device_id gemini_pinctrl_match[] = {\n\t{ .compatible = \"cortina,gemini-pinctrl\" },\n\t{},\n};\n\nstatic struct platform_driver gemini_pmx_driver = {\n\t.driver = {\n\t\t.name = DRIVER_NAME,\n\t\t.of_match_table = gemini_pinctrl_match,\n\t},\n\t.probe = gemini_pmx_probe,\n};\n\nstatic int __init gemini_pmx_init(void)\n{\n\treturn platform_driver_register(&gemini_pmx_driver);\n}\narch_initcall(gemini_pmx_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}