// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_normalize_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer4_out_dout,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_empty_n,
        layer4_out_read,
        layer5_out_din,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_full_n,
        layer5_out_write
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [479:0] layer4_out_dout;
input  [1:0] layer4_out_num_data_valid;
input  [1:0] layer4_out_fifo_cap;
input   layer4_out_empty_n;
output   layer4_out_read;
output  [511:0] layer5_out_din;
input  [1:0] layer5_out_num_data_valid;
input  [1:0] layer5_out_fifo_cap;
input   layer5_out_full_n;
output   layer5_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer4_out_read;
reg layer5_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer4_out_blk_n;
reg    layer5_out_blk_n;
wire    ap_CS_fsm_state31;
reg   [14:0] a_1_reg_1697;
reg    ap_block_state1;
reg   [14:0] a_2_reg_1702;
reg   [14:0] a_3_reg_1707;
reg   [14:0] a_4_reg_1712;
reg   [14:0] a_5_reg_1717;
reg   [14:0] a_6_reg_1722;
reg   [14:0] a_7_reg_1727;
reg   [14:0] a_8_reg_1732;
reg   [14:0] a_9_reg_1737;
reg   [14:0] a_28_reg_1742;
reg   [14:0] a_10_reg_1747;
reg   [14:0] a_11_reg_1752;
reg   [14:0] a_12_reg_1757;
reg   [14:0] a_13_reg_1762;
reg   [14:0] a_14_reg_1767;
reg   [14:0] a_15_reg_1772;
reg   [14:0] a_16_reg_1777;
reg   [14:0] a_17_reg_1782;
reg   [14:0] a_18_reg_1787;
reg   [14:0] a_19_reg_1792;
reg   [14:0] a_20_reg_1797;
reg   [14:0] a_21_reg_1802;
reg   [14:0] a_22_reg_1807;
reg   [14:0] a_23_reg_1812;
reg   [14:0] a_24_reg_1817;
reg   [14:0] a_25_reg_1822;
reg   [14:0] a_26_reg_1827;
reg   [14:0] a_27_reg_1832;
reg   [11:0] trunc_ln_reg_1837;
reg   [11:0] trunc_ln41_1_reg_1842;
reg   [14:0] trunc_ln3_reg_1847;
reg   [14:0] trunc_ln73_1_reg_1852;
reg   [11:0] trunc_ln41_2_reg_1857;
wire    ap_CS_fsm_state2;
reg   [11:0] trunc_ln41_3_reg_1862;
wire    ap_CS_fsm_state3;
reg   [10:0] trunc_ln41_4_reg_1867;
wire    ap_CS_fsm_state4;
reg   [11:0] trunc_ln41_5_reg_1872;
wire    ap_CS_fsm_state5;
reg   [15:0] trunc_ln41_6_reg_1877;
wire    ap_CS_fsm_state6;
reg   [15:0] trunc_ln41_7_reg_1882;
wire    ap_CS_fsm_state7;
reg   [12:0] trunc_ln41_8_reg_1887;
wire    ap_CS_fsm_state8;
reg   [15:0] trunc_ln41_9_reg_1892;
wire    ap_CS_fsm_state9;
reg   [11:0] trunc_ln41_s_reg_1897;
wire    ap_CS_fsm_state10;
reg   [10:0] trunc_ln41_10_reg_1902;
wire    ap_CS_fsm_state11;
reg   [11:0] trunc_ln41_11_reg_1907;
wire    ap_CS_fsm_state12;
reg   [10:0] trunc_ln41_12_reg_1912;
wire    ap_CS_fsm_state13;
reg   [10:0] trunc_ln41_13_reg_1917;
wire    ap_CS_fsm_state14;
reg   [12:0] trunc_ln41_14_reg_1922;
wire    ap_CS_fsm_state15;
reg   [12:0] trunc_ln41_15_reg_1927;
wire    ap_CS_fsm_state16;
reg   [11:0] trunc_ln41_16_reg_1932;
wire    ap_CS_fsm_state17;
reg   [12:0] trunc_ln41_17_reg_1937;
wire    ap_CS_fsm_state18;
reg   [11:0] trunc_ln41_18_reg_1942;
wire    ap_CS_fsm_state19;
reg   [12:0] trunc_ln41_19_reg_1947;
wire    ap_CS_fsm_state20;
reg   [12:0] trunc_ln41_20_reg_1952;
wire    ap_CS_fsm_state21;
reg   [10:0] trunc_ln41_21_reg_1957;
wire    ap_CS_fsm_state22;
reg   [10:0] trunc_ln41_22_reg_1962;
wire    ap_CS_fsm_state23;
reg   [11:0] trunc_ln41_23_reg_1967;
wire    ap_CS_fsm_state24;
reg   [13:0] trunc_ln41_24_reg_1972;
wire    ap_CS_fsm_state25;
reg   [10:0] trunc_ln41_25_reg_1977;
wire    ap_CS_fsm_state26;
reg   [12:0] trunc_ln41_26_reg_1982;
wire    ap_CS_fsm_state27;
reg   [11:0] trunc_ln41_27_reg_1987;
wire    ap_CS_fsm_state28;
reg   [10:0] trunc_ln41_28_reg_1992;
wire    ap_CS_fsm_state29;
reg   [14:0] tmp_s_reg_1997;
wire    ap_CS_fsm_state30;
reg   [14:0] grp_fu_319_p0;
wire   [25:0] zext_ln73_2_fu_822_p1;
wire   [25:0] zext_ln73_3_fu_867_p1;
wire   [25:0] zext_ln73_4_fu_891_p1;
wire   [25:0] zext_ln73_5_fu_915_p1;
wire   [25:0] zext_ln73_7_fu_935_p1;
wire   [30:0] zext_ln73_6_fu_959_p1;
wire   [29:0] zext_ln73_8_fu_979_p1;
wire   [26:0] zext_ln73_10_fu_1003_p1;
wire   [30:0] zext_ln73_9_fu_1027_p1;
wire   [26:0] zext_ln73_11_fu_1047_p1;
wire   [25:0] zext_ln73_12_fu_1067_p1;
wire   [25:0] zext_ln73_13_fu_1087_p1;
wire   [25:0] zext_ln73_14_fu_1111_p1;
wire   [24:0] zext_ln73_15_fu_1131_p1;
wire   [26:0] zext_ln73_16_fu_1155_p1;
wire   [26:0] zext_ln73_17_fu_1179_p1;
wire   [25:0] zext_ln73_18_fu_1203_p1;
wire   [26:0] zext_ln73_19_fu_1227_p1;
wire   [25:0] zext_ln73_20_fu_1251_p1;
wire   [26:0] zext_ln73_21_fu_1275_p1;
wire   [26:0] zext_ln73_22_fu_1299_p1;
wire   [24:0] zext_ln73_23_fu_1323_p1;
wire   [25:0] zext_ln73_24_fu_1347_p1;
wire   [26:0] zext_ln73_25_fu_1367_p1;
wire   [27:0] zext_ln73_26_fu_1387_p1;
wire   [25:0] zext_ln73_27_fu_1411_p1;
wire   [26:0] zext_ln73_28_fu_1431_p1;
wire   [25:0] zext_ln73_29_fu_1455_p1;
wire   [25:0] zext_ln73_30_fu_1479_p1;
wire   [29:0] zext_ln73_31_fu_1499_p1;
wire   [25:0] zext_ln73_32_fu_1603_p1;
reg  signed [16:0] grp_fu_319_p1;
wire   [14:0] trunc_ln73_fu_772_p1;
wire   [25:0] shl_ln_fu_776_p3;
wire   [22:0] shl_ln73_1_fu_788_p3;
wire   [26:0] zext_ln73_fu_784_p1;
wire   [26:0] zext_ln73_1_fu_796_p1;
wire   [26:0] add_ln42_32_fu_800_p2;
wire   [26:0] add_ln42_fu_806_p2;
wire   [14:0] a_fu_482_p4;
wire   [25:0] zext_ln42_fu_827_p0;
wire   [30:0] grp_fu_319_p2;
wire   [26:0] zext_ln42_fu_827_p1;
wire   [26:0] add_ln42_1_fu_831_p2;
wire   [25:0] zext_ln42_1_fu_871_p0;
wire   [26:0] zext_ln42_1_fu_871_p1;
wire   [26:0] add_ln42_2_fu_875_p2;
wire   [25:0] zext_ln42_2_fu_895_p0;
wire   [26:0] zext_ln42_2_fu_895_p1;
wire   [26:0] add_ln42_3_fu_899_p2;
wire   [25:0] add_ln42_4_fu_919_p0;
wire   [25:0] add_ln42_4_fu_919_p2;
wire   [25:0] zext_ln42_3_fu_939_p0;
wire   [26:0] zext_ln42_3_fu_939_p1;
wire   [26:0] add_ln42_5_fu_943_p2;
wire   [30:0] add_ln42_6_fu_963_p2;
wire   [29:0] zext_ln42_4_fu_983_p0;
wire   [30:0] zext_ln42_4_fu_983_p1;
wire   [30:0] add_ln42_7_fu_987_p2;
wire   [26:0] zext_ln42_5_fu_1007_p0;
wire   [27:0] zext_ln42_5_fu_1007_p1;
wire   [27:0] add_ln42_8_fu_1011_p2;
wire   [30:0] add_ln42_9_fu_1031_p2;
wire   [26:0] add_ln42_10_fu_1051_p0;
wire   [26:0] add_ln42_10_fu_1051_p2;
wire   [25:0] add_ln42_11_fu_1071_p0;
wire   [25:0] add_ln42_11_fu_1071_p2;
wire   [25:0] zext_ln42_6_fu_1091_p0;
wire   [26:0] zext_ln42_6_fu_1091_p1;
wire   [26:0] add_ln42_12_fu_1095_p2;
wire   [25:0] add_ln42_13_fu_1115_p0;
wire   [25:0] add_ln42_13_fu_1115_p2;
wire   [24:0] zext_ln42_7_fu_1135_p0;
wire   [25:0] zext_ln42_7_fu_1135_p1;
wire   [25:0] add_ln42_14_fu_1139_p2;
wire   [26:0] zext_ln42_8_fu_1159_p0;
wire   [27:0] zext_ln42_8_fu_1159_p1;
wire   [27:0] add_ln42_15_fu_1163_p2;
wire   [26:0] zext_ln42_9_fu_1183_p0;
wire   [27:0] zext_ln42_9_fu_1183_p1;
wire   [27:0] add_ln42_16_fu_1187_p2;
wire   [25:0] zext_ln42_10_fu_1207_p0;
wire   [26:0] zext_ln42_10_fu_1207_p1;
wire   [26:0] add_ln42_17_fu_1211_p2;
wire   [26:0] zext_ln42_11_fu_1231_p0;
wire   [27:0] zext_ln42_11_fu_1231_p1;
wire   [27:0] add_ln42_18_fu_1235_p2;
wire   [25:0] zext_ln42_12_fu_1255_p0;
wire   [26:0] zext_ln42_12_fu_1255_p1;
wire   [26:0] add_ln42_19_fu_1259_p2;
wire   [26:0] zext_ln42_13_fu_1279_p0;
wire   [27:0] zext_ln42_13_fu_1279_p1;
wire   [27:0] add_ln42_20_fu_1283_p2;
wire   [26:0] zext_ln42_14_fu_1303_p0;
wire   [27:0] zext_ln42_14_fu_1303_p1;
wire   [27:0] add_ln42_21_fu_1307_p2;
wire   [24:0] zext_ln42_15_fu_1327_p0;
wire   [25:0] zext_ln42_15_fu_1327_p1;
wire   [25:0] add_ln42_22_fu_1331_p2;
wire   [25:0] add_ln42_23_fu_1351_p0;
wire   [25:0] add_ln42_23_fu_1351_p2;
wire   [26:0] add_ln42_24_fu_1371_p0;
wire   [26:0] add_ln42_24_fu_1371_p2;
wire   [27:0] zext_ln42_16_fu_1391_p0;
wire   [28:0] zext_ln42_16_fu_1391_p1;
wire   [28:0] add_ln42_25_fu_1395_p2;
wire   [25:0] add_ln42_26_fu_1415_p0;
wire   [25:0] add_ln42_26_fu_1415_p2;
wire   [26:0] zext_ln42_17_fu_1435_p0;
wire   [27:0] zext_ln42_17_fu_1435_p1;
wire   [27:0] add_ln42_27_fu_1439_p2;
wire   [25:0] zext_ln42_18_fu_1459_p0;
wire   [26:0] zext_ln42_18_fu_1459_p1;
wire   [26:0] add_ln42_28_fu_1463_p2;
wire   [25:0] add_ln42_29_fu_1483_p0;
wire   [25:0] add_ln42_29_fu_1483_p2;
wire   [29:0] add_ln42_30_fu_1503_p0;
wire   [29:0] add_ln42_30_fu_1503_p2;
wire   [25:0] zext_ln42_19_fu_1607_p0;
wire   [26:0] zext_ln42_19_fu_1607_p1;
wire   [26:0] add_ln42_31_fu_1611_p2;
wire   [11:0] trunc_ln41_29_fu_1617_p4;
wire   [15:0] zext_ln41_fu_1600_p1;
wire  signed [15:0] sext_ln41_26_fu_1597_p1;
wire  signed [15:0] sext_ln41_25_fu_1594_p1;
wire  signed [15:0] sext_ln41_24_fu_1591_p1;
wire  signed [15:0] sext_ln41_23_fu_1588_p1;
wire  signed [15:0] sext_ln41_22_fu_1585_p1;
wire  signed [15:0] sext_ln41_21_fu_1582_p1;
wire  signed [15:0] sext_ln41_20_fu_1579_p1;
wire  signed [15:0] sext_ln41_19_fu_1576_p1;
wire  signed [15:0] sext_ln41_18_fu_1573_p1;
wire  signed [15:0] sext_ln41_17_fu_1570_p1;
wire  signed [15:0] sext_ln41_16_fu_1567_p1;
wire  signed [15:0] sext_ln41_15_fu_1564_p1;
wire  signed [15:0] sext_ln41_14_fu_1561_p1;
wire  signed [15:0] sext_ln41_13_fu_1558_p1;
wire  signed [15:0] sext_ln41_12_fu_1555_p1;
wire  signed [15:0] sext_ln41_11_fu_1552_p1;
wire  signed [15:0] sext_ln41_10_fu_1549_p1;
wire  signed [15:0] sext_ln41_9_fu_1546_p1;
wire  signed [15:0] sext_ln41_8_fu_1543_p1;
wire  signed [15:0] sext_ln41_7_fu_1540_p1;
wire  signed [15:0] sext_ln41_6_fu_1537_p1;
wire  signed [15:0] sext_ln41_5_fu_1534_p1;
wire  signed [15:0] sext_ln41_4_fu_1531_p1;
wire  signed [15:0] sext_ln41_3_fu_1528_p1;
wire  signed [15:0] sext_ln41_2_fu_1525_p1;
wire  signed [15:0] sext_ln41_1_fu_1522_p1;
wire  signed [15:0] sext_ln41_fu_1519_p1;
wire   [507:0] tmp_fu_1627_p33;
reg   [30:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 31'd1;
end

myproject_mul_15ns_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
mul_15ns_17s_31_1_1_U18(
    .din0(grp_fu_319_p0),
    .din1(grp_fu_319_p1),
    .dout(grp_fu_319_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer5_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((layer4_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        a_10_reg_1747 <= {{layer4_out_dout[194:180]}};
        a_11_reg_1752 <= {{layer4_out_dout[209:195]}};
        a_12_reg_1757 <= {{layer4_out_dout[224:210]}};
        a_13_reg_1762 <= {{layer4_out_dout[239:225]}};
        a_14_reg_1767 <= {{layer4_out_dout[254:240]}};
        a_15_reg_1772 <= {{layer4_out_dout[269:255]}};
        a_16_reg_1777 <= {{layer4_out_dout[284:270]}};
        a_17_reg_1782 <= {{layer4_out_dout[299:285]}};
        a_18_reg_1787 <= {{layer4_out_dout[314:300]}};
        a_19_reg_1792 <= {{layer4_out_dout[329:315]}};
        a_1_reg_1697 <= {{layer4_out_dout[44:30]}};
        a_20_reg_1797 <= {{layer4_out_dout[344:330]}};
        a_21_reg_1802 <= {{layer4_out_dout[359:345]}};
        a_22_reg_1807 <= {{layer4_out_dout[374:360]}};
        a_23_reg_1812 <= {{layer4_out_dout[389:375]}};
        a_24_reg_1817 <= {{layer4_out_dout[404:390]}};
        a_25_reg_1822 <= {{layer4_out_dout[419:405]}};
        a_26_reg_1827 <= {{layer4_out_dout[434:420]}};
        a_27_reg_1832 <= {{layer4_out_dout[449:435]}};
        a_28_reg_1742 <= {{layer4_out_dout[179:165]}};
        a_2_reg_1702 <= {{layer4_out_dout[59:45]}};
        a_3_reg_1707 <= {{layer4_out_dout[74:60]}};
        a_4_reg_1712 <= {{layer4_out_dout[89:75]}};
        a_5_reg_1717 <= {{layer4_out_dout[104:90]}};
        a_6_reg_1722 <= {{layer4_out_dout[119:105]}};
        a_7_reg_1727 <= {{layer4_out_dout[134:120]}};
        a_8_reg_1732 <= {{layer4_out_dout[149:135]}};
        a_9_reg_1737 <= {{layer4_out_dout[164:150]}};
        trunc_ln3_reg_1847 <= {{layer4_out_dout[464:450]}};
        trunc_ln41_1_reg_1842 <= {{add_ln42_1_fu_831_p2[26:15]}};
        trunc_ln73_1_reg_1852 <= {{layer4_out_dout[479:465]}};
        trunc_ln_reg_1837 <= {{add_ln42_fu_806_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_s_reg_1997 <= {{add_ln42_30_fu_1503_p2[29:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln41_10_reg_1902 <= {{add_ln42_11_fu_1071_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln41_11_reg_1907 <= {{add_ln42_12_fu_1095_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        trunc_ln41_12_reg_1912 <= {{add_ln42_13_fu_1115_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln41_13_reg_1917 <= {{add_ln42_14_fu_1139_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        trunc_ln41_14_reg_1922 <= {{add_ln42_15_fu_1163_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        trunc_ln41_15_reg_1927 <= {{add_ln42_16_fu_1187_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        trunc_ln41_16_reg_1932 <= {{add_ln42_17_fu_1211_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        trunc_ln41_17_reg_1937 <= {{add_ln42_18_fu_1235_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        trunc_ln41_18_reg_1942 <= {{add_ln42_19_fu_1259_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        trunc_ln41_19_reg_1947 <= {{add_ln42_20_fu_1283_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        trunc_ln41_20_reg_1952 <= {{add_ln42_21_fu_1307_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        trunc_ln41_21_reg_1957 <= {{add_ln42_22_fu_1331_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        trunc_ln41_22_reg_1962 <= {{add_ln42_23_fu_1351_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        trunc_ln41_23_reg_1967 <= {{add_ln42_24_fu_1371_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        trunc_ln41_24_reg_1972 <= {{add_ln42_25_fu_1395_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        trunc_ln41_25_reg_1977 <= {{add_ln42_26_fu_1415_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        trunc_ln41_26_reg_1982 <= {{add_ln42_27_fu_1439_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        trunc_ln41_27_reg_1987 <= {{add_ln42_28_fu_1463_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        trunc_ln41_28_reg_1992 <= {{add_ln42_29_fu_1483_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln41_2_reg_1857 <= {{add_ln42_2_fu_875_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln41_3_reg_1862 <= {{add_ln42_3_fu_899_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln41_4_reg_1867 <= {{add_ln42_4_fu_919_p2[25:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln41_5_reg_1872 <= {{add_ln42_5_fu_943_p2[26:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln41_6_reg_1877 <= {{add_ln42_6_fu_963_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln41_7_reg_1882 <= {{add_ln42_7_fu_987_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln41_8_reg_1887 <= {{add_ln42_8_fu_1011_p2[27:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln41_9_reg_1892 <= {{add_ln42_9_fu_1031_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln41_s_reg_1897 <= {{add_ln42_10_fu_1051_p2[26:15]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((layer4_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((layer5_out_full_n == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((layer5_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_319_p0 = zext_ln73_32_fu_1603_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_319_p0 = zext_ln73_31_fu_1499_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_319_p0 = zext_ln73_30_fu_1479_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_319_p0 = zext_ln73_29_fu_1455_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_319_p0 = zext_ln73_28_fu_1431_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_319_p0 = zext_ln73_27_fu_1411_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_319_p0 = zext_ln73_26_fu_1387_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_319_p0 = zext_ln73_25_fu_1367_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_319_p0 = zext_ln73_24_fu_1347_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_319_p0 = zext_ln73_23_fu_1323_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_319_p0 = zext_ln73_22_fu_1299_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_319_p0 = zext_ln73_21_fu_1275_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_319_p0 = zext_ln73_20_fu_1251_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_319_p0 = zext_ln73_19_fu_1227_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_319_p0 = zext_ln73_18_fu_1203_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_319_p0 = zext_ln73_17_fu_1179_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_319_p0 = zext_ln73_16_fu_1155_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_319_p0 = zext_ln73_15_fu_1131_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_319_p0 = zext_ln73_14_fu_1111_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_319_p0 = zext_ln73_13_fu_1087_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_319_p0 = zext_ln73_12_fu_1067_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_319_p0 = zext_ln73_11_fu_1047_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_319_p0 = zext_ln73_9_fu_1027_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_319_p0 = zext_ln73_10_fu_1003_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_319_p0 = zext_ln73_8_fu_979_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_319_p0 = zext_ln73_6_fu_959_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_319_p0 = zext_ln73_7_fu_935_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_319_p0 = zext_ln73_5_fu_915_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_319_p0 = zext_ln73_4_fu_891_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_319_p0 = zext_ln73_3_fu_867_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_319_p0 = zext_ln73_2_fu_822_p1;
    end else begin
        grp_fu_319_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_319_p1 = 26'd1997;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_319_p1 = 30'd32437;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_319_p1 = 26'd1470;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_319_p1 = 26'd1492;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_319_p1 = 27'd2644;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_319_p1 = 26'd1105;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_319_p1 = 28'd5466;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_319_p1 = 27'd2133;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_319_p1 = 26'd1128;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_319_p1 = 25'd972;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_319_p1 = 27'd3575;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_319_p1 = 27'd2835;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_319_p1 = 26'd1636;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_319_p1 = 27'd2553;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_319_p1 = 26'd1779;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_319_p1 = 27'd3074;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_319_p1 = 27'd2275;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_319_p1 = 25'd889;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_319_p1 = 26'd1878;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_319_p1 = 26'd1702;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_319_p1 = 26'd1552;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_319_p1 = 27'd2295;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_319_p1 = 31'd2147452396;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_319_p1 = 27'd3005;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_319_p1 = 30'd16808;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_319_p1 = 31'd2147451362;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_319_p1 = 26'd1781;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_319_p1 = 26'd1468;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_319_p1 = 26'd1831;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_319_p1 = 26'd1901;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_319_p1 = 26'd1855;
    end else begin
        grp_fu_319_p1 = 'bx;
    end
end

always @ (*) begin
    if (((layer5_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer4_out_blk_n = layer4_out_empty_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer4_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer4_out_read = 1'b1;
    end else begin
        layer4_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        layer5_out_blk_n = layer5_out_full_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer5_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        layer5_out_write = 1'b1;
    end else begin
        layer5_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((layer4_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((layer5_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_482_p4 = {{layer4_out_dout[29:15]}};

assign add_ln42_10_fu_1051_p0 = grp_fu_319_p2;

assign add_ln42_10_fu_1051_p2 = ($signed(add_ln42_10_fu_1051_p0) + $signed(27'd72417280));

assign add_ln42_11_fu_1071_p0 = grp_fu_319_p2;

assign add_ln42_11_fu_1071_p2 = ($signed(add_ln42_11_fu_1071_p0) + $signed(26'd33652736));

assign add_ln42_12_fu_1095_p2 = ($signed(zext_ln42_6_fu_1091_p1) + $signed(27'd123174912));

assign add_ln42_13_fu_1115_p0 = grp_fu_319_p2;

assign add_ln42_13_fu_1115_p2 = ($signed(add_ln42_13_fu_1115_p0) + $signed(26'd34275328));

assign add_ln42_14_fu_1139_p2 = ($signed(zext_ln42_7_fu_1135_p1) + $signed(26'd65306624));

assign add_ln42_15_fu_1163_p2 = ($signed(zext_ln42_8_fu_1159_p1) + $signed(28'd197787648));

assign add_ln42_16_fu_1187_p2 = ($signed(zext_ln42_9_fu_1183_p1) + $signed(28'd255098880));

assign add_ln42_17_fu_1211_p2 = ($signed(zext_ln42_10_fu_1207_p1) + $signed(27'd78184448));

assign add_ln42_18_fu_1235_p2 = ($signed(zext_ln42_11_fu_1231_p1) + $signed(28'd260276224));

assign add_ln42_19_fu_1259_p2 = ($signed(zext_ln42_12_fu_1255_p1) + $signed(27'd88047616));

assign add_ln42_1_fu_831_p2 = ($signed(zext_ln42_fu_827_p1) + $signed(27'd122519552));

assign add_ln42_20_fu_1283_p2 = ($signed(zext_ln42_13_fu_1279_p1) + $signed(28'd262373376));

assign add_ln42_21_fu_1307_p2 = ($signed(zext_ln42_14_fu_1303_p1) + $signed(28'd262701056));

assign add_ln42_22_fu_1331_p2 = ($signed(zext_ln42_15_fu_1327_p1) + $signed(26'd37912576));

assign add_ln42_23_fu_1351_p0 = grp_fu_319_p2;

assign add_ln42_23_fu_1351_p2 = ($signed(add_ln42_23_fu_1351_p0) + $signed(26'd33947648));

assign add_ln42_24_fu_1371_p0 = grp_fu_319_p2;

assign add_ln42_24_fu_1371_p2 = ($signed(add_ln42_24_fu_1371_p0) + $signed(27'd117964800));

assign add_ln42_25_fu_1395_p2 = ($signed(zext_ln42_16_fu_1391_p1) + $signed(29'd360972288));

assign add_ln42_26_fu_1415_p0 = grp_fu_319_p2;

assign add_ln42_26_fu_1415_p2 = ($signed(add_ln42_26_fu_1415_p0) + $signed(26'd45645824));

assign add_ln42_27_fu_1439_p2 = ($signed(zext_ln42_17_fu_1435_p1) + $signed(28'd193462272));

assign add_ln42_28_fu_1463_p2 = ($signed(zext_ln42_18_fu_1459_p1) + $signed(27'd96501760));

assign add_ln42_29_fu_1483_p0 = grp_fu_319_p2;

assign add_ln42_29_fu_1483_p2 = ($signed(add_ln42_29_fu_1483_p0) + $signed(26'd49119232));

assign add_ln42_2_fu_875_p2 = ($signed(zext_ln42_1_fu_871_p1) + $signed(27'd124551168));

assign add_ln42_30_fu_1503_p0 = grp_fu_319_p2;

assign add_ln42_30_fu_1503_p2 = (add_ln42_30_fu_1503_p0 + 30'd131072);

assign add_ln42_31_fu_1611_p2 = ($signed(zext_ln42_19_fu_1607_p1) + $signed(27'd112787456));

assign add_ln42_32_fu_800_p2 = (zext_ln73_fu_784_p1 + zext_ln73_1_fu_796_p1);

assign add_ln42_3_fu_899_p2 = ($signed(zext_ln42_2_fu_895_p1) + $signed(27'd126582784));

assign add_ln42_4_fu_919_p0 = grp_fu_319_p2;

assign add_ln42_4_fu_919_p2 = ($signed(add_ln42_4_fu_919_p0) + $signed(26'd38273024));

assign add_ln42_5_fu_943_p2 = ($signed(zext_ln42_3_fu_939_p1) + $signed(27'd78807040));

assign add_ln42_6_fu_963_p2 = ($signed(grp_fu_319_p2) + $signed(31'd2141618176));

assign add_ln42_7_fu_987_p2 = ($signed(zext_ln42_4_fu_983_p1) + $signed(31'd2145976320));

assign add_ln42_8_fu_1011_p2 = ($signed(zext_ln42_5_fu_1007_p1) + $signed(28'd172883968));

assign add_ln42_9_fu_1031_p2 = ($signed(grp_fu_319_p2) + $signed(31'd2147385344));

assign add_ln42_fu_806_p2 = ($signed(add_ln42_32_fu_800_p2) + $signed(27'd117407744));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((layer4_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign layer5_out_din = $signed(tmp_fu_1627_p33);

assign sext_ln41_10_fu_1549_p1 = $signed(trunc_ln41_12_reg_1912);

assign sext_ln41_11_fu_1552_p1 = $signed(trunc_ln41_13_reg_1917);

assign sext_ln41_12_fu_1555_p1 = $signed(trunc_ln41_14_reg_1922);

assign sext_ln41_13_fu_1558_p1 = $signed(trunc_ln41_15_reg_1927);

assign sext_ln41_14_fu_1561_p1 = $signed(trunc_ln41_16_reg_1932);

assign sext_ln41_15_fu_1564_p1 = $signed(trunc_ln41_17_reg_1937);

assign sext_ln41_16_fu_1567_p1 = $signed(trunc_ln41_18_reg_1942);

assign sext_ln41_17_fu_1570_p1 = $signed(trunc_ln41_19_reg_1947);

assign sext_ln41_18_fu_1573_p1 = $signed(trunc_ln41_20_reg_1952);

assign sext_ln41_19_fu_1576_p1 = $signed(trunc_ln41_21_reg_1957);

assign sext_ln41_1_fu_1522_p1 = $signed(trunc_ln41_1_reg_1842);

assign sext_ln41_20_fu_1579_p1 = $signed(trunc_ln41_22_reg_1962);

assign sext_ln41_21_fu_1582_p1 = $signed(trunc_ln41_23_reg_1967);

assign sext_ln41_22_fu_1585_p1 = $signed(trunc_ln41_24_reg_1972);

assign sext_ln41_23_fu_1588_p1 = $signed(trunc_ln41_25_reg_1977);

assign sext_ln41_24_fu_1591_p1 = $signed(trunc_ln41_26_reg_1982);

assign sext_ln41_25_fu_1594_p1 = $signed(trunc_ln41_27_reg_1987);

assign sext_ln41_26_fu_1597_p1 = $signed(trunc_ln41_28_reg_1992);

assign sext_ln41_2_fu_1525_p1 = $signed(trunc_ln41_2_reg_1857);

assign sext_ln41_3_fu_1528_p1 = $signed(trunc_ln41_3_reg_1862);

assign sext_ln41_4_fu_1531_p1 = $signed(trunc_ln41_4_reg_1867);

assign sext_ln41_5_fu_1534_p1 = $signed(trunc_ln41_5_reg_1872);

assign sext_ln41_6_fu_1537_p1 = $signed(trunc_ln41_8_reg_1887);

assign sext_ln41_7_fu_1540_p1 = $signed(trunc_ln41_s_reg_1897);

assign sext_ln41_8_fu_1543_p1 = $signed(trunc_ln41_10_reg_1902);

assign sext_ln41_9_fu_1546_p1 = $signed(trunc_ln41_11_reg_1907);

assign sext_ln41_fu_1519_p1 = $signed(trunc_ln_reg_1837);

assign shl_ln73_1_fu_788_p3 = {{trunc_ln73_fu_772_p1}, {8'd0}};

assign shl_ln_fu_776_p3 = {{trunc_ln73_fu_772_p1}, {11'd0}};

assign start_out = real_start;

assign tmp_fu_1627_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln41_29_fu_1617_p4}, {zext_ln41_fu_1600_p1}}, {sext_ln41_26_fu_1597_p1}}, {sext_ln41_25_fu_1594_p1}}, {sext_ln41_24_fu_1591_p1}}, {sext_ln41_23_fu_1588_p1}}, {sext_ln41_22_fu_1585_p1}}, {sext_ln41_21_fu_1582_p1}}, {sext_ln41_20_fu_1579_p1}}, {sext_ln41_19_fu_1576_p1}}, {sext_ln41_18_fu_1573_p1}}, {sext_ln41_17_fu_1570_p1}}, {sext_ln41_16_fu_1567_p1}}, {sext_ln41_15_fu_1564_p1}}, {sext_ln41_14_fu_1561_p1}}, {sext_ln41_13_fu_1558_p1}}, {sext_ln41_12_fu_1555_p1}}, {sext_ln41_11_fu_1552_p1}}, {sext_ln41_10_fu_1549_p1}}, {sext_ln41_9_fu_1546_p1}}, {sext_ln41_8_fu_1543_p1}}, {sext_ln41_7_fu_1540_p1}}, {trunc_ln41_9_reg_1892}}, {sext_ln41_6_fu_1537_p1}}, {trunc_ln41_7_reg_1882}}, {trunc_ln41_6_reg_1877}}, {sext_ln41_5_fu_1534_p1}}, {sext_ln41_4_fu_1531_p1}}, {sext_ln41_3_fu_1528_p1}}, {sext_ln41_2_fu_1525_p1}}, {sext_ln41_1_fu_1522_p1}}, {sext_ln41_fu_1519_p1}};

assign trunc_ln41_29_fu_1617_p4 = {{add_ln42_31_fu_1611_p2[26:15]}};

assign trunc_ln73_fu_772_p1 = layer4_out_dout[14:0];

assign zext_ln41_fu_1600_p1 = tmp_s_reg_1997;

assign zext_ln42_10_fu_1207_p0 = grp_fu_319_p2;

assign zext_ln42_10_fu_1207_p1 = zext_ln42_10_fu_1207_p0;

assign zext_ln42_11_fu_1231_p0 = grp_fu_319_p2;

assign zext_ln42_11_fu_1231_p1 = zext_ln42_11_fu_1231_p0;

assign zext_ln42_12_fu_1255_p0 = grp_fu_319_p2;

assign zext_ln42_12_fu_1255_p1 = zext_ln42_12_fu_1255_p0;

assign zext_ln42_13_fu_1279_p0 = grp_fu_319_p2;

assign zext_ln42_13_fu_1279_p1 = zext_ln42_13_fu_1279_p0;

assign zext_ln42_14_fu_1303_p0 = grp_fu_319_p2;

assign zext_ln42_14_fu_1303_p1 = zext_ln42_14_fu_1303_p0;

assign zext_ln42_15_fu_1327_p0 = grp_fu_319_p2;

assign zext_ln42_15_fu_1327_p1 = zext_ln42_15_fu_1327_p0;

assign zext_ln42_16_fu_1391_p0 = grp_fu_319_p2;

assign zext_ln42_16_fu_1391_p1 = zext_ln42_16_fu_1391_p0;

assign zext_ln42_17_fu_1435_p0 = grp_fu_319_p2;

assign zext_ln42_17_fu_1435_p1 = zext_ln42_17_fu_1435_p0;

assign zext_ln42_18_fu_1459_p0 = grp_fu_319_p2;

assign zext_ln42_18_fu_1459_p1 = zext_ln42_18_fu_1459_p0;

assign zext_ln42_19_fu_1607_p0 = grp_fu_319_p2;

assign zext_ln42_19_fu_1607_p1 = zext_ln42_19_fu_1607_p0;

assign zext_ln42_1_fu_871_p0 = grp_fu_319_p2;

assign zext_ln42_1_fu_871_p1 = zext_ln42_1_fu_871_p0;

assign zext_ln42_2_fu_895_p0 = grp_fu_319_p2;

assign zext_ln42_2_fu_895_p1 = zext_ln42_2_fu_895_p0;

assign zext_ln42_3_fu_939_p0 = grp_fu_319_p2;

assign zext_ln42_3_fu_939_p1 = zext_ln42_3_fu_939_p0;

assign zext_ln42_4_fu_983_p0 = grp_fu_319_p2;

assign zext_ln42_4_fu_983_p1 = zext_ln42_4_fu_983_p0;

assign zext_ln42_5_fu_1007_p0 = grp_fu_319_p2;

assign zext_ln42_5_fu_1007_p1 = zext_ln42_5_fu_1007_p0;

assign zext_ln42_6_fu_1091_p0 = grp_fu_319_p2;

assign zext_ln42_6_fu_1091_p1 = zext_ln42_6_fu_1091_p0;

assign zext_ln42_7_fu_1135_p0 = grp_fu_319_p2;

assign zext_ln42_7_fu_1135_p1 = zext_ln42_7_fu_1135_p0;

assign zext_ln42_8_fu_1159_p0 = grp_fu_319_p2;

assign zext_ln42_8_fu_1159_p1 = zext_ln42_8_fu_1159_p0;

assign zext_ln42_9_fu_1183_p0 = grp_fu_319_p2;

assign zext_ln42_9_fu_1183_p1 = zext_ln42_9_fu_1183_p0;

assign zext_ln42_fu_827_p0 = grp_fu_319_p2;

assign zext_ln42_fu_827_p1 = zext_ln42_fu_827_p0;

assign zext_ln73_10_fu_1003_p1 = a_7_reg_1727;

assign zext_ln73_11_fu_1047_p1 = a_9_reg_1737;

assign zext_ln73_12_fu_1067_p1 = a_28_reg_1742;

assign zext_ln73_13_fu_1087_p1 = a_10_reg_1747;

assign zext_ln73_14_fu_1111_p1 = a_11_reg_1752;

assign zext_ln73_15_fu_1131_p1 = a_12_reg_1757;

assign zext_ln73_16_fu_1155_p1 = a_13_reg_1762;

assign zext_ln73_17_fu_1179_p1 = a_14_reg_1767;

assign zext_ln73_18_fu_1203_p1 = a_15_reg_1772;

assign zext_ln73_19_fu_1227_p1 = a_16_reg_1777;

assign zext_ln73_1_fu_796_p1 = shl_ln73_1_fu_788_p3;

assign zext_ln73_20_fu_1251_p1 = a_17_reg_1782;

assign zext_ln73_21_fu_1275_p1 = a_18_reg_1787;

assign zext_ln73_22_fu_1299_p1 = a_19_reg_1792;

assign zext_ln73_23_fu_1323_p1 = a_20_reg_1797;

assign zext_ln73_24_fu_1347_p1 = a_21_reg_1802;

assign zext_ln73_25_fu_1367_p1 = a_22_reg_1807;

assign zext_ln73_26_fu_1387_p1 = a_23_reg_1812;

assign zext_ln73_27_fu_1411_p1 = a_24_reg_1817;

assign zext_ln73_28_fu_1431_p1 = a_25_reg_1822;

assign zext_ln73_29_fu_1455_p1 = a_26_reg_1827;

assign zext_ln73_2_fu_822_p1 = a_fu_482_p4;

assign zext_ln73_30_fu_1479_p1 = a_27_reg_1832;

assign zext_ln73_31_fu_1499_p1 = trunc_ln3_reg_1847;

assign zext_ln73_32_fu_1603_p1 = trunc_ln73_1_reg_1852;

assign zext_ln73_3_fu_867_p1 = a_1_reg_1697;

assign zext_ln73_4_fu_891_p1 = a_2_reg_1702;

assign zext_ln73_5_fu_915_p1 = a_3_reg_1707;

assign zext_ln73_6_fu_959_p1 = a_5_reg_1717;

assign zext_ln73_7_fu_935_p1 = a_4_reg_1712;

assign zext_ln73_8_fu_979_p1 = a_6_reg_1722;

assign zext_ln73_9_fu_1027_p1 = a_8_reg_1732;

assign zext_ln73_fu_784_p1 = shl_ln_fu_776_p3;

endmodule //myproject_normalize_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s
