Analysis & Elaboration report for SV_env
Wed Oct 27 21:09:13 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|PCU:PCU0
  5. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|IRA:IRA0
  6. Parameter Settings for User Entity Instance: slc3:my_slc|tristate:tr0
  7. Parameter Settings for User Entity Instance: test_memory:my_test_memory
  8. Parameter Settings for User Entity Instance: test_memory:my_test_memory|memory_parser:parser
  9. Analysis & Elaboration Settings
 10. Port Connectivity Checks: "slc3:my_slc|ISDU:state_controller"
 11. Port Connectivity Checks: "slc3:my_slc|Mem2IO:memory_subsystem"
 12. Port Connectivity Checks: "slc3:my_slc|datapath:d0|Data_BUS:Data_Bus0"
 13. Port Connectivity Checks: "slc3:my_slc|datapath:d0|IRA:IRA0"
 14. Port Connectivity Checks: "slc3:my_slc|datapath:d0|PCU:PCU0"
 15. Port Connectivity Checks: "slc3:my_slc|datapath:d0|MDR_Unit:MDR0"
 16. Port Connectivity Checks: "slc3:my_slc|datapath:d0|MAR_Unit:MAR0"
 17. Analysis & Elaboration Messages
 18. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Oct 27 21:09:13 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; SV_env                                      ;
; Top-level Entity Name              ; lab6_toplevel                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|PCU:PCU0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; w              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|IRA:IRA0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; w              ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|tristate:tr0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:my_test_memory ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 256   ; Signed Integer                                 ;
; init_external  ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:my_test_memory|memory_parser:parser ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 256   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab6_toplevel      ; SV_env             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|ISDU:state_controller" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; BEN  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|Mem2IO:memory_subsystem"                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[19..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; HEX0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HEX1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HEX2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HEX3         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|Data_BUS:Data_Bus0" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; GateMARMUX ; Input ; Info     ; Stuck at GND                           ;
; GateMDR    ; Input ; Info     ; Stuck at GND                           ;
; GateALU    ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|IRA:IRA0"                                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SR1_out    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; GateMARMUX ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SEXT_IR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|PCU:PCU0"                                                                                                                   ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; adder_output ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|MDR_Unit:MDR0"                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_from_CPU ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|MAR_Unit:MAR0"                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR_Out[19..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 27 21:09:05 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SV_env -c SV_env --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/tristate.sv
    Info (12023): Found entity 1: tristate File: D:/GitProject/ECE385/lab/lab6/code/tristate.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/testbench_week1.sv
    Info (12023): Found entity 1: testbench_week1 File: D:/GitProject/ECE385/lab/lab6/code/testbench_week1.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/test_memory.sv
    Info (12023): Found entity 1: test_memory File: D:/GitProject/ECE385/lab/lab6/code/test_memory.sv Line: 22
Info (12021): Found 1 design units, including 0 entities, in source file /gitproject/ece385/lab/lab6/code/slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: D:/GitProject/ECE385/lab/lab6/code/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/slc3.sv
    Info (12023): Found entity 1: slc3 File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/pcu.sv
    Info (12023): Found entity 1: PCU File: D:/GitProject/ECE385/lab/lab6/code/PCU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: D:/GitProject/ECE385/lab/lab6/code/memory_contents.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: D:/GitProject/ECE385/lab/lab6/code/Mem2IO.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file /gitproject/ece385/lab/lab6/code/mar&mdr.sv
    Info (12023): Found entity 1: MAR_Unit File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 1
    Info (12023): Found entity 2: MDR_Unit File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/lab6_toplevel.sv
    Info (12023): Found entity 1: lab6_toplevel File: D:/GitProject/ECE385/lab/lab6/code/lab6_toplevel.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/isdu.sv
    Info (12023): Found entity 1: ISDU File: D:/GitProject/ECE385/lab/lab6/code/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/ira.sv
    Info (12023): Found entity 1: IRA File: D:/GitProject/ECE385/lab/lab6/code/IRA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/GitProject/ECE385/lab/lab6/code/HexDriver.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /gitproject/ece385/lab/lab6/code/datapath.sv
    Info (12023): Found entity 1: datapath File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 1
    Info (12023): Found entity 2: Data_BUS File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/br_logic.sv
    Info (12023): Found entity 1: BR_logic File: D:/GitProject/ECE385/lab/lab6/code/BR_logic.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /gitproject/ece385/lab/lab6/code/alu.sv
    Info (12023): Found entity 1: ALU File: D:/GitProject/ECE385/lab/lab6/code/ALU.sv Line: 1
    Info (12023): Found entity 2: sub_ALU File: D:/GitProject/ECE385/lab/lab6/code/ALU.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /gitproject/ece385/lab/lab6/code/additional component.sv
    Info (12023): Found entity 1: REG_FILE File: D:/GitProject/ECE385/lab/lab6/code/additional component.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(49): created implicit net for "MDR" File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 49
Info (12127): Elaborating entity "lab6_toplevel" for the top level hierarchy
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:my_slc" File: D:/GitProject/ECE385/lab/lab6/code/lab6_toplevel.sv Line: 18
Warning (10030): Net "BEN" at slc3.sv(37) has no driver or initial value, using a default initial value '0' File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 37
Warning (10034): Output port "LED" at slc3.sv(22) has no driver File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 22
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:my_slc|HexDriver:hex_driver3" File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 52
Info (12128): Elaborating entity "datapath" for hierarchy "slc3:my_slc|datapath:d0" File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 110
Warning (10030): Net "GateMARMUX_result" at datapath.sv(37) has no driver or initial value, using a default initial value '0' File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 37
Warning (10030): Net "GateALU_result" at datapath.sv(37) has no driver or initial value, using a default initial value '0' File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 37
Warning (10030): Net "GateMDR_result" at datapath.sv(37) has no driver or initial value, using a default initial value '0' File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 37
Warning (10034): Output port "Data_from_CPU" at datapath.sv(29) has no driver File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 29
Info (12128): Elaborating entity "MAR_Unit" for hierarchy "slc3:my_slc|datapath:d0|MAR_Unit:MAR0" File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 44
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(9): variable "Reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 9
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(10): variable "LD_MAR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 10
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(10): variable "ADDR_In" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 10
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(11): variable "Val" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 11
Warning (10240): Verilog HDL Always Construct warning at MAR&MDR.sv(8): inferring latch(es) for variable "Val", which holds its previous value in one or more paths through the always construct File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[0]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[1]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[2]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[3]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[4]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[5]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[6]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[7]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[8]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[9]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[10]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[11]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[12]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[13]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[14]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (10041): Inferred latch for "Val[15]" at MAR&MDR.sv(8) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 8
Info (12128): Elaborating entity "MDR_Unit" for hierarchy "slc3:my_slc|datapath:d0|MDR_Unit:MDR0" File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 50
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(25): variable "Reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 25
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(26): variable "LD_MDR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 26
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(27): variable "MIO_EN" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 27
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(28): variable "Data_to_CPU" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 28
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(29): variable "Data_from_Bus" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 29
Warning (10235): Verilog HDL Always Construct warning at MAR&MDR.sv(32): variable "Val" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 32
Warning (10240): Verilog HDL Always Construct warning at MAR&MDR.sv(24): inferring latch(es) for variable "Val", which holds its previous value in one or more paths through the always construct File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[0]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[1]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[2]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[3]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[4]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[5]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[6]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[7]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[8]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[9]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[10]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[11]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[12]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[13]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[14]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (10041): Inferred latch for "Val[15]" at MAR&MDR.sv(24) File: D:/GitProject/ECE385/lab/lab6/code/MAR&MDR.sv Line: 24
Info (12128): Elaborating entity "PCU" for hierarchy "slc3:my_slc|datapath:d0|PCU:PCU0" File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 61
Warning (10230): Verilog HDL assignment warning at PCU.sv(14): truncated value with size 32 to match size of target (16) File: D:/GitProject/ECE385/lab/lab6/code/PCU.sv Line: 14
Warning (10958): SystemVerilog warning at PCU.sv(23): unique or priority keyword makes case statement complete File: D:/GitProject/ECE385/lab/lab6/code/PCU.sv Line: 23
Info (12128): Elaborating entity "IRA" for hierarchy "slc3:my_slc|datapath:d0|IRA:IRA0" File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 69
Warning (10034): Output port "SEXT_IR" at IRA.sv(8) has no driver File: D:/GitProject/ECE385/lab/lab6/code/IRA.sv Line: 8
Info (12128): Elaborating entity "Data_BUS" for hierarchy "slc3:my_slc|datapath:d0|Data_BUS:Data_Bus0" File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 84
Info (10264): Verilog HDL Case Statement information at datapath.sv(103): all case item expressions in this case statement are onehot File: D:/GitProject/ECE385/lab/lab6/code/datapath.sv Line: 103
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:my_slc|Mem2IO:memory_subsystem" File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 118
Info (12128): Elaborating entity "tristate" for hierarchy "slc3:my_slc|tristate:tr0" File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 123
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:my_slc|ISDU:state_controller" File: D:/GitProject/ECE385/lab/lab6/code/slc3.sv Line: 130
Info (12128): Elaborating entity "test_memory" for hierarchy "test_memory:my_test_memory" File: D:/GitProject/ECE385/lab/lab6/code/lab6_toplevel.sv Line: 22
Warning (10036): Verilog HDL or VHDL warning at test_memory.sv(42): object "actual_address" assigned a value but never read File: D:/GitProject/ECE385/lab/lab6/code/test_memory.sv Line: 42
Info (12128): Elaborating entity "memory_parser" for hierarchy "test_memory:my_test_memory|memory_parser:parser" File: D:/GitProject/ECE385/lab/lab6/code/test_memory.sv Line: 48
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/GitProject/ECE385/Quartus_env/output_files/SV_env.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4713 megabytes
    Info: Processing ended: Wed Oct 27 21:09:13 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/GitProject/ECE385/Quartus_env/output_files/SV_env.map.smsg.


