A. D. Booth, “A signed binary multiplication technique”, Quarterly J. Mechan. Appl. Math., vol. IV, 1951.
L. Dadda, “Some schemes for parallel multipliers,” Alta Frequenza, 34, 349–356, 1965.
M. Ercegovac, Digital Systems and Hardware/Firmware Algorithms, New York: Wiley, 1985, chap. 12.
O. L. MacSorley, “High speed arithmetic in binary computers”, Proc. IRE, 49(1), 1961.
V.  G.  Oklobdzija  and  E.  R.  Barnes, “Some  optimal  schemes  for  ALU  implementation  in  VLSI  technology”,
Proceedings of 7th Symposium on Computer Arithmetic, Urbana, Ill.: University of Illinois, June 4–6,
1985.