v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|PLL_VGA:u_PLL_VGA|altpll:altpll_component|PLL_VGA_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|pll_mem_clk_ddio,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_p0:p0|ddr3_qsys_ddr3_controller_p0_memphy_m10:umemphy|pll_mem_clk_ddio,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|cntr_red:cntr_b|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,fifo256x64to32:u_URd2HFf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o9k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rSysRstB,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_1|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[5],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rSysRstB,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,HDMI:u_HDMI|VGAGenerator:u_VGAGenerator|rPLLRstBCnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|pll_lock_sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|phasedone_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|internal_phasestep,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|rMemRstB[1],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rPLL50RstBCnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_hr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|mem_array[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|avl_readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|lock_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_rd_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_reset_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_ack,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|cal_chk_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|cal_chk_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|cal_chk_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|cal_chk_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|start_user_mr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|start_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|readdata_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|finding_window,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|reverse,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|start_ddr3_init,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|cal_init_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_wr_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.PLLWAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.READWAIT,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_pll_mgr_inst_avl_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|grp[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_up_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_down_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|valid_phase[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|window_found,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|vfifo[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|vfifo[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|data_mismatch,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|seq_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|int_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_DONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_pll_mgr_inst_avl_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.PLLWAIT2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_pll_mgr_inst_avl_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_issue_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_EXEC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|ddr3_qsys_ddr3_controller_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_address[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_address[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_address[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|user_mr_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|main_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|phasecounterselect[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|phasecounterselect[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|phasecounterselect[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.PLLWAIT3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|state.WRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_rfile_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|phasestep,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_pll_mgr:sequencer_pll_mgr_inst|phaseupdown,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|best_comp_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|lock_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|lock_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_address[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_address[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|lock_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|count3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|vfifo[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_address[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|write_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|pd_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|sequencer_m10:cpu_inst|ddr3_init_writedata[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i|code_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i|code_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|dm_lfsr_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i|code_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|enable_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|error_word[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|do_lfsr_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|dm_lfsr_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|read_data_r[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[33],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DDR3_CLK_50,MtDdr:u_MtDdr|ddr3_qsys:u_ddr3_qsys|ddr3_qsys_ddr3_controller:ddr3_controller|ddr3_qsys_ddr3_controller_pll0:pll0|altpll:upll_memphy|altpll_t0j3:auto_generated|clk[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DDR3_CLK_50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Clk50,PLL50:u_PLL50|altpll:altpll_component|PLL50_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Clk50,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,PASS,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,PASS,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,0 such failures found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,PASS,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,0 such failures found.,,I/O,,
IO_RULES,DEV_IO_RULE_LVDS_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_MEMORY_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,92;0;92;0;22;96;92;0;96;96;0;87;0;0;1;0;87;1;0;0;0;87;0;0;0;0;0;96;45;87,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;96;4;96;74;0;4;96;0;0;96;9;96;96;95;96;9;95;96;96;96;9;96;96;96;96;96;0;51;9,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Button,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DDR3_A[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_A[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_BA[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_BA[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_BA[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_CAS_n[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_CKE[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_CS_n[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DM[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DM[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_ODT[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_RAS_n[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_RESET_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,DDR3_WE_n[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,HDMI_I2C_SCL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_CLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[16],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[17],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[18],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[19],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[20],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[21],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[22],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_D[23],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_DE,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_HS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_VS,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,LED[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,DDR3_CK_n[0],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,DDR3_CK_p[0],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,DDR3_DQ[0],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[1],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[2],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[3],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[4],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[5],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[6],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[7],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[8],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[9],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[10],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[11],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[12],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[13],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[14],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQ[15],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,DDR3_DQS_n[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,DDR3_DQS_n[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,DDR3_DQS_p[0],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,DDR3_DQS_p[1],Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_I2C_SDA,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,HDMI_TX_INT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DDR3_CLK_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,Clk50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RstB,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DipSwitch[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DipSwitch[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,termination_blk0~_rup_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,termination_blk0~_rdn_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,15,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,15,
