<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>2.382</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.382</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>2.382</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>7.618</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>7.618</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>7.618</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>7.618</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>289</FF>
    <LATCH>0</LATCH>
    <LUT>115</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>120</BRAM>
    <CLB>0</CLB>
    <DSP>80</DSP>
    <FF>35200</FF>
    <LUT>17600</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="color_convert_2" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="10">regslice_both_stream_in_48_V_data_V_U regslice_both_stream_in_48_V_keep_V_U regslice_both_stream_in_48_V_last_V_U regslice_both_stream_in_48_V_strb_V_U regslice_both_stream_in_48_V_user_V_U regslice_both_stream_out_48_V_data_V_U regslice_both_stream_out_48_V_keep_V_U regslice_both_stream_out_48_V_last_V_U regslice_both_stream_out_48_V_strb_V_U regslice_both_stream_out_48_V_user_V_U</SubModules>
    <Resources FF="289" LUT="115" LogicLUT="115"/>
    <LocalResources FF="1"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_48_V_data_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="100" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_48_V_keep_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="16" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_48_V_last_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="6" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_48_V_strb_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="16" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_in_48_V_user_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="6" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_48_V_data_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="100" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_48_V_keep_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="16" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_48_V_last_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="6" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_48_V_strb_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="16" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_stream_out_48_V_user_V_U" BINDMODULE="color_convert_2_regslice_both" DEPTH="1" FILE_NAME="color_convert_2.v" ORIG_REF_NAME="color_convert_2_regslice_both">
    <Resources FF="6" LUT="4" LogicLUT="4"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.129" DATAPATH_LOGIC_DELAY="0.791" DATAPATH_NET_DELAY="1.338" ENDPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[0]/CE" LOGIC_LEVELS="1" MAX_FANOUT="48" SLACK="7.618" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="71"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A[47]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="87"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.129" DATAPATH_LOGIC_DELAY="0.791" DATAPATH_NET_DELAY="1.338" ENDPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[10]/CE" LOGIC_LEVELS="1" MAX_FANOUT="48" SLACK="7.618" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="71"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A[47]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="87"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.129" DATAPATH_LOGIC_DELAY="0.791" DATAPATH_NET_DELAY="1.338" ENDPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[11]/CE" LOGIC_LEVELS="1" MAX_FANOUT="48" SLACK="7.618" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="71"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A[47]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="87"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.129" DATAPATH_LOGIC_DELAY="0.791" DATAPATH_NET_DELAY="1.338" ENDPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[12]/CE" LOGIC_LEVELS="1" MAX_FANOUT="48" SLACK="7.618" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="71"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A[47]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="87"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.129" DATAPATH_LOGIC_DELAY="0.791" DATAPATH_NET_DELAY="1.338" ENDPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[13]/CE" LOGIC_LEVELS="1" MAX_FANOUT="48" SLACK="7.618" STARTPOINT_PIN="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_state_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="71"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A[47]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="9"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/regslice_both_stream_in_48_V_data_V_U/B_V_data_1_payload_A_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="87"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/color_convert_2_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/color_convert_2_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/color_convert_2_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/color_convert_2_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/color_convert_2_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/color_convert_2_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
