{"vcs1":{"timestamp_begin":1699295320.939616980, "rt":0.80, "ut":0.42, "st":0.27}}
{"vcselab":{"timestamp_begin":1699295321.835645999, "rt":0.90, "ut":0.57, "st":0.28}}
{"link":{"timestamp_begin":1699295322.801283384, "rt":0.54, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699295320.086678503}
{"VCS_COMP_START_TIME": 1699295320.086678503}
{"VCS_COMP_END_TIME": 1699295323.448606423}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338084}}
{"stitch_vcselab": {"peak_mem": 222604}}
