# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CICC.ip_user_files/ipstatic/work/hdl" \
"../../../../CICC.srcs/sources_1/ip/I2S_fifo/sim/I2S_fifo.v" \
"../../../../CICC.ip_user_files/ipstatic/work/hdl/synth_reg.v" \
"../../../../CICC.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v" \
"../../../../CICC.ip_user_files/ipstatic/work/hdl/convert_type.v" \
"../../../../CICC.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v" \
"../../../../CICC.ip_user_files/ipstatic/work/hdl/predeal_entity_declarations.v" \
"../../../../CICC.ip_user_files/ipstatic/work/hdl/predeal.v" \
"../../../../CICC.srcs/sources_1/ip/predeal_0/sim/predeal_0.v" \
"../../../../CICC.srcs/sources_1/new/microphone.v" \
"../../../../CICC.srcs/sources_1/new/sound_out.v" \
"../../../../CICC.srcs/sources_1/new/top.v" \
"../../../../CICC.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
