module partsel_00128(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [28:3] x4;
  wire signed [2:25] x5;
  wire signed [1:24] x6;
  wire [30:3] x7;
  wire signed [27:1] x8;
  wire [28:7] x9;
  wire signed [7:29] x10;
  wire [28:1] x11;
  wire [5:25] x12;
  wire signed [3:25] x13;
  wire [6:24] x14;
  wire [30:2] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [2:31] p0 = 419215124;
  localparam signed [24:2] p1 = 376811250;
  localparam signed [24:6] p2 = 930727841;
  localparam signed [2:31] p3 = 568101595;
  assign x4 = x3;
  assign x5 = {p2[16 +: 4], x3[20 -: 3]};
  assign x6 = x0[18 + s3 -: 6];
  assign x7 = x4[24 + s2 -: 2];
  assign x8 = ({2{x6}} ^ ({x0[21 + s0 +: 2], (x7[10 + s1] | ((x0[12 +: 2] | x3[21 + s1 -: 3]) ^ x0))} + ((!ctrl[0] || !ctrl[2] || ctrl[2] ? p2[22 -: 4] : (ctrl[0] && !ctrl[2] && !ctrl[2] ? p2[7 + s2] : p1[9 + s3])) ^ ((!ctrl[3] || !ctrl[2] && ctrl[1] ? ((p1[30 + s3 +: 7] ^ p0) & (p0[19] & x2[15 -: 4])) : p0[5 + s0]) | (x2[21] ^ p0)))));
  assign x9 = (ctrl[0] || !ctrl[3] && !ctrl[2] ? p2[10 +: 3] : (x4 & {2{x7[17]}}));
  assign x10 = (p2[10 +: 4] & x1[2 + s2 +: 7]);
  assign x11 = ({p0[15 -: 1], x9[6 + s1 +: 7]} & {(!ctrl[3] && ctrl[2] && ctrl[3] ? x1[29 + s2 -: 7] : (!ctrl[0] && ctrl[2] && !ctrl[3] ? (!ctrl[2] && !ctrl[0] && !ctrl[0] ? p1 : p3) : {p0[17 + s2 +: 3], x5[15 +: 1]})), {2{{{2{p2[9 +: 1]}}, x9[26 + s2 -: 3]}}}});
  assign x12 = p0[18 +: 1];
  assign x13 = (ctrl[3] && ctrl[3] && ctrl[2] ? x11 : x6);
  assign x14 = (((((x3[23] + p0[5 + s1 -: 5]) | (x5[14 -: 2] & x10[29 + s2 -: 1])) - {(ctrl[0] || !ctrl[2] && ctrl[2] ? p3[14 + s3 -: 1] : x7), ((p0[21 -: 2] - (x5[10 + s3 -: 2] + x11[5 + s3])) | (x0[10 + s1 +: 3] | x11[19 -: 3]))}) | x7) | p0);
  assign x15 = x3;
  assign y0 = (ctrl[0] && !ctrl[0] || ctrl[2] ? p3[25 + s1 -: 3] : x11[2 + s0 +: 5]);
  assign y1 = (ctrl[1] && !ctrl[2] || ctrl[0] ? p1[11 +: 4] : x13[16 -: 4]);
  assign y2 = p2[26 + s1 +: 4];
  assign y3 = p1[16 + s0 +: 6];
endmodule
