// Seed: 4033898790
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8,
    input wire id_9,
    output tri1 id_10,
    input tri id_11,
    output tri0 id_12,
    output tri id_13,
    input supply1 id_14
);
  assign id_13 = id_11;
  assign id_1  = id_9 == 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input supply1 id_3
);
  wire id_5, id_6;
  module_0(
      id_3, id_2, id_0, id_1, id_0, id_3, id_3, id_3, id_3, id_1, id_2, id_1, id_2, id_2, id_3
  );
  assign id_6 = 1;
endmodule
