<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: bmc_slave.X/mcc_generated_files/device_config.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="1-2.gif"/></td>
  <td id="projectalign">
   <div id="projectname">My Project<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">Comedi DAQ to MQTT bridge Q84 Slave</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect" class="search-icon" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"><span class="search-icon-dropdown"></span></span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><div id="MSearchCloseImg" class="close-icon"></div></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('device__config_8c_source.html','',''); initResizable(true); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">device_config.c</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/*</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">    (c) 2018 Microchip Technology Inc. and its subsidiaries. </span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">    </span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">    Subject to your compliance with these terms, you may use Microchip software and any </span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">    derivatives exclusively with Microchip products. It is your responsibility to comply with third party </span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">    license terms applicable to your use of third party software (including open source software) that </span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">    may accompany Microchip software.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">    </span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">    THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER </span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">    EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY </span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">    IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS </span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">    FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">    </span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">    IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, </span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">    INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND </span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">    WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP </span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">    HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO </span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">    THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL </span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">    CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT </span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">    OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS </span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">    SOFTWARE.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">*/</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Configuration bits: selected in the GUI</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// CONFIG1</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#pragma config FEXTOSC = ECH    </span><span class="comment">// External Oscillator Selection-&gt;EC (external clock) above 8 MHz</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#pragma config RSTOSC = EXTOSC_4PLL    </span><span class="comment">// Reset Oscillator Selection-&gt;EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// CONFIG2</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#pragma config CLKOUTEN = ON    </span><span class="comment">// Clock out Enable bit-&gt;CLKOUT function is enabled</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#pragma config PR1WAY = OFF    </span><span class="comment">// PRLOCKED One-Way Set Enable bit-&gt;PRLOCKED bit can be set and cleared repeatedly</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#pragma config CSWEN = ON    </span><span class="comment">// Clock Switch Enable bit-&gt;Writing to NOSC and NDIV is allowed</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#pragma config JTAGEN = OFF    </span><span class="comment">// JTAG Enable bit-&gt;Disable JTAG Boundary Scan mode, JTAG pins revert to user functions</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#pragma config FCMEN = ON    </span><span class="comment">// Fail-Safe Clock Monitor Enable bit-&gt;Fail-Safe Clock Monitor enabled</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#pragma config FCMENP = ON    </span><span class="comment">// Fail-Safe Clock Monitor -Primary XTAL Enable bit-&gt;FSCM timer will set FSCMP bit and OSFIF interrupt on Primary XTAL failure</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#pragma config FCMENS = ON    </span><span class="comment">// Fail-Safe Clock Monitor -Secondary XTAL Enable bit-&gt;FSCM timer will set FSCMS bit and OSFIF interrupt on Secondary XTAL failure</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// CONFIG3</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#pragma config MCLRE = EXTMCLR    </span><span class="comment">// MCLR Enable bit-&gt;If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#pragma config PWRTS = PWRT_OFF    </span><span class="comment">// Power-up timer selection bits-&gt;PWRT is disabled</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#pragma config MVECEN = ON    </span><span class="comment">// Multi-vector enable bit-&gt;Multi-vector enabled, Vector table used for interrupts</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#pragma config IVT1WAY = OFF    </span><span class="comment">// IVTLOCK bit One-way set enable bit-&gt;IVTLOCKED bit can be cleared and set repeatedly</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#pragma config LPBOREN = OFF    </span><span class="comment">// Low Power BOR Enable bit-&gt;Low-Power BOR disabled</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#pragma config BOREN = SBORDIS    </span><span class="comment">// Brown-out Reset Enable bits-&gt;Brown-out Reset enabled , SBOREN bit is ignored</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// CONFIG4</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#pragma config BORV = VBOR_1P9    </span><span class="comment">// Brown-out Reset Voltage Selection bits-&gt;Brown-out Reset Voltage (VBOR) set to 1.9V</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#pragma config ZCD = OFF    </span><span class="comment">// ZCD Disable bit-&gt;ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#pragma config PPS1WAY = OFF    </span><span class="comment">// PPSLOCK bit One-Way Set Enable bit-&gt;PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock sequence)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#pragma config STVREN = ON    </span><span class="comment">// Stack Full/Underflow Reset Enable bit-&gt;Stack full/underflow will cause Reset</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#pragma config LVP = OFF    </span><span class="comment">// Low Voltage Programming Enable bit-&gt;HV on MCLR/VPP must be used for programming</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#pragma config XINST = OFF    </span><span class="comment">// Extended Instruction Set Enable bit-&gt;Extended Instruction Set and Indexed Addressing Mode disabled</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// CONFIG5</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#pragma config WDTCPS = WDTCPS_31    </span><span class="comment">// WDT Period selection bits-&gt;Divider ratio 1:65536; software control of WDTPS</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#pragma config WDTE = OFF    </span><span class="comment">// WDT operating mode-&gt;WDT Disabled; SWDTEN is ignored</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// CONFIG6</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#pragma config WDTCWS = WDTCWS_7    </span><span class="comment">// WDT Window Select bits-&gt;window always open (100%); software control; keyed access not required</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#pragma config WDTCCS = SC    </span><span class="comment">// WDT input clock selector-&gt;Software Control</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">// CONFIG7</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#pragma config BBSIZE = BBSIZE_512    </span><span class="comment">// Boot Block Size selection bits-&gt;Boot Block size is 512 words</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#pragma config BBEN = OFF    </span><span class="comment">// Boot Block enable bit-&gt;Boot block disabled</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#pragma config SAFEN = OFF    </span><span class="comment">// Storage Area Flash enable bit-&gt;SAF disabled</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// CONFIG8</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#pragma config WRTB = OFF    </span><span class="comment">// Boot Block Write Protection bit-&gt;Boot Block not Write protected</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#pragma config WRTC = OFF    </span><span class="comment">// Configuration Register Write Protection bit-&gt;Configuration registers not Write protected</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#pragma config WRTD = OFF    </span><span class="comment">// Data EEPROM Write Protection bit-&gt;Data EEPROM not Write protected</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#pragma config WRTSAF = OFF    </span><span class="comment">// SAF Write protection bit-&gt;SAF not Write Protected</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#pragma config WRTAPP = OFF    </span><span class="comment">// Application Block write protection bit-&gt;Application Block not write protected</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// CONFIG9</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#pragma config BOOTPINSEL = RC5    </span><span class="comment">// CRC on boot output pin selection-&gt;CRC on boot output pin is RC5</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#pragma config BPEN = OFF    </span><span class="comment">// CRC on boot output pin enable bit-&gt;CRC on boot output pin disabled</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#pragma config ODCON = OFF    </span><span class="comment">// CRC on boot output pin open drain bit-&gt;Pin drives both high-going and low-going signals</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// CONFIG10</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#pragma config CP = ON    </span><span class="comment">// PFM and Data EEPROM Code Protection bit-&gt;PFM and Data EEPROM code protection enabled</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">// CONFIG11</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#pragma config BOOTSCEN = OFF    </span><span class="comment">// CRC on boot scan enable for boot area-&gt;CRC on boot will not include the boot area of program memory in its calculation</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#pragma config BOOTCOE = HALT    </span><span class="comment">// CRC on boot Continue on Error for boot areas bit-&gt;CRC on boot will stop device if error is detected in boot areas</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#pragma config APPSCEN = OFF    </span><span class="comment">// CRC on boot application code scan enable-&gt;CRC on boot will not include the application area of program memory in its calculation</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#pragma config SAFSCEN = OFF    </span><span class="comment">// CRC on boot SAF area scan enable-&gt;CRC on boot will not include the SAF area of program memory in its calculation</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#pragma config DATASCEN = OFF    </span><span class="comment">// CRC on boot Data EEPROM scan enable-&gt;CRC on boot will not include data EEPROM in its calculation</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#pragma config CFGSCEN = OFF    </span><span class="comment">// CRC on boot Config fuses scan enable-&gt;CRC on boot will not include the configuration fuses in its calculation</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#pragma config COE = HALT    </span><span class="comment">// CRC on boot Continue on Error for non-boot areas bit-&gt;CRC on boot will stop device if error is detected in non-boot areas</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#pragma config BOOTPOR = OFF    </span><span class="comment">// Boot on CRC Enable bit-&gt;CRC on boot will not run</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// CONFIG12</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#pragma config BCRCPOLT = hFF    </span><span class="comment">// Boot Sector Polynomial for CRC on boot bits 31-24-&gt;Bits 31:24 of BCRCPOL are 0xFF</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// CONFIG13</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#pragma config BCRCPOLU = hFF    </span><span class="comment">// Boot Sector Polynomial for CRC on boot bits 23-16-&gt;Bits 23:16 of BCRCPOL are 0xFF</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// CONFIG14</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#pragma config BCRCPOLH = hFF    </span><span class="comment">// Boot Sector Polynomial for CRC on boot bits 15-8-&gt;Bits 15:8 of BCRCPOL are 0xFF</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// CONFIG15</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#pragma config BCRCPOLL = hFF    </span><span class="comment">// Boot Sector Polynomial for CRC on boot bits 7-0-&gt;Bits 7:0 of BCRCPOL are 0xFF</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// CONFIG16</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#pragma config BCRCSEEDT = hFF    </span><span class="comment">// Boot Sector Seed for CRC on boot bits 31-24-&gt;Bits 31:24 of BCRCSEED are 0xFF</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// CONFIG17</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#pragma config BCRCSEEDU = hFF    </span><span class="comment">// Boot Sector Seed for CRC on boot bits 23-16-&gt;Bits 23:16 of BCRCSEED are 0xFF</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// CONFIG18</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#pragma config BCRCSEEDH = hFF    </span><span class="comment">// Boot Sector Seed for CRC on boot bits 15-8-&gt;Bits 15:8 of BCRCSEED are 0xFF</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// CONFIG19</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#pragma config BCRCSEEDL = hFF    </span><span class="comment">// Boot Sector Seed for CRC on boot bits 7-0-&gt;Bits 7:0 of BCRCSEED are 0xFF</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// CONFIG24</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#pragma config CRCPOLT = hFF    </span><span class="comment">// Non-Boot Sector Polynomial for CRC on boot bits 31-24-&gt;Bits 31:24 of CRCPOL are 0xFF</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// CONFIG25</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#pragma config CRCPOLU = hFF    </span><span class="comment">// Non-Boot Sector Polynomial for CRC on boot bits 23-16-&gt;Bits 23:16 of CRCPOL are 0xFF</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// CONFIG26</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#pragma config CRCPOLH = hFF    </span><span class="comment">// Non-Boot Sector Polynomial for CRC on boot bits 15-8-&gt;Bits 15:8 of CRCPOL are 0xFF</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// CONFIG27</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#pragma config CRCPOLL = hFF    </span><span class="comment">// Non-Boot Sector Polynomial for CRC on boot bits 7-0-&gt;Bits 7:0 of CRCPOL are 0xFF</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">// CONFIG28</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#pragma config CRCSEEDT = hFF    </span><span class="comment">// Non-Boot Sector Seed for CRC on boot bits 31-24-&gt;Bits 31:24 of CRCSEED are 0xFF</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// CONFIG29</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#pragma config CRCSEEDU = hFF    </span><span class="comment">// Non-Boot Sector Seed for CRC on boot bits 23-16-&gt;Bits 23:16 of CRCSEED are 0xFF</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// CONFIG30</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#pragma config CRCSEEDH = hFF    </span><span class="comment">// Non-Boot Sector Seed for CRC on boot bits 15-8-&gt;Bits 15:8 of CRCSEED are 0xFF</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// CONFIG31</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#pragma config CRCSEEDL = hFF    </span><span class="comment">// Non-Boot Sector Seed for CRC on boot bits 7-0-&gt;Bits 7:0 of CRCSEED are 0xFF</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_476c00135fcb01ebabea28e3815f59f8.html">bmc_slave.X</a></li><li class="navelem"><a href="dir_8e39805f766f0bbf46d9e94c980bf01c.html">mcc_generated_files</a></li><li class="navelem"><b>device_config.c</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
