Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Wed May 25 20:54:11 2022
| Host             : mshrimp running 64-bit Arch Linux
| Command          : report_power -file PCFG_TOP_power_routed.rpt -pb PCFG_TOP_power_summary_routed.pb -rpx PCFG_TOP_power_routed.rpx
| Design           : PCFG_TOP
| Device           : xc7s75fgga676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.844 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 27.495                           |
| Device Static (W)        | 0.349                            |
| Effective TJA (C/W)      | 2.4                              |
| Max Ambient (C)          | 17.1                             |
| Junction Temperature (C) | 92.9                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     7.178 |     3009 |       --- |             --- |
|   LUT as Logic          |     5.350 |      885 |     48000 |            1.84 |
|   Register              |     0.852 |     1286 |     96000 |            1.34 |
|   CARRY4                |     0.544 |      107 |     16000 |            0.67 |
|   LUT as Shift Register |     0.423 |       63 |     17600 |            0.36 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |     0.004 |       39 |     64000 |            0.06 |
|   Others                |     0.000 |      408 |       --- |             --- |
| Signals                 |    10.161 |     2057 |       --- |             --- |
| Block RAM               |     0.390 |        3 |        90 |            3.33 |
| DSPs                    |     5.851 |        5 |       140 |            3.57 |
| I/O                     |     3.914 |       74 |       400 |           18.50 |
| Static Power            |     0.349 |          |           |                 |
| Total                   |    27.844 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    23.852 |      23.657 |      0.196 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.185 |       0.135 |      0.051 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     1.088 |       1.084 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.031 |       0.017 |      0.014 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| PCFG_TOP               |    27.495 |
|   ADDR_LATCH           |     0.025 |
|   ADRAM                |     0.001 |
|     RAM1               |     0.001 |
|       U0               |     0.001 |
|   ADRAM_CTRL           |     0.016 |
|     counter            |     0.015 |
|   AD_LATCH             |     0.053 |
|   OPTIONRAM            |     0.023 |
|     RAM1               |     0.023 |
|       U0               |     0.023 |
|   OPTMODE_CTRL         |    22.181 |
|     FFT                |    14.098 |
|       U0               |    14.098 |
|     MULT_IMAG          |     1.237 |
|       U0               |     1.237 |
|     MULT_REAL          |     1.386 |
|       U0               |     1.386 |
|     SQRT               |     4.969 |
|       U0               |     4.969 |
|     SQRT_LATCH         |     0.058 |
|   OPTRAM_CTRL          |     0.058 |
|     counter            |     0.058 |
|   PCRAM_CTRL           |     0.007 |
|     counter            |     0.006 |
|   PC_LATCH             |     0.015 |
|   addr_decode          |     0.034 |
|   clk_gen              |     0.773 |
|     CNT0               |     0.710 |
|   m_data_IOBUF[0]_inst |     0.016 |
|   m_data_IOBUF[1]_inst |     0.016 |
|   m_data_IOBUF[2]_inst |     0.016 |
|   m_data_IOBUF[3]_inst |     0.016 |
|   m_data_IOBUF[4]_inst |     0.016 |
|   m_data_IOBUF[5]_inst |     0.016 |
|   m_data_IOBUF[6]_inst |     0.016 |
|   m_data_IOBUF[7]_inst |     0.016 |
|   main_ctrl            |     0.119 |
|     ad_ctrl            |     0.066 |
+------------------------+-----------+


