-- generated by newgenasym Tue Nov 18 11:13:33 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mic39101 is
    port (    
	EN:        INOUT  STD_LOGIC;    
	FLG:       INOUT  STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC);
end mic39101;
