// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__84(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__84\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_26 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_25 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_24 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_23 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_22 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_21 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_20 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_19 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_18 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_17 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_16 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_15 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_14 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_26 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_25 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_24 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_23 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_22 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_21 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_20 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_19 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_18 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_17 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_16 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_15 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_14 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_39 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_38 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_37 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_36 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_35 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_34 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_33 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_32 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_31 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_30 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_29 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_28 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_27 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_26 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_25 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_24 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_23 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_22 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_21 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_20 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_19 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_18 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_17 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_16 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_15 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_14 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_26 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_25 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_24 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_23 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_22 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_21 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_20 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_19 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_18 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_17 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_16 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_15 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_14 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_0 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_13 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_12 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_11 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_10 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_9 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_8 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_7 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_6 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_5 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_4 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_3 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_2 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_1 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_0 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_phy_addr_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_127 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_91 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_90 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_89 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_88 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_87 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_86 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_85 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_84 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_83 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_82 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_81 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_80 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_79 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_78 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_77 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_76 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_75 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_74 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_73 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_72 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_71 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_70 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_69 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_68 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_67 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_66 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_65 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_64 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_63 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_62 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_61 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_60 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_59 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_58 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_57 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_56 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_55 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_54 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_53 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_52 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_51 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_50 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_49 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_48 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_47 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_46 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_45 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_44 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_43 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_42 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_41 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_40 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_127 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_104 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_103 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_102 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_101 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_100 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_99 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_98 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_97 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_96 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_95 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_94 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_93 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_92 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_91 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_90 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_89 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_88 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_87 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_86 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_85 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_84 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_83 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_82 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_81 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_80 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_79 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_78 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_77 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_76 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_75 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_74 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_73 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_72 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_71 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_70 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_69 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_68 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_67 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_66 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_65 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_64 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_63 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_62 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_61 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_60 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_59 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_58 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_57 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_56 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_55 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_54 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_53 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_39 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_38 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_37 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_36 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_35 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_34 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_33 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_32 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_31 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_30 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_29 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_28 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_27 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_52 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_51 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_50 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_49 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_48 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_47 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_46 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_45 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_44 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_43 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_42 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_41 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_40 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_39 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_38 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_37 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_36 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_35 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_34 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_33 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_32 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_31 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_30 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_29 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_28 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_27 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_26 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_25 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_24 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_23 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_22 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_21 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_20 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_19 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_18 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_17 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_16 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_15 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_14 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_26 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_25 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_24 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_23 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_22 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_21 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_20 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_19 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_18 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_17 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_16 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_15 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_14 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_13 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_12 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_11 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_10 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_9 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_8 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_7 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_6 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_5 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_4 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_3 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_2 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_1 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_0 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_13 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_12 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_11 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_10 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_9 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_8 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_7 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_6 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_5 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_4 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_3 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_2 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_1 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_0 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_61 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_60 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_59 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_58 = 0U;
    } else {
        if ((0U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_0 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_0 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_0 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_0 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_0 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_0 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_0 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_0 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_0 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_0 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0xdU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_13 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_13 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_13 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_13 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_13 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_13 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_13 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_13 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_13 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_13 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0xcU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_12 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_12 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_12 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_12 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_12 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_12 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_12 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_12 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_12 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_12 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0xbU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_11 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_11 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_11 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_11 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_11 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_11 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_11 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_11 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_11 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_11 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0xaU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_10 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_10 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_10 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_10 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_10 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_10 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_10 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_10 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_10 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_10 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((9U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_9 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_9 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_9 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_9 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_9 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_9 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_9 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_9 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_9 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_9 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((8U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_8 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_8 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_8 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_8 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_8 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_8 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_8 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_8 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_8 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_8 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((7U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_7 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_7 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_7 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_7 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_7 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_7 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_7 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_7 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_7 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_7 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((6U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_6 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_6 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_6 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_6 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_6 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_6 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_6 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_6 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_6 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_6 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((5U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_5 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_5 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_5 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_5 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_5 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_5 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_5 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_5 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_5 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_5 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((4U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_4 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_4 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_4 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_4 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_4 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_4 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_4 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_4 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_4 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_4 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((3U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_3 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_3 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_3 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_3 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_3 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_3 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_3 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_3 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_3 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_3 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((2U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_2 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_2 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_2 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_2 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_2 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_2 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_2 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_2 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_2 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_2 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((1U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_1 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_1 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_1 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_1 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_1 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_1 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_1 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_1 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_1 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_1 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x1aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_26 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_26 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_26 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_26 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_26 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_26 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_26 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_26 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_26 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x19U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_25 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_25 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_25 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_25 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_25 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_25 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_25 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_25 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_25 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x18U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_24 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_24 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_24 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_24 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_24 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_24 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_24 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_24 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_24 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x17U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_23 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_23 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_23 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_23 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_23 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_23 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_23 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_23 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_23 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x16U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_22 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_22 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_22 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_22 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_22 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_22 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_22 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_22 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_22 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x15U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_21 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_21 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_21 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_21 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_21 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_21 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_21 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_21 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_21 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x14U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_20 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_20 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_20 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_20 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_20 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_20 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_20 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_20 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_20 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x13U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_19 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_19 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_19 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_19 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_19 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_19 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_19 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_19 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_19 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x12U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_18 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_18 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_18 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_18 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_18 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_18 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_18 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_18 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_18 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x11U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_17 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_17 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_17 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_17 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_17 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_17 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_17 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_17 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_17 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x10U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_16 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_16 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_16 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_16 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_16 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_16 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_16 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_16 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_16 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0xfU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_15 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_15 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_15 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_15 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_15 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_15 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_15 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_15 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_15 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0xeU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_14 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_14 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_14 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_14 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125;
            }
            if (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_14 
                    = (0xffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entryhi);
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata;
            } else if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_14 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_127));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
            } else if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_14 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126;
            } else {
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_14 
                    = (0xffU & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_381));
                vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_14 
                    = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125;
            }
        }
        if ((0x27U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_39 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_39 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x26U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_38 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_38 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x25U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_37 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_37 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x24U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_36 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_36 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x23U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_35 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_35 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x22U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_34 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_34 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x21U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_33 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_33 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x20U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_32 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_32 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x1fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_31 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_31 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x1eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_30 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_30 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x1dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_29 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_29 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x1cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_28 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_28 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if ((0x1bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_27 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT___GEN_125)));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_27 
                = ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wen)
                    ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1_io_wdata
                    : ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127
                        : ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                               >> 5U)))
                            ? vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_126
                            : vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT___GEN_125)));
        }
        if (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_stall_reg) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_phy_addr_reg 
                = ((2U == (vlSelf->mycpu_top__DOT__data_cache__DOT___stage1_sram_phy_addr_reg_T 
                           >> 0x1eU)) ? (0x1fffffffU 
                                         & vlSelf->mycpu_top__DOT__data_cache__DOT___stage1_sram_phy_addr_reg_T)
                    : ((IData)(vlSelf->mycpu_top__DOT__data_cache_io_tlb_req)
                        ? vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1_io_paddr
                        : vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg));
        }
        if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_127 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_127 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_126 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_126 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x7dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_125 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_125 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x7cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_124 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_124 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x7bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_123 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_123 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x7aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_122 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_122 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x79U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_121 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_121 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x78U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_120 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_120 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x77U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_119 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_119 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x76U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_118 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_118 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x75U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_117 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_117 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x74U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_116 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_116 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x73U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_115 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_115 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x72U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_114 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_114 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x71U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_113 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_113 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x70U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_112 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_112 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x6fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_111 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_111 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x6eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_110 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_110 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x6dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_109 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_109 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x6cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_108 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_108 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x6bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_107 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_107 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x6aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_106 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_106 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x69U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_105 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_105 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x68U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_104 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_104 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x67U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_103 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_103 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x66U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_102 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_102 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x65U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_101 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_101 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x64U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_100 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_100 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x63U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_99 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_99 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x62U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_98 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_98 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x61U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_97 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_97 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x60U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_96 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_96 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x5fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_95 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_95 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x5eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_94 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_94 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x5dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_93 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_93 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x5cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_92 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_92 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x5bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_91 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_91 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x5aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_90 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_90 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x59U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_89 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_89 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x58U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_88 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_88 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x57U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_87 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_87 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x56U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_86 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_86 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x55U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_85 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_85 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x54U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_84 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_84 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x53U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_83 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_83 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x52U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_82 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_82 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x51U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_81 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_81 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x50U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_80 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_80 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x4fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_79 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_79 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x4eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_78 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_78 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x4dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_77 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_77 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x4cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_76 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_76 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x4bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_75 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_75 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x4aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_74 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_74 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x49U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_73 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_73 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x48U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_72 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_72 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x47U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_71 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_71 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x46U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_70 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_70 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x45U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_69 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_69 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x44U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_68 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_68 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x43U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_67 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_67 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x42U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_66 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_66 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x41U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_65 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_65 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x40U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_64 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_64 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x3fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_63 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_63 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x3eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_62 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_62 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x3dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_61 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_61 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x3cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_60 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_60 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x3bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_59 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_59 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x3aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_58 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_58 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x39U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_57 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_57 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x38U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_56 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_56 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x37U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_55 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_55 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x36U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_54 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_54 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x35U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_53 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_53 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x34U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_52 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_52 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x33U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_51 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_51 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x32U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_50 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_50 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x31U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_49 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_49 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x30U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_48 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_48 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x2fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_47 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_47 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x2eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_46 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_46 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x2dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_45 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_45 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x2cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_44 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_44 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x2bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_43 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_43 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x2aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_42 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_42 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x29U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_41 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_41 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x28U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_40 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_40 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x27U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_39 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_39 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x26U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_38 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_38 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x25U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_37 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_37 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x24U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_36 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_36 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x23U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_35 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_35 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x22U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_34 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_34 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x21U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_33 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_33 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x20U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_32 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_32 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x1fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_31 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_31 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x1eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_30 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_30 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x1dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_29 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_29 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x1cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_28 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_28 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x1bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_27 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_27 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x1aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_26 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_26 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x19U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_25 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_25 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x18U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_24 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_24 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x17U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_23 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_23 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x16U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_22 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_22 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x15U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_21 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_21 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x14U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_20 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_20 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x13U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_19 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_19 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x12U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_18 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_18 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x11U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_17 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_17 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x10U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_16 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_16 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0xfU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_15 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_15 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0xeU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_14 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_14 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0xdU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_13 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_13 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0xcU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_12 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_12 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0xbU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_11 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_11 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0xaU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_10 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_10 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((9U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_9 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_9 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((8U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_8 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_8 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((7U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_7 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_7 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((6U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_6 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_6 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((5U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_5 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_5 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((4U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_4 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_4 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((3U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_3 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_3 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((2U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_2 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_2 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((1U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_1 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_1 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__way0_dirty_0 
                = (((((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay)) 
                      & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg)) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit0_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid0_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_15));
            vlSelf->mycpu_top__DOT__data_cache__DOT__way1_dirty_0 
                = ((((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way0_dirty_T_2) 
                     & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_hit1_reg)) 
                    & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_valid1_reg)) 
                   | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___way1_dirty_T_15));
        }
        if ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                 & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                    >> 5U))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63 
                    = ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                        : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189);
            }
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                 & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63 
                    = ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                        : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61);
            }
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                 & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                    >> 5U))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63 
                    = ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                        : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189);
            }
            if (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                 & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63 
                    = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata;
            } else if ((0x3fU != (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63 
                    = ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                        : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61);
            }
        }
        if ((0x3dU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_61 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
        }
        if ((0x3cU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_60 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
        }
        if ((0x3bU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_59 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
        }
        if ((0x3aU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_58 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
        }
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__85(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__85\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_57 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_56 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_55 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_54 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_53 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_61 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_60 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_59 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_58 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_57 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_56 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_55 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_54 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_53 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_61 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_60 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_59 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_58 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_57 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_56 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_55 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_54 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_53 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_61 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_60 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_59 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_58 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_57 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_56 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_55 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_54 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_53 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_52 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_51 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_50 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_49 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_48 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_47 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_46 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_45 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_44 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_43 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_42 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_41 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_40 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_52 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_51 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_50 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_49 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_48 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_47 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_46 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_45 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_44 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_43 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_42 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_41 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_40 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_52 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_51 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_50 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_49 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_48 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_47 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_46 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_45 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_44 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_43 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_42 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_41 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_40 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_52 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_51 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_50 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_49 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_48 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_47 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_46 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_45 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_44 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_43 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_42 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_41 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_40 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_39 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_38 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_37 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_36 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_35 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_34 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_33 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_32 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_31 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_30 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_29 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_28 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_27 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_39 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_38 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_37 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_36 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_35 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_34 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_33 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_32 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_31 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_30 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_29 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_28 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_27 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_39 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_38 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_37 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_36 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_35 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_34 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_33 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_32 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_31 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_30 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_29 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_28 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_27 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_39 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_38 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_37 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_36 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_35 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_34 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_33 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_32 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_31 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_30 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_29 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_28 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_27 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_26 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_25 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_24 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_23 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_22 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_21 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_20 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_19 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_18 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_17 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_16 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_15 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_14 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_26 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_25 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_24 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_23 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_22 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_21 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_20 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_19 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_18 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_17 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_16 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_15 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_14 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_26 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_25 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_24 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_23 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_22 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_21 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_20 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_19 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_18 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_17 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_16 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_15 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_14 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_26 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_25 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_24 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_23 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_22 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_21 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_20 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_19 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_18 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_17 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_16 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_15 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_14 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_13 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_12 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_11 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_10 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_9 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_8 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_7 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_6 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_5 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_4 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_3 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_2 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_1 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_0 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_13 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_12 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_11 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_10 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_9 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_8 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_7 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_6 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_5 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_4 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_3 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_2 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_1 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_0 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_13 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_12 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_11 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_10 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_9 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_8 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_7 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_6 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_5 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_4 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_3 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_2 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_1 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_0 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_13 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_12 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_11 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_10 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_9 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_8 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_7 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_6 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_5 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_4 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_3 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_2 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_1 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_0 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_126 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_121 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_120 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_119 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_118 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_117 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_116 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_115 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_114 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_113 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_112 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_111 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_110 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_109 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_108 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_107 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_106 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__lru_105 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
    } else {
        if ((0x39U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_57 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_57 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_57 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_57 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x38U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_56 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_56 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_56 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_56 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x37U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_55 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_55 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_55 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_55 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x36U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_54 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_54 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_54 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_54 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x35U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_53 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_53 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_53 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_53 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x3dU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_61 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_61 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_61 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x3cU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_60 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_60 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_60 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x3bU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_59 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_59 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_59 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x3aU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_58 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_58 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_58 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x34U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_52 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_52 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_52 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_52 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x33U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_51 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_51 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_51 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_51 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x32U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_50 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_50 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_50 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_50 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x31U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_49 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_49 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_49 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_49 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x30U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_48 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_48 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_48 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_48 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x2fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_47 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_47 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_47 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_47 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x2eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_46 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_46 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_46 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_46 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x2dU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_45 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_45 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_45 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_45 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x2cU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_44 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_44 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_44 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_44 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x2bU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_43 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_43 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_43 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_43 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x2aU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_42 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_42 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_42 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_42 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x29U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_41 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_41 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_41 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_41 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x28U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_40 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_40 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_40 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_40 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x27U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_39 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_39 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_39 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_39 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x26U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_38 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_38 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_38 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_38 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x25U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_37 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_37 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_37 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_37 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x24U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_36 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_36 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_36 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_36 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x23U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_35 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_35 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_35 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_35 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x22U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_34 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_34 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_34 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_34 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x21U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_33 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_33 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_33 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_33 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x20U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_32 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_32 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_32 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_32 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x1fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_31 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_31 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_31 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_31 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x1eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_30 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_30 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_30 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_30 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x1dU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_29 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_29 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_29 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_29 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x1cU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_28 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_28 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_28 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_28 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x1bU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_27 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_27 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_27 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_27 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x1aU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_26 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_26 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_26 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_26 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x19U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_25 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_25 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_25 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_25 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x18U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_24 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_24 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_24 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_24 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x17U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_23 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_23 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_23 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_23 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x16U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_22 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_22 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_22 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_22 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x15U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_21 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_21 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_21 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_21 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x14U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_20 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_20 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_20 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_20 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x13U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_19 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_19 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_19 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_19 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x12U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_18 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_18 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_18 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_18 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x11U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_17 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_17 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_17 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_17 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x10U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_16 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_16 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_16 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_16 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0xfU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_15 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_15 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_15 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_15 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0xeU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_14 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_14 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_14 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_14 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0xdU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_13 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_13 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_13 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_13 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0xcU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_12 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_12 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_12 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_12 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0xbU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_11 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_11 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_11 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_11 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0xaU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                               >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_10 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_10 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_10 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_10 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((9U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_9 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_9 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_9 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_9 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((8U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_8 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_8 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_8 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_8 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((7U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_7 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_7 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_7 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_7 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((6U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_6 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_6 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_6 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_6 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((5U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_5 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_5 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_5 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_5 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((4U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_4 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_4 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_4 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_4 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((3U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_3 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_3 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_3 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_3 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((2U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_2 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_2 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_2 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_2 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((1U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_1 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_1 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_1 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_1 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0U == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                             >> 6U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_0 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_0 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT___GEN_61)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_0 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                       >> 5U)) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_189)));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_0 
                = (((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1_io_wen) 
                    & (~ (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                          >> 5U))) ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_io_wdata
                    : ((0x3fU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 6U)))
                        ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63
                        : ((0x3eU == (0x3fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                               >> 6U)))
                            ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_62
                            : vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT___GEN_61)));
        }
        if ((0x7fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
            if ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = (0xffU & vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253));
            }
            if ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253));
            }
            if ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = (0xffU & (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U));
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253));
            }
            if ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6_io_wen))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                       >> 0x18U);
            } else if ((0x7fU != (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
                    = ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                           >> 5U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                        : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253));
            }
        }
        if ((0x7dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_125 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x7cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_124 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x7bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_123 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x7aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_122 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x79U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_121 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
        }
        if ((0x78U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_120 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x77U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_119 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x76U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_118 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x7eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_126 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x75U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_117 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x74U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_116 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x73U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_115 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x72U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_114 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x71U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_113 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x70U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_112 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x6fU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_111 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x6eU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_110 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x6dU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_109 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x6cU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_108 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x6bU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_107 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x6aU == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_106 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
        if ((0x69U == (0x7fU & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & ((1U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & ((2U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 8U) : ((0x7fU == 
                                           (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                           ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                           : ((0x7eU 
                                               == (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                               ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                               : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & ((4U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x10U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & ((8U & (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wen))
                             ? (vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7_io_wdata 
                                >> 0x18U) : ((0x7fU 
                                              == (0x7fU 
                                                  & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                     >> 5U)))
                                              ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                              : ((0x7eU 
                                                  == 
                                                  (0x7fU 
                                                   & (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                                      >> 5U)))
                                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__data_cache__DOT__lru_105 
                = (1U & ((0x19U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__state_lookup_for_less_delay))
                          ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___lru_T_5)
                          : (((0xeU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
                              | (0x10U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)))
                              ? (~ (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_128))
                              : ((0x7fU == (0x7fU & 
                                            (vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_addr_reg 
                                             >> 5U)))
                                  ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__lru_127)
                                  : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_127)))));
        }
    }
}
