// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/13/2021 16:41:20"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ARQ_Lab1 (
	CLK0,
	Clock14,
	Externo0,
	Externo1,
	Externo2,
	Externo3,
	Clock,
	CLK1,
	CLK2,
	CLK3,
	Q0,
	Q1,
	Q2,
	Q3,
	Write_Enable,
	Cout,
	N,
	Z,
	Enderecoteste,
	Instrucao,
	R0,
	R1,
	R2,
	R3);
output 	CLK0;
input 	Clock14;
input 	Externo0;
input 	Externo1;
input 	Externo2;
input 	Externo3;
input 	Clock;
output 	CLK1;
output 	CLK2;
output 	CLK3;
output 	Q0;
output 	Q1;
output 	Q2;
output 	Q3;
output 	Write_Enable;
output 	Cout;
output 	N;
output 	Z;
output 	[4:0] Enderecoteste;
output 	[9:0] Instrucao;
output 	[3:0] R0;
output 	[3:0] R1;
output 	[3:0] R2;
output 	[3:0] R3;

// Design Ports Information
// CLK0	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK1	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK2	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK3	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Enable	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Cout	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// N	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Z	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[4]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Enderecoteste[0]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[9]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[8]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[6]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[5]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[3]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instrucao[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[2]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[0]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[2]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[0]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R3[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Externo3	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Externo2	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Externo1	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Externo0	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock14	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst16|Add1~0_combout ;
wire \inst16|Add1~5_combout ;
wire \inst16|Add1~9 ;
wire \inst16|Add1~11_combout ;
wire \MuxA|inst2|$00000|auto_generated|result_node[2]~1_combout ;
wire \MBSelect|$00000|auto_generated|result_node[1]~4_combout ;
wire \MBSelect|$00000|auto_generated|result_node[1]~5_combout ;
wire \MuxA|inst2|$00000|auto_generated|result_node[0]~3_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \inst4~clkctrl_outclk ;
wire \inst~clkctrl_outclk ;
wire \inst16|auxiliar~regout ;
wire \inst16|endereco_instrucao~0_combout ;
wire \inst16|Add1~13_combout ;
wire \inst16|Add1~7_combout ;
wire \inst16|Add1~1 ;
wire \inst16|Add1~2_combout ;
wire \inst16|Add1~4_combout ;
wire \inst16|Equal0~0_combout ;
wire \inst16|endereco~0_combout ;
wire \inst16|endereco_instrucao~4_combout ;
wire \inst16|endereco_instrucao~1_combout ;
wire \inst16|endereco_instrucao~3_combout ;
wire \inst16|Add1~3 ;
wire \inst16|Add1~6 ;
wire \inst16|Add1~8_combout ;
wire \inst16|Add1~10_combout ;
wire \inst16|endereco_instrucao~2_combout ;
wire \inst14|RAM~0_combout ;
wire \inst19|WideOr2~2_combout ;
wire \inst14|RAM~2_combout ;
wire \inst14|RAM~3_combout ;
wire \inst19|S1~combout ;
wire \Clock14~combout ;
wire \inst~combout ;
wire \inst4~combout ;
wire \inst19|Selector18~0_combout ;
wire \inst19|A1~combout ;
wire \inst14|RAM~1_combout ;
wire \inst14|RAM~1clkctrl_outclk ;
wire \inst19|B0~combout ;
wire \inst14|RAM~4_combout ;
wire \inst19|B1~combout ;
wire \MBSelect|$00000|auto_generated|result_node[3]~0_combout ;
wire \MBSelect|$00000|auto_generated|result_node[3]~1_combout ;
wire \inst9|inst6~regout ;
wire \MuxA|inst2|$00000|auto_generated|result_node[3]~0_combout ;
wire \inst19|WideOr2~3_combout ;
wire \inst19|WideOr2~3clkctrl_outclk ;
wire \inst1|Add1~0_combout ;
wire \inst1|G[0]~9_combout ;
wire \inst9|inst9~regout ;
wire \inst5|inst9~regout ;
wire \MBSelect|$00000|auto_generated|result_node[0]~6_combout ;
wire \MBSelect|$00000|auto_generated|result_node[0]~7_combout ;
wire \inst1|Add1~1 ;
wire \inst1|Add1~2_combout ;
wire \inst1|G[1]~8_combout ;
wire \inst9|inst4~regout ;
wire \inst5|inst4~regout ;
wire \MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout ;
wire \inst1|Add1~3 ;
wire \inst1|Add1~4_combout ;
wire \inst1|G[2]~6_combout ;
wire \inst5|inst5~feeder_combout ;
wire \inst5|inst5~regout ;
wire \inst9|inst5~feeder_combout ;
wire \inst9|inst5~regout ;
wire \MBSelect|$00000|auto_generated|result_node[2]~2_combout ;
wire \MBSelect|$00000|auto_generated|result_node[2]~3_combout ;
wire \inst1|Add1~5 ;
wire \inst1|Add1~6_combout ;
wire \inst1|G[3]~7_combout ;
wire \inst5|inst6~regout ;
wire \inst1|always0~2_combout ;
wire \inst11~regout ;
wire [3:0] \inst19|Const_in ;
wire [4:0] \inst16|endereco_instrucao ;
wire [4:0] \inst16|endereco ;


// Location: LCCOMB_X43_Y34_N16
cycloneii_lcell_comb \inst16|Add1~0 (
// Equation(s):
// \inst16|Add1~0_combout  = \inst16|endereco [0] $ (VCC)
// \inst16|Add1~1  = CARRY(\inst16|endereco [0])

	.dataa(vcc),
	.datab(\inst16|endereco [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst16|Add1~0_combout ),
	.cout(\inst16|Add1~1 ));
// synopsys translate_off
defparam \inst16|Add1~0 .lut_mask = 16'h33CC;
defparam \inst16|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneii_lcell_comb \inst16|Add1~5 (
// Equation(s):
// \inst16|Add1~5_combout  = (\inst16|endereco [2] & (\inst16|Add1~3  $ (GND))) # (!\inst16|endereco [2] & (!\inst16|Add1~3  & VCC))
// \inst16|Add1~6  = CARRY((\inst16|endereco [2] & !\inst16|Add1~3 ))

	.dataa(vcc),
	.datab(\inst16|endereco [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst16|Add1~3 ),
	.combout(\inst16|Add1~5_combout ),
	.cout(\inst16|Add1~6 ));
// synopsys translate_off
defparam \inst16|Add1~5 .lut_mask = 16'hC30C;
defparam \inst16|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneii_lcell_comb \inst16|Add1~8 (
// Equation(s):
// \inst16|Add1~8_combout  = (\inst16|endereco [3] & (!\inst16|Add1~6 )) # (!\inst16|endereco [3] & ((\inst16|Add1~6 ) # (GND)))
// \inst16|Add1~9  = CARRY((!\inst16|Add1~6 ) # (!\inst16|endereco [3]))

	.dataa(\inst16|endereco [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst16|Add1~6 ),
	.combout(\inst16|Add1~8_combout ),
	.cout(\inst16|Add1~9 ));
// synopsys translate_off
defparam \inst16|Add1~8 .lut_mask = 16'h5A5F;
defparam \inst16|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneii_lcell_comb \inst16|Add1~11 (
// Equation(s):
// \inst16|Add1~11_combout  = \inst16|Add1~9  $ (!\inst16|endereco [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst16|endereco [4]),
	.cin(\inst16|Add1~9 ),
	.combout(\inst16|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add1~11 .lut_mask = 16'hF00F;
defparam \inst16|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \MuxA|inst2|$00000|auto_generated|result_node[2]~1 (
// Equation(s):
// \MuxA|inst2|$00000|auto_generated|result_node[2]~1_combout  = (\inst19|A1~combout  & (\inst9|inst5~regout )) # (!\inst19|A1~combout  & ((\inst5|inst5~regout )))

	.dataa(vcc),
	.datab(\inst19|A1~combout ),
	.datac(\inst9|inst5~regout ),
	.datad(\inst5|inst5~regout ),
	.cin(gnd),
	.combout(\MuxA|inst2|$00000|auto_generated|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxA|inst2|$00000|auto_generated|result_node[2]~1 .lut_mask = 16'hF3C0;
defparam \MuxA|inst2|$00000|auto_generated|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[1]~4 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[1]~4_combout  = (\inst19|B1~combout  & (\inst19|B0~combout  & ((\inst9|inst4~regout )))) # (!\inst19|B1~combout  & (!\inst19|B0~combout  & (\inst5|inst4~regout )))

	.dataa(\inst19|B1~combout ),
	.datab(\inst19|B0~combout ),
	.datac(\inst5|inst4~regout ),
	.datad(\inst9|inst4~regout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[1]~4 .lut_mask = 16'h9810;
defparam \MBSelect|$00000|auto_generated|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[1]~5 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[1]~5_combout  = (\inst14|RAM~1_combout  & ((\inst19|Const_in [1]))) # (!\inst14|RAM~1_combout  & (\MBSelect|$00000|auto_generated|result_node[1]~4_combout ))

	.dataa(vcc),
	.datab(\MBSelect|$00000|auto_generated|result_node[1]~4_combout ),
	.datac(\inst14|RAM~1_combout ),
	.datad(\inst19|Const_in [1]),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[1]~5 .lut_mask = 16'hFC0C;
defparam \MBSelect|$00000|auto_generated|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneii_lcell_comb \MuxA|inst2|$00000|auto_generated|result_node[0]~3 (
// Equation(s):
// \MuxA|inst2|$00000|auto_generated|result_node[0]~3_combout  = (\inst19|A1~combout  & ((!\inst9|inst9~regout ))) # (!\inst19|A1~combout  & (!\inst5|inst9~regout ))

	.dataa(vcc),
	.datab(\inst19|A1~combout ),
	.datac(\inst5|inst9~regout ),
	.datad(\inst9|inst9~regout ),
	.cin(gnd),
	.combout(\MuxA|inst2|$00000|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxA|inst2|$00000|auto_generated|result_node[0]~3 .lut_mask = 16'h03CF;
defparam \MuxA|inst2|$00000|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneii_lcell_comb \inst19|Const_in[1] (
// Equation(s):
// \inst19|Const_in [1] = (GLOBAL(\inst19|WideOr2~3clkctrl_outclk ) & (\inst14|RAM~4_combout )) # (!GLOBAL(\inst19|WideOr2~3clkctrl_outclk ) & ((\inst19|Const_in [1])))

	.dataa(\inst14|RAM~4_combout ),
	.datab(vcc),
	.datac(\inst19|Const_in [1]),
	.datad(\inst19|WideOr2~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst19|Const_in [1]),
	.cout());
// synopsys translate_off
defparam \inst19|Const_in[1] .lut_mask = 16'hAAF0;
defparam \inst19|Const_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4~clkctrl .clock_type = "global clock";
defparam \inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \inst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst~clkctrl_outclk ));
// synopsys translate_off
defparam \inst~clkctrl .clock_type = "global clock";
defparam \inst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X42_Y34_N29
cycloneii_lcell_ff \inst16|auxiliar (
	.clk(!\Clock~clkctrl_outclk ),
	.datain(\inst19|WideOr2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|auxiliar~regout ));

// Location: LCCOMB_X43_Y34_N30
cycloneii_lcell_comb \inst16|endereco_instrucao~0 (
// Equation(s):
// \inst16|endereco_instrucao~0_combout  = (\inst16|endereco [1] & !\inst16|auxiliar~regout )

	.dataa(\inst16|endereco [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~0 .lut_mask = 16'h00AA;
defparam \inst16|endereco_instrucao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N31
cycloneii_lcell_ff \inst16|endereco_instrucao[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco_instrucao~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [1]));

// Location: LCCOMB_X43_Y34_N6
cycloneii_lcell_comb \inst16|Add1~13 (
// Equation(s):
// \inst16|Add1~13_combout  = (\inst16|Add1~11_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|endereco [4]) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Add1~11_combout ),
	.datab(\inst16|Equal0~0_combout ),
	.datac(\inst16|endereco [4]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add1~13 .lut_mask = 16'h002A;
defparam \inst16|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N7
cycloneii_lcell_ff \inst16|endereco[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|Add1~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [4]));

// Location: LCCOMB_X43_Y34_N26
cycloneii_lcell_comb \inst16|Add1~7 (
// Equation(s):
// \inst16|Add1~7_combout  = (\inst16|Add1~5_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|endereco [4]) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Add1~5_combout ),
	.datab(\inst16|Equal0~0_combout ),
	.datac(\inst16|endereco [4]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add1~7 .lut_mask = 16'h002A;
defparam \inst16|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N27
cycloneii_lcell_ff \inst16|endereco[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|Add1~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [2]));

// Location: LCCOMB_X43_Y34_N18
cycloneii_lcell_comb \inst16|Add1~2 (
// Equation(s):
// \inst16|Add1~2_combout  = (\inst16|endereco [1] & (!\inst16|Add1~1 )) # (!\inst16|endereco [1] & ((\inst16|Add1~1 ) # (GND)))
// \inst16|Add1~3  = CARRY((!\inst16|Add1~1 ) # (!\inst16|endereco [1]))

	.dataa(\inst16|endereco [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst16|Add1~1 ),
	.combout(\inst16|Add1~2_combout ),
	.cout(\inst16|Add1~3 ));
// synopsys translate_off
defparam \inst16|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst16|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneii_lcell_comb \inst16|Add1~4 (
// Equation(s):
// \inst16|Add1~4_combout  = (\inst16|Add1~2_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|endereco [4]) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Equal0~0_combout ),
	.datab(\inst16|Add1~2_combout ),
	.datac(\inst16|endereco [4]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add1~4 .lut_mask = 16'h004C;
defparam \inst16|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N11
cycloneii_lcell_ff \inst16|endereco[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|Add1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [1]));

// Location: LCCOMB_X43_Y34_N8
cycloneii_lcell_comb \inst16|Equal0~0 (
// Equation(s):
// \inst16|Equal0~0_combout  = (!\inst16|endereco [3] & (\inst16|endereco [0] & (!\inst16|endereco [2] & \inst16|endereco [1])))

	.dataa(\inst16|endereco [3]),
	.datab(\inst16|endereco [0]),
	.datac(\inst16|endereco [2]),
	.datad(\inst16|endereco [1]),
	.cin(gnd),
	.combout(\inst16|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Equal0~0 .lut_mask = 16'h0400;
defparam \inst16|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneii_lcell_comb \inst16|endereco~0 (
// Equation(s):
// \inst16|endereco~0_combout  = (\inst16|auxiliar~regout ) # ((\inst16|Add1~0_combout  & ((!\inst16|endereco [4]) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Add1~0_combout ),
	.datab(\inst16|Equal0~0_combout ),
	.datac(\inst16|endereco [4]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco~0 .lut_mask = 16'hFF2A;
defparam \inst16|endereco~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N29
cycloneii_lcell_ff \inst16|endereco[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [0]));

// Location: LCCOMB_X43_Y34_N14
cycloneii_lcell_comb \inst16|endereco_instrucao~4 (
// Equation(s):
// \inst16|endereco_instrucao~4_combout  = (\inst16|endereco [0] & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(\inst16|endereco [0]),
	.datac(vcc),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~4 .lut_mask = 16'h00CC;
defparam \inst16|endereco_instrucao~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N15
cycloneii_lcell_ff \inst16|endereco_instrucao[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|endereco_instrucao~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [0]));

// Location: LCCOMB_X42_Y34_N14
cycloneii_lcell_comb \inst16|endereco_instrucao~1 (
// Equation(s):
// \inst16|endereco_instrucao~1_combout  = (\inst16|endereco [2] & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(\inst16|endereco [2]),
	.datac(vcc),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~1 .lut_mask = 16'h00CC;
defparam \inst16|endereco_instrucao~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N15
cycloneii_lcell_ff \inst16|endereco_instrucao[2] (
	.clk(\Clock~combout ),
	.datain(\inst16|endereco_instrucao~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [2]));

// Location: LCCOMB_X42_Y34_N4
cycloneii_lcell_comb \inst16|endereco_instrucao~3 (
// Equation(s):
// \inst16|endereco_instrucao~3_combout  = (!\inst16|auxiliar~regout  & \inst16|endereco [4])

	.dataa(vcc),
	.datab(\inst16|auxiliar~regout ),
	.datac(vcc),
	.datad(\inst16|endereco [4]),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~3 .lut_mask = 16'h3300;
defparam \inst16|endereco_instrucao~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N5
cycloneii_lcell_ff \inst16|endereco_instrucao[4] (
	.clk(\Clock~combout ),
	.datain(\inst16|endereco_instrucao~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [4]));

// Location: LCCOMB_X43_Y34_N12
cycloneii_lcell_comb \inst16|Add1~10 (
// Equation(s):
// \inst16|Add1~10_combout  = (\inst16|Add1~8_combout  & (!\inst16|auxiliar~regout  & ((!\inst16|endereco [4]) # (!\inst16|Equal0~0_combout ))))

	.dataa(\inst16|Equal0~0_combout ),
	.datab(\inst16|Add1~8_combout ),
	.datac(\inst16|endereco [4]),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Add1~10 .lut_mask = 16'h004C;
defparam \inst16|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N13
cycloneii_lcell_ff \inst16|endereco[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\inst16|Add1~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco [3]));

// Location: LCCOMB_X42_Y34_N20
cycloneii_lcell_comb \inst16|endereco_instrucao~2 (
// Equation(s):
// \inst16|endereco_instrucao~2_combout  = (\inst16|endereco [3] & !\inst16|auxiliar~regout )

	.dataa(vcc),
	.datab(\inst16|endereco [3]),
	.datac(vcc),
	.datad(\inst16|auxiliar~regout ),
	.cin(gnd),
	.combout(\inst16|endereco_instrucao~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|endereco_instrucao~2 .lut_mask = 16'h00CC;
defparam \inst16|endereco_instrucao~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N21
cycloneii_lcell_ff \inst16|endereco_instrucao[3] (
	.clk(\Clock~combout ),
	.datain(\inst16|endereco_instrucao~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst16|endereco_instrucao [3]));

// Location: LCCOMB_X42_Y34_N22
cycloneii_lcell_comb \inst14|RAM~0 (
// Equation(s):
// \inst14|RAM~0_combout  = (!\inst16|endereco_instrucao [2] & (!\inst16|endereco_instrucao [4] & !\inst16|endereco_instrucao [3]))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [2]),
	.datac(\inst16|endereco_instrucao [4]),
	.datad(\inst16|endereco_instrucao [3]),
	.cin(gnd),
	.combout(\inst14|RAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~0 .lut_mask = 16'h0003;
defparam \inst14|RAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
cycloneii_lcell_comb \inst19|WideOr2~2 (
// Equation(s):
// \inst19|WideOr2~2_combout  = (\inst16|endereco_instrucao [1] & (!\inst16|endereco_instrucao [0] & \inst14|RAM~0_combout ))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [1]),
	.datac(\inst16|endereco_instrucao [0]),
	.datad(\inst14|RAM~0_combout ),
	.cin(gnd),
	.combout(\inst19|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|WideOr2~2 .lut_mask = 16'h0C00;
defparam \inst19|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
cycloneii_lcell_comb \inst14|RAM~2 (
// Equation(s):
// \inst14|RAM~2_combout  = (!\inst16|endereco_instrucao [3] & (!\inst16|endereco_instrucao [2] & (!\inst16|endereco_instrucao [4] & !\inst16|endereco_instrucao [1])))

	.dataa(\inst16|endereco_instrucao [3]),
	.datab(\inst16|endereco_instrucao [2]),
	.datac(\inst16|endereco_instrucao [4]),
	.datad(\inst16|endereco_instrucao [1]),
	.cin(gnd),
	.combout(\inst14|RAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~2 .lut_mask = 16'h0001;
defparam \inst14|RAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
cycloneii_lcell_comb \inst14|RAM~3 (
// Equation(s):
// \inst14|RAM~3_combout  = (\inst16|endereco_instrucao [0] & \inst14|RAM~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst16|endereco_instrucao [0]),
	.datad(\inst14|RAM~2_combout ),
	.cin(gnd),
	.combout(\inst14|RAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~3 .lut_mask = 16'hF000;
defparam \inst14|RAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
cycloneii_lcell_comb \inst19|S1 (
// Equation(s):
// \inst19|S1~combout  = (\inst19|WideOr2~2_combout  & (\inst19|S1~combout )) # (!\inst19|WideOr2~2_combout  & ((\inst14|RAM~3_combout )))

	.dataa(vcc),
	.datab(\inst19|WideOr2~2_combout ),
	.datac(\inst19|S1~combout ),
	.datad(\inst14|RAM~3_combout ),
	.cin(gnd),
	.combout(\inst19|S1~combout ),
	.cout());
// synopsys translate_off
defparam \inst19|S1 .lut_mask = 16'hF3C0;
defparam \inst19|S1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock14~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock14~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock14));
// synopsys translate_off
defparam \Clock14~I .input_async_reset = "none";
defparam \Clock14~I .input_power_up = "low";
defparam \Clock14~I .input_register_mode = "none";
defparam \Clock14~I .input_sync_reset = "none";
defparam \Clock14~I .oe_async_reset = "none";
defparam \Clock14~I .oe_power_up = "low";
defparam \Clock14~I .oe_register_mode = "none";
defparam \Clock14~I .oe_sync_reset = "none";
defparam \Clock14~I .operation_mode = "input";
defparam \Clock14~I .output_async_reset = "none";
defparam \Clock14~I .output_power_up = "low";
defparam \Clock14~I .output_register_mode = "none";
defparam \Clock14~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
cycloneii_lcell_comb inst(
// Equation(s):
// \inst~combout  = LCELL((!\inst19|WideOr2~2_combout  & (!\inst19|S1~combout  & \Clock14~combout )))

	.dataa(vcc),
	.datab(\inst19|WideOr2~2_combout ),
	.datac(\inst19|S1~combout ),
	.datad(\Clock14~combout ),
	.cin(gnd),
	.combout(\inst~combout ),
	.cout());
// synopsys translate_off
defparam inst.lut_mask = 16'h0300;
defparam inst.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
cycloneii_lcell_comb inst4(
// Equation(s):
// \inst4~combout  = LCELL((\Clock14~combout  & (\inst19|S1~combout  & !\inst19|WideOr2~2_combout )))

	.dataa(vcc),
	.datab(\Clock14~combout ),
	.datac(\inst19|S1~combout ),
	.datad(\inst19|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\inst4~combout ),
	.cout());
// synopsys translate_off
defparam inst4.lut_mask = 16'h00C0;
defparam inst4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
cycloneii_lcell_comb \inst19|Selector18~0 (
// Equation(s):
// \inst19|Selector18~0_combout  = (!\inst16|endereco_instrucao [1] & (\inst16|endereco_instrucao [0] & \inst14|RAM~0_combout ))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [1]),
	.datac(\inst16|endereco_instrucao [0]),
	.datad(\inst14|RAM~0_combout ),
	.cin(gnd),
	.combout(\inst19|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|Selector18~0 .lut_mask = 16'h3000;
defparam \inst19|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N12
cycloneii_lcell_comb \inst19|A1 (
// Equation(s):
// \inst19|A1~combout  = (\inst19|WideOr2~2_combout  & (\inst19|A1~combout )) # (!\inst19|WideOr2~2_combout  & ((\inst19|Selector18~0_combout )))

	.dataa(vcc),
	.datab(\inst19|WideOr2~2_combout ),
	.datac(\inst19|A1~combout ),
	.datad(\inst19|Selector18~0_combout ),
	.cin(gnd),
	.combout(\inst19|A1~combout ),
	.cout());
// synopsys translate_off
defparam \inst19|A1 .lut_mask = 16'hF3C0;
defparam \inst19|A1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
cycloneii_lcell_comb \inst14|RAM~1 (
// Equation(s):
// \inst14|RAM~1_combout  = (\inst14|RAM~0_combout  & ((!\inst16|endereco_instrucao [0]) # (!\inst16|endereco_instrucao [1])))

	.dataa(vcc),
	.datab(\inst16|endereco_instrucao [1]),
	.datac(\inst16|endereco_instrucao [0]),
	.datad(\inst14|RAM~0_combout ),
	.cin(gnd),
	.combout(\inst14|RAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~1 .lut_mask = 16'h3F00;
defparam \inst14|RAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst14|RAM~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst14|RAM~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst14|RAM~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst14|RAM~1clkctrl .clock_type = "global clock";
defparam \inst14|RAM~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneii_lcell_comb \inst19|B0 (
// Equation(s):
// \inst19|B0~combout  = (GLOBAL(\inst14|RAM~1clkctrl_outclk ) & (\inst19|B0~combout )) # (!GLOBAL(\inst14|RAM~1clkctrl_outclk ) & ((\inst14|RAM~2_combout )))

	.dataa(vcc),
	.datab(\inst19|B0~combout ),
	.datac(\inst14|RAM~2_combout ),
	.datad(\inst14|RAM~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst19|B0~combout ),
	.cout());
// synopsys translate_off
defparam \inst19|B0 .lut_mask = 16'hCCF0;
defparam \inst19|B0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
cycloneii_lcell_comb \inst14|RAM~4 (
// Equation(s):
// \inst14|RAM~4_combout  = (!\inst16|endereco_instrucao [0] & \inst14|RAM~2_combout )

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst14|RAM~2_combout ),
	.cin(gnd),
	.combout(\inst14|RAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|RAM~4 .lut_mask = 16'h5500;
defparam \inst14|RAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneii_lcell_comb \inst19|B1 (
// Equation(s):
// \inst19|B1~combout  = (GLOBAL(\inst14|RAM~1clkctrl_outclk ) & (\inst19|B1~combout )) # (!GLOBAL(\inst14|RAM~1clkctrl_outclk ) & ((\inst14|RAM~4_combout )))

	.dataa(\inst19|B1~combout ),
	.datab(vcc),
	.datac(\inst14|RAM~4_combout ),
	.datad(\inst14|RAM~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst19|B1~combout ),
	.cout());
// synopsys translate_off
defparam \inst19|B1 .lut_mask = 16'hAAF0;
defparam \inst19|B1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[3]~0 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[3]~0_combout  = (\inst19|B0~combout  & (\inst9|inst6~regout  & ((\inst19|B1~combout )))) # (!\inst19|B0~combout  & (((\inst5|inst6~regout  & !\inst19|B1~combout ))))

	.dataa(\inst9|inst6~regout ),
	.datab(\inst19|B0~combout ),
	.datac(\inst5|inst6~regout ),
	.datad(\inst19|B1~combout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[3]~0 .lut_mask = 16'h8830;
defparam \MBSelect|$00000|auto_generated|result_node[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[3]~1 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[3]~1_combout  = (\MBSelect|$00000|auto_generated|result_node[3]~0_combout  & (((\inst16|endereco_instrucao [0] & \inst16|endereco_instrucao [1])) # (!\inst14|RAM~0_combout )))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst16|endereco_instrucao [1]),
	.datac(\inst14|RAM~0_combout ),
	.datad(\MBSelect|$00000|auto_generated|result_node[3]~0_combout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[3]~1 .lut_mask = 16'h8F00;
defparam \MBSelect|$00000|auto_generated|result_node[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N15
cycloneii_lcell_ff \inst9|inst6 (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst1|G[3]~7_combout ),
	.sdata(gnd),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst6~regout ));

// Location: LCCOMB_X41_Y33_N22
cycloneii_lcell_comb \MuxA|inst2|$00000|auto_generated|result_node[3]~0 (
// Equation(s):
// \MuxA|inst2|$00000|auto_generated|result_node[3]~0_combout  = (\inst19|A1~combout  & ((\inst9|inst6~regout ))) # (!\inst19|A1~combout  & (\inst5|inst6~regout ))

	.dataa(vcc),
	.datab(\inst19|A1~combout ),
	.datac(\inst5|inst6~regout ),
	.datad(\inst9|inst6~regout ),
	.cin(gnd),
	.combout(\MuxA|inst2|$00000|auto_generated|result_node[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxA|inst2|$00000|auto_generated|result_node[3]~0 .lut_mask = 16'hFC30;
defparam \MuxA|inst2|$00000|auto_generated|result_node[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N2
cycloneii_lcell_comb \inst19|WideOr2~3 (
// Equation(s):
// \inst19|WideOr2~3_combout  = (!\inst16|endereco_instrucao [3] & (!\inst16|endereco_instrucao [4] & (!\inst16|endereco_instrucao [2] & !\inst16|endereco_instrucao [1])))

	.dataa(\inst16|endereco_instrucao [3]),
	.datab(\inst16|endereco_instrucao [4]),
	.datac(\inst16|endereco_instrucao [2]),
	.datad(\inst16|endereco_instrucao [1]),
	.cin(gnd),
	.combout(\inst19|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|WideOr2~3 .lut_mask = 16'h0001;
defparam \inst19|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \inst19|WideOr2~3clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst19|WideOr2~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst19|WideOr2~3clkctrl_outclk ));
// synopsys translate_off
defparam \inst19|WideOr2~3clkctrl .clock_type = "global clock";
defparam \inst19|WideOr2~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneii_lcell_comb \inst19|Const_in[0] (
// Equation(s):
// \inst19|Const_in [0] = (GLOBAL(\inst19|WideOr2~3clkctrl_outclk ) & (\inst14|RAM~2_combout )) # (!GLOBAL(\inst19|WideOr2~3clkctrl_outclk ) & ((\inst19|Const_in [0])))

	.dataa(vcc),
	.datab(\inst14|RAM~2_combout ),
	.datac(\inst19|WideOr2~3clkctrl_outclk ),
	.datad(\inst19|Const_in [0]),
	.cin(gnd),
	.combout(\inst19|Const_in [0]),
	.cout());
// synopsys translate_off
defparam \inst19|Const_in[0] .lut_mask = 16'hCFC0;
defparam \inst19|Const_in[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneii_lcell_comb \inst1|Add1~0 (
// Equation(s):
// \inst1|Add1~0_combout  = (\MuxA|inst2|$00000|auto_generated|result_node[0]~3_combout  & (\MBSelect|$00000|auto_generated|result_node[0]~7_combout  & VCC)) # (!\MuxA|inst2|$00000|auto_generated|result_node[0]~3_combout  & 
// (\MBSelect|$00000|auto_generated|result_node[0]~7_combout  $ (VCC)))
// \inst1|Add1~1  = CARRY((!\MuxA|inst2|$00000|auto_generated|result_node[0]~3_combout  & \MBSelect|$00000|auto_generated|result_node[0]~7_combout ))

	.dataa(\MuxA|inst2|$00000|auto_generated|result_node[0]~3_combout ),
	.datab(\MBSelect|$00000|auto_generated|result_node[0]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add1~0_combout ),
	.cout(\inst1|Add1~1 ));
// synopsys translate_off
defparam \inst1|Add1~0 .lut_mask = 16'h9944;
defparam \inst1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cycloneii_lcell_comb \inst1|G[0]~9 (
// Equation(s):
// \inst1|G[0]~9_combout  = (\inst1|Add1~0_combout  & (((\inst16|endereco_instrucao [0]) # (!\inst14|RAM~0_combout )) # (!\inst16|endereco_instrucao [1])))

	.dataa(\inst16|endereco_instrucao [1]),
	.datab(\inst16|endereco_instrucao [0]),
	.datac(\inst1|Add1~0_combout ),
	.datad(\inst14|RAM~0_combout ),
	.cin(gnd),
	.combout(\inst1|G[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[0]~9 .lut_mask = 16'hD0F0;
defparam \inst1|G[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N11
cycloneii_lcell_ff \inst9|inst9 (
	.clk(\inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|G[0]~9_combout ),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst9~regout ));

// Location: LCFF_X42_Y33_N5
cycloneii_lcell_ff \inst5|inst9 (
	.clk(\inst~clkctrl_outclk ),
	.datain(\inst1|G[0]~9_combout ),
	.sdata(gnd),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst9~regout ));

// Location: LCCOMB_X42_Y33_N10
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[0]~6 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[0]~6_combout  = (\inst19|B1~combout  & (\inst19|B0~combout  & (\inst9|inst9~regout ))) # (!\inst19|B1~combout  & (!\inst19|B0~combout  & ((\inst5|inst9~regout ))))

	.dataa(\inst19|B1~combout ),
	.datab(\inst19|B0~combout ),
	.datac(\inst9|inst9~regout ),
	.datad(\inst5|inst9~regout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[0]~6 .lut_mask = 16'h9180;
defparam \MBSelect|$00000|auto_generated|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[0]~7 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[0]~7_combout  = (\inst14|RAM~1_combout  & (\inst19|Const_in [0])) # (!\inst14|RAM~1_combout  & ((\MBSelect|$00000|auto_generated|result_node[0]~6_combout )))

	.dataa(vcc),
	.datab(\inst19|Const_in [0]),
	.datac(\inst14|RAM~1_combout ),
	.datad(\MBSelect|$00000|auto_generated|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[0]~7 .lut_mask = 16'hCFC0;
defparam \MBSelect|$00000|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneii_lcell_comb \inst1|Add1~2 (
// Equation(s):
// \inst1|Add1~2_combout  = (\MBSelect|$00000|auto_generated|result_node[1]~5_combout  & ((\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout  & (\inst1|Add1~1  & VCC)) # (!\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout  & (!\inst1|Add1~1 
// )))) # (!\MBSelect|$00000|auto_generated|result_node[1]~5_combout  & ((\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout  & (!\inst1|Add1~1 )) # (!\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout  & ((\inst1|Add1~1 ) # (GND)))))
// \inst1|Add1~3  = CARRY((\MBSelect|$00000|auto_generated|result_node[1]~5_combout  & (!\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout  & !\inst1|Add1~1 )) # (!\MBSelect|$00000|auto_generated|result_node[1]~5_combout  & ((!\inst1|Add1~1 ) # 
// (!\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout ))))

	.dataa(\MBSelect|$00000|auto_generated|result_node[1]~5_combout ),
	.datab(\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|Add1~1 ),
	.combout(\inst1|Add1~2_combout ),
	.cout(\inst1|Add1~3 ));
// synopsys translate_off
defparam \inst1|Add1~2 .lut_mask = 16'h9617;
defparam \inst1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneii_lcell_comb \inst1|G[1]~8 (
// Equation(s):
// \inst1|G[1]~8_combout  = (\inst1|Add1~2_combout  & ((\inst16|endereco_instrucao [0]) # ((!\inst16|endereco_instrucao [1]) # (!\inst14|RAM~0_combout ))))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst14|RAM~0_combout ),
	.datac(\inst16|endereco_instrucao [1]),
	.datad(\inst1|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst1|G[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[1]~8 .lut_mask = 16'hBF00;
defparam \inst1|G[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N17
cycloneii_lcell_ff \inst9|inst4 (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst1|G[1]~8_combout ),
	.sdata(gnd),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst4~regout ));

// Location: LCFF_X42_Y33_N19
cycloneii_lcell_ff \inst5|inst4 (
	.clk(\inst~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|G[1]~8_combout ),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst4~regout ));

// Location: LCCOMB_X41_Y33_N12
cycloneii_lcell_comb \MuxA|inst2|$00000|auto_generated|result_node[1]~2 (
// Equation(s):
// \MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout  = (\inst19|A1~combout  & (\inst9|inst4~regout )) # (!\inst19|A1~combout  & ((\inst5|inst4~regout )))

	.dataa(vcc),
	.datab(\inst19|A1~combout ),
	.datac(\inst9|inst4~regout ),
	.datad(\inst5|inst4~regout ),
	.cin(gnd),
	.combout(\MuxA|inst2|$00000|auto_generated|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxA|inst2|$00000|auto_generated|result_node[1]~2 .lut_mask = 16'hF3C0;
defparam \MuxA|inst2|$00000|auto_generated|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneii_lcell_comb \inst1|Add1~4 (
// Equation(s):
// \inst1|Add1~4_combout  = ((\MuxA|inst2|$00000|auto_generated|result_node[2]~1_combout  $ (\MBSelect|$00000|auto_generated|result_node[2]~3_combout  $ (!\inst1|Add1~3 )))) # (GND)
// \inst1|Add1~5  = CARRY((\MuxA|inst2|$00000|auto_generated|result_node[2]~1_combout  & ((\MBSelect|$00000|auto_generated|result_node[2]~3_combout ) # (!\inst1|Add1~3 ))) # (!\MuxA|inst2|$00000|auto_generated|result_node[2]~1_combout  & 
// (\MBSelect|$00000|auto_generated|result_node[2]~3_combout  & !\inst1|Add1~3 )))

	.dataa(\MuxA|inst2|$00000|auto_generated|result_node[2]~1_combout ),
	.datab(\MBSelect|$00000|auto_generated|result_node[2]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst1|Add1~3 ),
	.combout(\inst1|Add1~4_combout ),
	.cout(\inst1|Add1~5 ));
// synopsys translate_off
defparam \inst1|Add1~4 .lut_mask = 16'h698E;
defparam \inst1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneii_lcell_comb \inst1|G[2]~6 (
// Equation(s):
// \inst1|G[2]~6_combout  = (\inst1|Add1~4_combout  & (((\inst16|endereco_instrucao [0]) # (!\inst14|RAM~0_combout )) # (!\inst16|endereco_instrucao [1])))

	.dataa(\inst16|endereco_instrucao [1]),
	.datab(\inst14|RAM~0_combout ),
	.datac(\inst16|endereco_instrucao [0]),
	.datad(\inst1|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst1|G[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[2]~6 .lut_mask = 16'hF700;
defparam \inst1|G[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \inst5|inst5~feeder (
// Equation(s):
// \inst5|inst5~feeder_combout  = \inst1|G[2]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|G[2]~6_combout ),
	.cin(gnd),
	.combout(\inst5|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N1
cycloneii_lcell_ff \inst5|inst5 (
	.clk(\inst~clkctrl_outclk ),
	.datain(\inst5|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst5~regout ));

// Location: LCCOMB_X43_Y33_N14
cycloneii_lcell_comb \inst9|inst5~feeder (
// Equation(s):
// \inst9|inst5~feeder_combout  = \inst1|G[2]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|G[2]~6_combout ),
	.cin(gnd),
	.combout(\inst9|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N15
cycloneii_lcell_ff \inst9|inst5 (
	.clk(\inst4~clkctrl_outclk ),
	.datain(\inst9|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst5~regout ));

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[2]~2_combout  = (\inst19|B0~combout  & (((\inst9|inst5~regout  & \inst19|B1~combout )))) # (!\inst19|B0~combout  & (\inst5|inst5~regout  & ((!\inst19|B1~combout ))))

	.dataa(\inst19|B0~combout ),
	.datab(\inst5|inst5~regout ),
	.datac(\inst9|inst5~regout ),
	.datad(\inst19|B1~combout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hA044;
defparam \MBSelect|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneii_lcell_comb \MBSelect|$00000|auto_generated|result_node[2]~3 (
// Equation(s):
// \MBSelect|$00000|auto_generated|result_node[2]~3_combout  = (\MBSelect|$00000|auto_generated|result_node[2]~2_combout  & (((\inst16|endereco_instrucao [0] & \inst16|endereco_instrucao [1])) # (!\inst14|RAM~0_combout )))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst16|endereco_instrucao [1]),
	.datac(\inst14|RAM~0_combout ),
	.datad(\MBSelect|$00000|auto_generated|result_node[2]~2_combout ),
	.cin(gnd),
	.combout(\MBSelect|$00000|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MBSelect|$00000|auto_generated|result_node[2]~3 .lut_mask = 16'h8F00;
defparam \MBSelect|$00000|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneii_lcell_comb \inst1|Add1~6 (
// Equation(s):
// \inst1|Add1~6_combout  = \MBSelect|$00000|auto_generated|result_node[3]~1_combout  $ (\inst1|Add1~5  $ (\MuxA|inst2|$00000|auto_generated|result_node[3]~0_combout ))

	.dataa(vcc),
	.datab(\MBSelect|$00000|auto_generated|result_node[3]~1_combout ),
	.datac(vcc),
	.datad(\MuxA|inst2|$00000|auto_generated|result_node[3]~0_combout ),
	.cin(\inst1|Add1~5 ),
	.combout(\inst1|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~6 .lut_mask = 16'hC33C;
defparam \inst1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneii_lcell_comb \inst1|G[3]~7 (
// Equation(s):
// \inst1|G[3]~7_combout  = (\inst1|Add1~6_combout  & ((\inst16|endereco_instrucao [0]) # ((!\inst16|endereco_instrucao [1]) # (!\inst14|RAM~0_combout ))))

	.dataa(\inst16|endereco_instrucao [0]),
	.datab(\inst14|RAM~0_combout ),
	.datac(\inst16|endereco_instrucao [1]),
	.datad(\inst1|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst1|G[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|G[3]~7 .lut_mask = 16'hBF00;
defparam \inst1|G[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N1
cycloneii_lcell_ff \inst5|inst6 (
	.clk(\inst~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|G[3]~7_combout ),
	.aclr(\inst19|WideOr2~2_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst6~regout ));

// Location: LCCOMB_X41_Y33_N24
cycloneii_lcell_comb \inst1|always0~2 (
// Equation(s):
// \inst1|always0~2_combout  = (\MBSelect|$00000|auto_generated|result_node[3]~1_combout  & ((\inst19|A1~combout  & (\inst9|inst6~regout )) # (!\inst19|A1~combout  & ((\inst5|inst6~regout )))))

	.dataa(\inst9|inst6~regout ),
	.datab(\inst19|A1~combout ),
	.datac(\inst5|inst6~regout ),
	.datad(\MBSelect|$00000|auto_generated|result_node[3]~1_combout ),
	.cin(gnd),
	.combout(\inst1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~2 .lut_mask = 16'hB800;
defparam \inst1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N25
cycloneii_lcell_ff inst11(
	.clk(\Clock14~combout ),
	.datain(\inst1|always0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst11~regout ));

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CLK0~I (
	.datain(\inst~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK0));
// synopsys translate_off
defparam \CLK0~I .input_async_reset = "none";
defparam \CLK0~I .input_power_up = "low";
defparam \CLK0~I .input_register_mode = "none";
defparam \CLK0~I .input_sync_reset = "none";
defparam \CLK0~I .oe_async_reset = "none";
defparam \CLK0~I .oe_power_up = "low";
defparam \CLK0~I .oe_register_mode = "none";
defparam \CLK0~I .oe_sync_reset = "none";
defparam \CLK0~I .operation_mode = "output";
defparam \CLK0~I .output_async_reset = "none";
defparam \CLK0~I .output_power_up = "low";
defparam \CLK0~I .output_register_mode = "none";
defparam \CLK0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CLK1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK1));
// synopsys translate_off
defparam \CLK1~I .input_async_reset = "none";
defparam \CLK1~I .input_power_up = "low";
defparam \CLK1~I .input_register_mode = "none";
defparam \CLK1~I .input_sync_reset = "none";
defparam \CLK1~I .oe_async_reset = "none";
defparam \CLK1~I .oe_power_up = "low";
defparam \CLK1~I .oe_register_mode = "none";
defparam \CLK1~I .oe_sync_reset = "none";
defparam \CLK1~I .operation_mode = "output";
defparam \CLK1~I .output_async_reset = "none";
defparam \CLK1~I .output_power_up = "low";
defparam \CLK1~I .output_register_mode = "none";
defparam \CLK1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CLK2~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK2));
// synopsys translate_off
defparam \CLK2~I .input_async_reset = "none";
defparam \CLK2~I .input_power_up = "low";
defparam \CLK2~I .input_register_mode = "none";
defparam \CLK2~I .input_sync_reset = "none";
defparam \CLK2~I .oe_async_reset = "none";
defparam \CLK2~I .oe_power_up = "low";
defparam \CLK2~I .oe_register_mode = "none";
defparam \CLK2~I .oe_sync_reset = "none";
defparam \CLK2~I .operation_mode = "output";
defparam \CLK2~I .output_async_reset = "none";
defparam \CLK2~I .output_power_up = "low";
defparam \CLK2~I .output_register_mode = "none";
defparam \CLK2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CLK3~I (
	.datain(\inst4~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK3));
// synopsys translate_off
defparam \CLK3~I .input_async_reset = "none";
defparam \CLK3~I .input_power_up = "low";
defparam \CLK3~I .input_register_mode = "none";
defparam \CLK3~I .input_sync_reset = "none";
defparam \CLK3~I .oe_async_reset = "none";
defparam \CLK3~I .oe_power_up = "low";
defparam \CLK3~I .oe_register_mode = "none";
defparam \CLK3~I .oe_sync_reset = "none";
defparam \CLK3~I .operation_mode = "output";
defparam \CLK3~I .output_async_reset = "none";
defparam \CLK3~I .output_power_up = "low";
defparam \CLK3~I .output_register_mode = "none";
defparam \CLK3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0~I (
	.datain(!\inst19|S1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0));
// synopsys translate_off
defparam \Q0~I .input_async_reset = "none";
defparam \Q0~I .input_power_up = "low";
defparam \Q0~I .input_register_mode = "none";
defparam \Q0~I .input_sync_reset = "none";
defparam \Q0~I .oe_async_reset = "none";
defparam \Q0~I .oe_power_up = "low";
defparam \Q0~I .oe_register_mode = "none";
defparam \Q0~I .oe_sync_reset = "none";
defparam \Q0~I .operation_mode = "output";
defparam \Q0~I .output_async_reset = "none";
defparam \Q0~I .output_power_up = "low";
defparam \Q0~I .output_register_mode = "none";
defparam \Q0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1));
// synopsys translate_off
defparam \Q1~I .input_async_reset = "none";
defparam \Q1~I .input_power_up = "low";
defparam \Q1~I .input_register_mode = "none";
defparam \Q1~I .input_sync_reset = "none";
defparam \Q1~I .oe_async_reset = "none";
defparam \Q1~I .oe_power_up = "low";
defparam \Q1~I .oe_register_mode = "none";
defparam \Q1~I .oe_sync_reset = "none";
defparam \Q1~I .operation_mode = "output";
defparam \Q1~I .output_async_reset = "none";
defparam \Q1~I .output_power_up = "low";
defparam \Q1~I .output_register_mode = "none";
defparam \Q1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2));
// synopsys translate_off
defparam \Q2~I .input_async_reset = "none";
defparam \Q2~I .input_power_up = "low";
defparam \Q2~I .input_register_mode = "none";
defparam \Q2~I .input_sync_reset = "none";
defparam \Q2~I .oe_async_reset = "none";
defparam \Q2~I .oe_power_up = "low";
defparam \Q2~I .oe_register_mode = "none";
defparam \Q2~I .oe_sync_reset = "none";
defparam \Q2~I .operation_mode = "output";
defparam \Q2~I .output_async_reset = "none";
defparam \Q2~I .output_power_up = "low";
defparam \Q2~I .output_register_mode = "none";
defparam \Q2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3~I (
	.datain(\inst19|S1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3));
// synopsys translate_off
defparam \Q3~I .input_async_reset = "none";
defparam \Q3~I .input_power_up = "low";
defparam \Q3~I .input_register_mode = "none";
defparam \Q3~I .input_sync_reset = "none";
defparam \Q3~I .oe_async_reset = "none";
defparam \Q3~I .oe_power_up = "low";
defparam \Q3~I .oe_register_mode = "none";
defparam \Q3~I .oe_sync_reset = "none";
defparam \Q3~I .operation_mode = "output";
defparam \Q3~I .output_async_reset = "none";
defparam \Q3~I .output_power_up = "low";
defparam \Q3~I .output_register_mode = "none";
defparam \Q3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Enable~I (
	.datain(!\inst19|WideOr2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Enable));
// synopsys translate_off
defparam \Write_Enable~I .input_async_reset = "none";
defparam \Write_Enable~I .input_power_up = "low";
defparam \Write_Enable~I .input_register_mode = "none";
defparam \Write_Enable~I .input_sync_reset = "none";
defparam \Write_Enable~I .oe_async_reset = "none";
defparam \Write_Enable~I .oe_power_up = "low";
defparam \Write_Enable~I .oe_register_mode = "none";
defparam \Write_Enable~I .oe_sync_reset = "none";
defparam \Write_Enable~I .operation_mode = "output";
defparam \Write_Enable~I .output_async_reset = "none";
defparam \Write_Enable~I .output_power_up = "low";
defparam \Write_Enable~I .output_register_mode = "none";
defparam \Write_Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Cout~I (
	.datain(\inst11~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Cout));
// synopsys translate_off
defparam \Cout~I .input_async_reset = "none";
defparam \Cout~I .input_power_up = "low";
defparam \Cout~I .input_register_mode = "none";
defparam \Cout~I .input_sync_reset = "none";
defparam \Cout~I .oe_async_reset = "none";
defparam \Cout~I .oe_power_up = "low";
defparam \Cout~I .oe_register_mode = "none";
defparam \Cout~I .oe_sync_reset = "none";
defparam \Cout~I .operation_mode = "output";
defparam \Cout~I .output_async_reset = "none";
defparam \Cout~I .output_power_up = "low";
defparam \Cout~I .output_register_mode = "none";
defparam \Cout~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "output";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Z~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "output";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[4]~I (
	.datain(\inst16|endereco_instrucao [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[4]));
// synopsys translate_off
defparam \Enderecoteste[4]~I .input_async_reset = "none";
defparam \Enderecoteste[4]~I .input_power_up = "low";
defparam \Enderecoteste[4]~I .input_register_mode = "none";
defparam \Enderecoteste[4]~I .input_sync_reset = "none";
defparam \Enderecoteste[4]~I .oe_async_reset = "none";
defparam \Enderecoteste[4]~I .oe_power_up = "low";
defparam \Enderecoteste[4]~I .oe_register_mode = "none";
defparam \Enderecoteste[4]~I .oe_sync_reset = "none";
defparam \Enderecoteste[4]~I .operation_mode = "output";
defparam \Enderecoteste[4]~I .output_async_reset = "none";
defparam \Enderecoteste[4]~I .output_power_up = "low";
defparam \Enderecoteste[4]~I .output_register_mode = "none";
defparam \Enderecoteste[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[3]~I (
	.datain(\inst16|endereco_instrucao [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[3]));
// synopsys translate_off
defparam \Enderecoteste[3]~I .input_async_reset = "none";
defparam \Enderecoteste[3]~I .input_power_up = "low";
defparam \Enderecoteste[3]~I .input_register_mode = "none";
defparam \Enderecoteste[3]~I .input_sync_reset = "none";
defparam \Enderecoteste[3]~I .oe_async_reset = "none";
defparam \Enderecoteste[3]~I .oe_power_up = "low";
defparam \Enderecoteste[3]~I .oe_register_mode = "none";
defparam \Enderecoteste[3]~I .oe_sync_reset = "none";
defparam \Enderecoteste[3]~I .operation_mode = "output";
defparam \Enderecoteste[3]~I .output_async_reset = "none";
defparam \Enderecoteste[3]~I .output_power_up = "low";
defparam \Enderecoteste[3]~I .output_register_mode = "none";
defparam \Enderecoteste[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[2]~I (
	.datain(\inst16|endereco_instrucao [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[2]));
// synopsys translate_off
defparam \Enderecoteste[2]~I .input_async_reset = "none";
defparam \Enderecoteste[2]~I .input_power_up = "low";
defparam \Enderecoteste[2]~I .input_register_mode = "none";
defparam \Enderecoteste[2]~I .input_sync_reset = "none";
defparam \Enderecoteste[2]~I .oe_async_reset = "none";
defparam \Enderecoteste[2]~I .oe_power_up = "low";
defparam \Enderecoteste[2]~I .oe_register_mode = "none";
defparam \Enderecoteste[2]~I .oe_sync_reset = "none";
defparam \Enderecoteste[2]~I .operation_mode = "output";
defparam \Enderecoteste[2]~I .output_async_reset = "none";
defparam \Enderecoteste[2]~I .output_power_up = "low";
defparam \Enderecoteste[2]~I .output_register_mode = "none";
defparam \Enderecoteste[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[1]~I (
	.datain(\inst16|endereco_instrucao [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[1]));
// synopsys translate_off
defparam \Enderecoteste[1]~I .input_async_reset = "none";
defparam \Enderecoteste[1]~I .input_power_up = "low";
defparam \Enderecoteste[1]~I .input_register_mode = "none";
defparam \Enderecoteste[1]~I .input_sync_reset = "none";
defparam \Enderecoteste[1]~I .oe_async_reset = "none";
defparam \Enderecoteste[1]~I .oe_power_up = "low";
defparam \Enderecoteste[1]~I .oe_register_mode = "none";
defparam \Enderecoteste[1]~I .oe_sync_reset = "none";
defparam \Enderecoteste[1]~I .operation_mode = "output";
defparam \Enderecoteste[1]~I .output_async_reset = "none";
defparam \Enderecoteste[1]~I .output_power_up = "low";
defparam \Enderecoteste[1]~I .output_register_mode = "none";
defparam \Enderecoteste[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Enderecoteste[0]~I (
	.datain(\inst16|endereco_instrucao [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enderecoteste[0]));
// synopsys translate_off
defparam \Enderecoteste[0]~I .input_async_reset = "none";
defparam \Enderecoteste[0]~I .input_power_up = "low";
defparam \Enderecoteste[0]~I .input_register_mode = "none";
defparam \Enderecoteste[0]~I .input_sync_reset = "none";
defparam \Enderecoteste[0]~I .oe_async_reset = "none";
defparam \Enderecoteste[0]~I .oe_power_up = "low";
defparam \Enderecoteste[0]~I .oe_register_mode = "none";
defparam \Enderecoteste[0]~I .oe_sync_reset = "none";
defparam \Enderecoteste[0]~I .operation_mode = "output";
defparam \Enderecoteste[0]~I .output_async_reset = "none";
defparam \Enderecoteste[0]~I .output_power_up = "low";
defparam \Enderecoteste[0]~I .output_register_mode = "none";
defparam \Enderecoteste[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[9]));
// synopsys translate_off
defparam \Instrucao[9]~I .input_async_reset = "none";
defparam \Instrucao[9]~I .input_power_up = "low";
defparam \Instrucao[9]~I .input_register_mode = "none";
defparam \Instrucao[9]~I .input_sync_reset = "none";
defparam \Instrucao[9]~I .oe_async_reset = "none";
defparam \Instrucao[9]~I .oe_power_up = "low";
defparam \Instrucao[9]~I .oe_register_mode = "none";
defparam \Instrucao[9]~I .oe_sync_reset = "none";
defparam \Instrucao[9]~I .operation_mode = "output";
defparam \Instrucao[9]~I .output_async_reset = "none";
defparam \Instrucao[9]~I .output_power_up = "low";
defparam \Instrucao[9]~I .output_register_mode = "none";
defparam \Instrucao[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[8]~I (
	.datain(\inst19|WideOr2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[8]));
// synopsys translate_off
defparam \Instrucao[8]~I .input_async_reset = "none";
defparam \Instrucao[8]~I .input_power_up = "low";
defparam \Instrucao[8]~I .input_register_mode = "none";
defparam \Instrucao[8]~I .input_sync_reset = "none";
defparam \Instrucao[8]~I .oe_async_reset = "none";
defparam \Instrucao[8]~I .oe_power_up = "low";
defparam \Instrucao[8]~I .oe_register_mode = "none";
defparam \Instrucao[8]~I .oe_sync_reset = "none";
defparam \Instrucao[8]~I .operation_mode = "output";
defparam \Instrucao[8]~I .output_async_reset = "none";
defparam \Instrucao[8]~I .output_power_up = "low";
defparam \Instrucao[8]~I .output_register_mode = "none";
defparam \Instrucao[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[7]~I (
	.datain(\inst14|RAM~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[7]));
// synopsys translate_off
defparam \Instrucao[7]~I .input_async_reset = "none";
defparam \Instrucao[7]~I .input_power_up = "low";
defparam \Instrucao[7]~I .input_register_mode = "none";
defparam \Instrucao[7]~I .input_sync_reset = "none";
defparam \Instrucao[7]~I .oe_async_reset = "none";
defparam \Instrucao[7]~I .oe_power_up = "low";
defparam \Instrucao[7]~I .oe_register_mode = "none";
defparam \Instrucao[7]~I .oe_sync_reset = "none";
defparam \Instrucao[7]~I .operation_mode = "output";
defparam \Instrucao[7]~I .output_async_reset = "none";
defparam \Instrucao[7]~I .output_power_up = "low";
defparam \Instrucao[7]~I .output_register_mode = "none";
defparam \Instrucao[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[6]~I (
	.datain(\inst19|WideOr2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[6]));
// synopsys translate_off
defparam \Instrucao[6]~I .input_async_reset = "none";
defparam \Instrucao[6]~I .input_power_up = "low";
defparam \Instrucao[6]~I .input_register_mode = "none";
defparam \Instrucao[6]~I .input_sync_reset = "none";
defparam \Instrucao[6]~I .oe_async_reset = "none";
defparam \Instrucao[6]~I .oe_power_up = "low";
defparam \Instrucao[6]~I .oe_register_mode = "none";
defparam \Instrucao[6]~I .oe_sync_reset = "none";
defparam \Instrucao[6]~I .operation_mode = "output";
defparam \Instrucao[6]~I .output_async_reset = "none";
defparam \Instrucao[6]~I .output_power_up = "low";
defparam \Instrucao[6]~I .output_register_mode = "none";
defparam \Instrucao[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[5]~I (
	.datain(\inst14|RAM~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[5]));
// synopsys translate_off
defparam \Instrucao[5]~I .input_async_reset = "none";
defparam \Instrucao[5]~I .input_power_up = "low";
defparam \Instrucao[5]~I .input_register_mode = "none";
defparam \Instrucao[5]~I .input_sync_reset = "none";
defparam \Instrucao[5]~I .oe_async_reset = "none";
defparam \Instrucao[5]~I .oe_power_up = "low";
defparam \Instrucao[5]~I .oe_register_mode = "none";
defparam \Instrucao[5]~I .oe_sync_reset = "none";
defparam \Instrucao[5]~I .operation_mode = "output";
defparam \Instrucao[5]~I .output_async_reset = "none";
defparam \Instrucao[5]~I .output_power_up = "low";
defparam \Instrucao[5]~I .output_register_mode = "none";
defparam \Instrucao[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[4]~I (
	.datain(\inst14|RAM~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[4]));
// synopsys translate_off
defparam \Instrucao[4]~I .input_async_reset = "none";
defparam \Instrucao[4]~I .input_power_up = "low";
defparam \Instrucao[4]~I .input_register_mode = "none";
defparam \Instrucao[4]~I .input_sync_reset = "none";
defparam \Instrucao[4]~I .oe_async_reset = "none";
defparam \Instrucao[4]~I .oe_power_up = "low";
defparam \Instrucao[4]~I .oe_register_mode = "none";
defparam \Instrucao[4]~I .oe_sync_reset = "none";
defparam \Instrucao[4]~I .operation_mode = "output";
defparam \Instrucao[4]~I .output_async_reset = "none";
defparam \Instrucao[4]~I .output_power_up = "low";
defparam \Instrucao[4]~I .output_register_mode = "none";
defparam \Instrucao[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[3]));
// synopsys translate_off
defparam \Instrucao[3]~I .input_async_reset = "none";
defparam \Instrucao[3]~I .input_power_up = "low";
defparam \Instrucao[3]~I .input_register_mode = "none";
defparam \Instrucao[3]~I .input_sync_reset = "none";
defparam \Instrucao[3]~I .oe_async_reset = "none";
defparam \Instrucao[3]~I .oe_power_up = "low";
defparam \Instrucao[3]~I .oe_register_mode = "none";
defparam \Instrucao[3]~I .oe_sync_reset = "none";
defparam \Instrucao[3]~I .operation_mode = "output";
defparam \Instrucao[3]~I .output_async_reset = "none";
defparam \Instrucao[3]~I .output_power_up = "low";
defparam \Instrucao[3]~I .output_register_mode = "none";
defparam \Instrucao[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[2]));
// synopsys translate_off
defparam \Instrucao[2]~I .input_async_reset = "none";
defparam \Instrucao[2]~I .input_power_up = "low";
defparam \Instrucao[2]~I .input_register_mode = "none";
defparam \Instrucao[2]~I .input_sync_reset = "none";
defparam \Instrucao[2]~I .oe_async_reset = "none";
defparam \Instrucao[2]~I .oe_power_up = "low";
defparam \Instrucao[2]~I .oe_register_mode = "none";
defparam \Instrucao[2]~I .oe_sync_reset = "none";
defparam \Instrucao[2]~I .operation_mode = "output";
defparam \Instrucao[2]~I .output_async_reset = "none";
defparam \Instrucao[2]~I .output_power_up = "low";
defparam \Instrucao[2]~I .output_register_mode = "none";
defparam \Instrucao[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[1]~I (
	.datain(\inst14|RAM~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[1]));
// synopsys translate_off
defparam \Instrucao[1]~I .input_async_reset = "none";
defparam \Instrucao[1]~I .input_power_up = "low";
defparam \Instrucao[1]~I .input_register_mode = "none";
defparam \Instrucao[1]~I .input_sync_reset = "none";
defparam \Instrucao[1]~I .oe_async_reset = "none";
defparam \Instrucao[1]~I .oe_power_up = "low";
defparam \Instrucao[1]~I .oe_register_mode = "none";
defparam \Instrucao[1]~I .oe_sync_reset = "none";
defparam \Instrucao[1]~I .operation_mode = "output";
defparam \Instrucao[1]~I .output_async_reset = "none";
defparam \Instrucao[1]~I .output_power_up = "low";
defparam \Instrucao[1]~I .output_register_mode = "none";
defparam \Instrucao[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instrucao[0]~I (
	.datain(\inst14|RAM~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instrucao[0]));
// synopsys translate_off
defparam \Instrucao[0]~I .input_async_reset = "none";
defparam \Instrucao[0]~I .input_power_up = "low";
defparam \Instrucao[0]~I .input_register_mode = "none";
defparam \Instrucao[0]~I .input_sync_reset = "none";
defparam \Instrucao[0]~I .oe_async_reset = "none";
defparam \Instrucao[0]~I .oe_power_up = "low";
defparam \Instrucao[0]~I .oe_register_mode = "none";
defparam \Instrucao[0]~I .oe_sync_reset = "none";
defparam \Instrucao[0]~I .operation_mode = "output";
defparam \Instrucao[0]~I .output_async_reset = "none";
defparam \Instrucao[0]~I .output_power_up = "low";
defparam \Instrucao[0]~I .output_register_mode = "none";
defparam \Instrucao[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[3]~I (
	.datain(\inst5|inst6~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[3]));
// synopsys translate_off
defparam \R0[3]~I .input_async_reset = "none";
defparam \R0[3]~I .input_power_up = "low";
defparam \R0[3]~I .input_register_mode = "none";
defparam \R0[3]~I .input_sync_reset = "none";
defparam \R0[3]~I .oe_async_reset = "none";
defparam \R0[3]~I .oe_power_up = "low";
defparam \R0[3]~I .oe_register_mode = "none";
defparam \R0[3]~I .oe_sync_reset = "none";
defparam \R0[3]~I .operation_mode = "output";
defparam \R0[3]~I .output_async_reset = "none";
defparam \R0[3]~I .output_power_up = "low";
defparam \R0[3]~I .output_register_mode = "none";
defparam \R0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[2]~I (
	.datain(\inst5|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[2]));
// synopsys translate_off
defparam \R0[2]~I .input_async_reset = "none";
defparam \R0[2]~I .input_power_up = "low";
defparam \R0[2]~I .input_register_mode = "none";
defparam \R0[2]~I .input_sync_reset = "none";
defparam \R0[2]~I .oe_async_reset = "none";
defparam \R0[2]~I .oe_power_up = "low";
defparam \R0[2]~I .oe_register_mode = "none";
defparam \R0[2]~I .oe_sync_reset = "none";
defparam \R0[2]~I .operation_mode = "output";
defparam \R0[2]~I .output_async_reset = "none";
defparam \R0[2]~I .output_power_up = "low";
defparam \R0[2]~I .output_register_mode = "none";
defparam \R0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[1]~I (
	.datain(\inst5|inst4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[1]));
// synopsys translate_off
defparam \R0[1]~I .input_async_reset = "none";
defparam \R0[1]~I .input_power_up = "low";
defparam \R0[1]~I .input_register_mode = "none";
defparam \R0[1]~I .input_sync_reset = "none";
defparam \R0[1]~I .oe_async_reset = "none";
defparam \R0[1]~I .oe_power_up = "low";
defparam \R0[1]~I .oe_register_mode = "none";
defparam \R0[1]~I .oe_sync_reset = "none";
defparam \R0[1]~I .operation_mode = "output";
defparam \R0[1]~I .output_async_reset = "none";
defparam \R0[1]~I .output_power_up = "low";
defparam \R0[1]~I .output_register_mode = "none";
defparam \R0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[0]~I (
	.datain(\inst5|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[0]));
// synopsys translate_off
defparam \R0[0]~I .input_async_reset = "none";
defparam \R0[0]~I .input_power_up = "low";
defparam \R0[0]~I .input_register_mode = "none";
defparam \R0[0]~I .input_sync_reset = "none";
defparam \R0[0]~I .oe_async_reset = "none";
defparam \R0[0]~I .oe_power_up = "low";
defparam \R0[0]~I .oe_register_mode = "none";
defparam \R0[0]~I .oe_sync_reset = "none";
defparam \R0[0]~I .operation_mode = "output";
defparam \R0[0]~I .output_async_reset = "none";
defparam \R0[0]~I .output_power_up = "low";
defparam \R0[0]~I .output_register_mode = "none";
defparam \R0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "output";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "output";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "output";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "output";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[3]~I (
	.datain(\inst9|inst6~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[3]));
// synopsys translate_off
defparam \R3[3]~I .input_async_reset = "none";
defparam \R3[3]~I .input_power_up = "low";
defparam \R3[3]~I .input_register_mode = "none";
defparam \R3[3]~I .input_sync_reset = "none";
defparam \R3[3]~I .oe_async_reset = "none";
defparam \R3[3]~I .oe_power_up = "low";
defparam \R3[3]~I .oe_register_mode = "none";
defparam \R3[3]~I .oe_sync_reset = "none";
defparam \R3[3]~I .operation_mode = "output";
defparam \R3[3]~I .output_async_reset = "none";
defparam \R3[3]~I .output_power_up = "low";
defparam \R3[3]~I .output_register_mode = "none";
defparam \R3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[2]~I (
	.datain(\inst9|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[2]));
// synopsys translate_off
defparam \R3[2]~I .input_async_reset = "none";
defparam \R3[2]~I .input_power_up = "low";
defparam \R3[2]~I .input_register_mode = "none";
defparam \R3[2]~I .input_sync_reset = "none";
defparam \R3[2]~I .oe_async_reset = "none";
defparam \R3[2]~I .oe_power_up = "low";
defparam \R3[2]~I .oe_register_mode = "none";
defparam \R3[2]~I .oe_sync_reset = "none";
defparam \R3[2]~I .operation_mode = "output";
defparam \R3[2]~I .output_async_reset = "none";
defparam \R3[2]~I .output_power_up = "low";
defparam \R3[2]~I .output_register_mode = "none";
defparam \R3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[1]~I (
	.datain(\inst9|inst4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[1]));
// synopsys translate_off
defparam \R3[1]~I .input_async_reset = "none";
defparam \R3[1]~I .input_power_up = "low";
defparam \R3[1]~I .input_register_mode = "none";
defparam \R3[1]~I .input_sync_reset = "none";
defparam \R3[1]~I .oe_async_reset = "none";
defparam \R3[1]~I .oe_power_up = "low";
defparam \R3[1]~I .oe_register_mode = "none";
defparam \R3[1]~I .oe_sync_reset = "none";
defparam \R3[1]~I .operation_mode = "output";
defparam \R3[1]~I .output_async_reset = "none";
defparam \R3[1]~I .output_power_up = "low";
defparam \R3[1]~I .output_register_mode = "none";
defparam \R3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R3[0]~I (
	.datain(\inst9|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R3[0]));
// synopsys translate_off
defparam \R3[0]~I .input_async_reset = "none";
defparam \R3[0]~I .input_power_up = "low";
defparam \R3[0]~I .input_register_mode = "none";
defparam \R3[0]~I .input_sync_reset = "none";
defparam \R3[0]~I .oe_async_reset = "none";
defparam \R3[0]~I .oe_power_up = "low";
defparam \R3[0]~I .oe_register_mode = "none";
defparam \R3[0]~I .oe_sync_reset = "none";
defparam \R3[0]~I .operation_mode = "output";
defparam \R3[0]~I .output_async_reset = "none";
defparam \R3[0]~I .output_power_up = "low";
defparam \R3[0]~I .output_register_mode = "none";
defparam \R3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo3));
// synopsys translate_off
defparam \Externo3~I .input_async_reset = "none";
defparam \Externo3~I .input_power_up = "low";
defparam \Externo3~I .input_register_mode = "none";
defparam \Externo3~I .input_sync_reset = "none";
defparam \Externo3~I .oe_async_reset = "none";
defparam \Externo3~I .oe_power_up = "low";
defparam \Externo3~I .oe_register_mode = "none";
defparam \Externo3~I .oe_sync_reset = "none";
defparam \Externo3~I .operation_mode = "input";
defparam \Externo3~I .output_async_reset = "none";
defparam \Externo3~I .output_power_up = "low";
defparam \Externo3~I .output_register_mode = "none";
defparam \Externo3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo2));
// synopsys translate_off
defparam \Externo2~I .input_async_reset = "none";
defparam \Externo2~I .input_power_up = "low";
defparam \Externo2~I .input_register_mode = "none";
defparam \Externo2~I .input_sync_reset = "none";
defparam \Externo2~I .oe_async_reset = "none";
defparam \Externo2~I .oe_power_up = "low";
defparam \Externo2~I .oe_register_mode = "none";
defparam \Externo2~I .oe_sync_reset = "none";
defparam \Externo2~I .operation_mode = "input";
defparam \Externo2~I .output_async_reset = "none";
defparam \Externo2~I .output_power_up = "low";
defparam \Externo2~I .output_register_mode = "none";
defparam \Externo2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo1));
// synopsys translate_off
defparam \Externo1~I .input_async_reset = "none";
defparam \Externo1~I .input_power_up = "low";
defparam \Externo1~I .input_register_mode = "none";
defparam \Externo1~I .input_sync_reset = "none";
defparam \Externo1~I .oe_async_reset = "none";
defparam \Externo1~I .oe_power_up = "low";
defparam \Externo1~I .oe_register_mode = "none";
defparam \Externo1~I .oe_sync_reset = "none";
defparam \Externo1~I .operation_mode = "input";
defparam \Externo1~I .output_async_reset = "none";
defparam \Externo1~I .output_power_up = "low";
defparam \Externo1~I .output_register_mode = "none";
defparam \Externo1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Externo0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Externo0));
// synopsys translate_off
defparam \Externo0~I .input_async_reset = "none";
defparam \Externo0~I .input_power_up = "low";
defparam \Externo0~I .input_register_mode = "none";
defparam \Externo0~I .input_sync_reset = "none";
defparam \Externo0~I .oe_async_reset = "none";
defparam \Externo0~I .oe_power_up = "low";
defparam \Externo0~I .oe_register_mode = "none";
defparam \Externo0~I .oe_sync_reset = "none";
defparam \Externo0~I .operation_mode = "input";
defparam \Externo0~I .output_async_reset = "none";
defparam \Externo0~I .output_power_up = "low";
defparam \Externo0~I .output_register_mode = "none";
defparam \Externo0~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
