Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/GSejas/SPIController/SPI/Test_SPIController_isim_par.exe -prj C:/Users/GSejas/SPIController/SPI/Test_SPIController_par.prj work.Test_SPIController work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/netgen/par/SPIController_timesim.v" into library work
Analyzing Verilog file "C:/Users/GSejas/SPIController/SPI/Test_SPIController.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUFGMUX(LOC="BUFGMUX_X2Y10")
Compiling module X_INV(LOC="BUFGMUX_X2Y10")
Compiling module mux
Compiling module X_MUX2
Compiling module ffsrce
Compiling module X_FF
Compiling module X_LUT4(INIT=16'b1110111011101100...
Compiling module X_FF(INIT=1'b1)
Compiling module X_ZERO
Compiling module X_ONE
Compiling module SPIController
Compiling module Test_SPIController
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 181 Verilog Units
Built simulation executable C:/Users/GSejas/SPIController/SPI/Test_SPIController_isim_par.exe
Fuse Memory Usage: 29804 KB
Fuse CPU Usage: 810 ms
