$date
2021-01-20T07:30+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Mac $end
 $var wire 16 ! _T $end
 $var wire 16 " io_data_out $end
 $var wire 8 # io_b $end
 $var wire 1 $ clock $end
 $var wire 16 % reg $end
 $var wire 8 & io_a $end
 $var wire 1 ' reset $end
$upscope $end
$enddefinitions $end
$dumpvars
b0000000000000000 %
0'
b0000000000000000 !
b0000000000000000 "
b00000000 &
b00000000 #
0$
$end
#0
1'
#1
1$
#6
0$
#11
1$
#16
0$
#21
1$
#26
0$
#31
1$
#36
0$
#41
1$
#46
b0000000000000110 !
b00000011 &
b00000010 #
0'
0$
#51
b0000000000000110 %
b0000000000000110 "
1$
#56
0$
#61
b0000000000001100 %
b0000000000001100 "
1$
#66
0$
#71
b0000000000010010 %
b0000000000010010 "
1$
#76
b0000000000000010 !
b00000001 &
0$
#81
b0000000000010100 %
b0000000000010100 "
1$
#86
b0000000000000001 !
b00000001 #
0$
#91
b0000000000010101 %
b0000000000010101 "
1$
#96
b0000000000001100 !
b00000011 &
b00000100 #
0$
#101
b0000000000100001 %
b0000000000100001 "
1$
#106
0$
#111
b0000000000101101 %
b0000000000101101 "
1$
#116
0$
#121
b0000000000111001 %
b0000000000111001 "
1$
#126
b0000000000000000 !
b00000001 &
b00000000 #
0$
#131
1$
#136
b0000000000000011 !
b00000011 &
b00000001 #
0$
#141
b0000000000111100 %
b0000000000111100 "
1$
#146
0$
