

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>NetworkSim.system_verilog.receiver.generate_testvector &mdash; NetworkSim  documentation</title>
  

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="NetworkSim.system_verilog.transmitter.print_delay_lut" href="NetworkSim.system_verilog.transmitter.print_delay_lut.html" />
    <link rel="prev" title="ParallelSimulator" href="NetworkSim.simulation.simulator.parallel.ParallelSimulator.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> NetworkSim
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">User</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../../api_reference.html">API Reference</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../api_reference.html#network-signal-configuration">Network Signal Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../api_reference.html#network-architecture-base-configuration">Network Architecture Base Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../api_reference.html#network-architecture-setup">Network Architecture Setup</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../api_reference.html#simulation-tools">Simulation Tools</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../api_reference.html#simulation-processes">Simulation Processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../api_reference.html#simulation-setup">Simulation Setup</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../api_reference.html#systemverilog-integration">SystemVerilog Integration</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="../../api_reference.html#receiver-module">Receiver Module</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#"><code class="xref py py-mod docutils literal notranslate"><span class="pre">NetworkSim.system_verilog.receiver</span></code>.generate_testvector</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../api_reference.html#transmitter-module">Transmitter Module</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NetworkSim</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
          <li><a href="../../api_reference.html">API Reference</a> &raquo;</li>
        
      <li><code class="xref py py-mod docutils literal notranslate"><span class="pre">NetworkSim.system_verilog.receiver</span></code>.generate_testvector</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../_sources/modules/auto_generated/NetworkSim.system_verilog.receiver.generate_testvector.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="networksim-system-verilog-receiver-generate-testvector">
<h1><code class="xref py py-mod docutils literal notranslate"><span class="pre">NetworkSim.system_verilog.receiver</span></code>.generate_testvector<a class="headerlink" href="#networksim-system-verilog-receiver-generate-testvector" title="Permalink to this headline">¶</a></h1>
<dl class="py function">
<dt id="NetworkSim.system_verilog.receiver.generate_testvector">
<code class="sig-prename descclassname">NetworkSim.system_verilog.receiver.</code><code class="sig-name descname">generate_testvector</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">simulator</span></em>, <em class="sig-param"><span class="n">receiver_id</span><span class="o">=</span><span class="default_value">1</span></em>, <em class="sig-param"><span class="n">id_width</span><span class="o">=</span><span class="default_value">7</span></em>, <em class="sig-param"><span class="n">address_width</span><span class="o">=</span><span class="default_value">8</span></em>, <em class="sig-param"><span class="n">data_width</span><span class="o">=</span><span class="default_value">128</span></em>, <em class="sig-param"><span class="n">output_dir</span><span class="o">=</span><span class="default_value">None</span></em><span class="sig-paren">)</span><a class="reference internal" href="../../_modules/NetworkSim/system_verilog/receiver.html#generate_testvector"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#NetworkSim.system_verilog.receiver.generate_testvector" title="Permalink to this definition">¶</a></dt>
<dd><p>Generate testvector files for receiver module.</p>
<p>The underlying clock cycle is 1 ns and testvectors are generated for every clock cycle.         The end time is the <cite>until</cite> value of the simulator.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>simulator</strong> (<em>BaseSimulator</em>) – The simulator used for the simulation.</p></li>
<li><p><strong>receiver_id</strong> (<em>int, optional</em>) – The ID of the receiver of interest, by default 1.</p></li>
<li><p><strong>address_width</strong> (<em>int, optional</em>) – The bit width of the receiver RAM address, by default 8.</p></li>
<li><p><strong>data_width</strong> (<em>int, optional</em>) – The bit width of data signal, by default 128.</p></li>
<li><p><strong>output_dir</strong> (<em>str, optional</em>) – Output directory for the testvectors, by default None             (the <cite>testvectors</cite> directory under Digital-Design).</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>data_in, ram_assert</strong> – Two lists containing input data signal and RAM content to be checked against.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>list</p>
</dd>
</dl>
</dd></dl>

</div>


           </div>
           
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2020, Nico Chung, Hongyi Yang.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
    

<style>
    @import url(https://cdn.jsdelivr.net/gh/tonsky/FiraCode@4/distr/fira_code.css);
</style>


</body>
</html>