// Seed: 2767513680
module module_0 ();
  always @(id_1, posedge id_1) begin
    `define pp_2 0
    if (1 && {`pp_2 * ""}) begin
      id_1 <= 1;
      $display;
    end else for (id_1 = 1; id_1; `pp_2 = 1'b0) @(negedge 1);
    `pp_2 = #id_3 `pp_2;
    $display(1);
    id_1 <= `pp_2;
    #(1);
    id_3 <= 1;
  end
  initial begin
    disable id_4;
    wait (id_4 - id_1);
    id_4 <= 1;
    id_1 = 1'b0;
    $display(1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_15[{1{1}}] = 1;
  module_0();
endmodule
