

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config33_s'
================================================================
* Date:           Tue Jun 13 19:47:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.235 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%layer30_out_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %layer30_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 3 'read' 'layer30_out_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_data_data = trunc i160 %layer30_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 4 'trunc' 'in_data_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln145_95 = trunc i160 %layer30_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 5 'trunc' 'trunc_ln145_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln145_96 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 128, i32 143" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 6 'partselect' 'trunc_ln145_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln145_97 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 144, i32 159" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'partselect' 'trunc_ln145_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_data_data_38 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 16, i32 31" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'partselect' 'in_data_data_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_data_data_39 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 32, i32 47" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'partselect' 'in_data_data_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 11 'partselect' 'trunc_ln44_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_data_data_40 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 48, i32 63" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'partselect' 'in_data_data_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'partselect' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 64, i32 79" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 64, i32 78" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'partselect' 'trunc_ln145_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 80, i32 95" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln145_91 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 80, i32 94" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'partselect' 'trunc_ln145_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 96, i32 111" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln145_92 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 96, i32 110" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'trunc_ln145_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %layer30_out_read, i32 112, i32 127" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145_93 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 112, i32 126" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'partselect' 'trunc_ln145_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_94 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 128, i32 142" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i15 @_ssdm_op_PartSelect.i15.i160.i32.i32, i160 %layer30_out_read, i32 144, i32 158"   --->   Operation 23 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.10ns)   --->   "%icmp_ln1695 = icmp_sgt  i16 %in_data_data, i16 0"   --->   Operation 24 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.29ns)   --->   "%select_ln51 = select i1 %icmp_ln1695, i15 %trunc_ln145_95, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 25 'select' 'select_ln51' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.10ns)   --->   "%icmp_ln1695_119 = icmp_sgt  i16 %in_data_data_38, i16 0"   --->   Operation 26 'icmp' 'icmp_ln1695_119' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln51_100 = select i1 %icmp_ln1695_119, i15 %trunc_ln, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'select' 'select_ln51_100' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.10ns)   --->   "%icmp_ln1695_120 = icmp_sgt  i16 %in_data_data_39, i16 0"   --->   Operation 28 'icmp' 'icmp_ln1695_120' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.29ns)   --->   "%select_ln51_101 = select i1 %icmp_ln1695_120, i15 %trunc_ln44_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'select_ln51_101' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.10ns)   --->   "%icmp_ln1695_121 = icmp_sgt  i16 %in_data_data_40, i16 0"   --->   Operation 30 'icmp' 'icmp_ln1695_121' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.29ns)   --->   "%select_ln51_102 = select i1 %icmp_ln1695_121, i15 %trunc_ln44_2, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'select' 'select_ln51_102' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.10ns)   --->   "%icmp_ln1695_122 = icmp_sgt  i16 %tmp, i16 0"   --->   Operation 32 'icmp' 'icmp_ln1695_122' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.29ns)   --->   "%select_ln51_103 = select i1 %icmp_ln1695_122, i15 %trunc_ln145_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 33 'select' 'select_ln51_103' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.10ns)   --->   "%icmp_ln1695_123 = icmp_sgt  i16 %tmp_s, i16 0"   --->   Operation 34 'icmp' 'icmp_ln1695_123' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.29ns)   --->   "%select_ln51_104 = select i1 %icmp_ln1695_123, i15 %trunc_ln145_91, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'select' 'select_ln51_104' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.10ns)   --->   "%icmp_ln1695_124 = icmp_sgt  i16 %tmp_83, i16 0"   --->   Operation 36 'icmp' 'icmp_ln1695_124' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.29ns)   --->   "%select_ln51_105 = select i1 %icmp_ln1695_124, i15 %trunc_ln145_92, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 37 'select' 'select_ln51_105' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.10ns)   --->   "%icmp_ln1695_125 = icmp_sgt  i16 %tmp_84, i16 0"   --->   Operation 38 'icmp' 'icmp_ln1695_125' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.29ns)   --->   "%select_ln51_106 = select i1 %icmp_ln1695_125, i15 %trunc_ln145_93, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'select_ln51_106' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.10ns)   --->   "%icmp_ln1695_126 = icmp_sgt  i16 %trunc_ln145_96, i16 0"   --->   Operation 40 'icmp' 'icmp_ln1695_126' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.29ns)   --->   "%select_ln51_107 = select i1 %icmp_ln1695_126, i15 %trunc_ln145_94, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'select' 'select_ln51_107' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.10ns)   --->   "%icmp_ln1695_127 = icmp_sgt  i16 %trunc_ln145_97, i16 0"   --->   Operation 42 'icmp' 'icmp_ln1695_127' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.29ns)   --->   "%select_ln51_108 = select i1 %icmp_ln1695_127, i15 %trunc_ln6, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'select' 'select_ln51_108' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer33_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer30_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1695 = zext i15 %select_ln51"   --->   Operation 46 'zext' 'zext_ln1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1695_95 = zext i15 %select_ln51_100"   --->   Operation 47 'zext' 'zext_ln1695_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1695_96 = zext i15 %select_ln51_101"   --->   Operation 48 'zext' 'zext_ln1695_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1695_97 = zext i15 %select_ln51_102"   --->   Operation 49 'zext' 'zext_ln1695_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1695_98 = zext i15 %select_ln51_103"   --->   Operation 50 'zext' 'zext_ln1695_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1695_99 = zext i15 %select_ln51_104"   --->   Operation 51 'zext' 'zext_ln1695_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1695_100 = zext i15 %select_ln51_105"   --->   Operation 52 'zext' 'zext_ln1695_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1695_101 = zext i15 %select_ln51_106"   --->   Operation 53 'zext' 'zext_ln1695_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1695_102 = zext i15 %select_ln51_107"   --->   Operation 54 'zext' 'zext_ln1695_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i159 @_ssdm_op_BitConcatenate.i159.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_108, i16 %zext_ln1695_102, i16 %zext_ln1695_101, i16 %zext_ln1695_100, i16 %zext_ln1695_99, i16 %zext_ln1695_98, i16 %zext_ln1695_97, i16 %zext_ln1695_96, i16 %zext_ln1695_95, i16 %zext_ln1695" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'bitconcatenate' 'or_ln174_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i159 %or_ln174_s" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %layer33_out, i160 %zext_ln174" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 1> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 58 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.23ns
The critical path consists of the following:
	fifo read operation ('layer30_out_read', /data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'layer30_out' (/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [5]  (1.84 ns)
	'icmp' operation ('icmp_ln1695') [26]  (1.1 ns)
	'select' operation ('select_ln51', firmware/nnet_utils/nnet_activation_stream.h:51) [27]  (0.294 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'layer33_out' (/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [57]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
