// Seed: 3261429118
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire  id_3;
  logic id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wor id_2
    , id_5,
    input tri1 id_3
);
  wire [1 'd0 : 1] id_6;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
module module_2 ();
  wire [{  1  ,  -1  ^  1  ,  -1 'h0 } : (  1  ^  -1  )] id_1;
  tri1 id_2;
  assign id_2 = -1;
endmodule
