-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Mar 25 12:36:25 2019
-- Host        : PC1091 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/TOF_4Ports190308/TOF_4Ports.srcs/sources_1/bd/design_1/ip/design_1_syncPulseCounter_0_0/design_1_syncPulseCounter_0_0_sim_netlist.vhdl
-- Design      : design_1_syncPulseCounter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35ticsg324-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer is
  port (
    gateSync0 : out STD_LOGIC;
    \data_FPGA2uC_reg[1]\ : out STD_LOGIC;
    globalReset_reg : out STD_LOGIC;
    memAddr0 : out STD_LOGIC;
    memAddr1 : out STD_LOGIC;
    memAddr2 : out STD_LOGIC;
    memAddr3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk0 : in STD_LOGIC;
    data_FPGA2uC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    globalReset : in STD_LOGIC;
    gateSync0_old : in STD_LOGIC;
    sync_out : in STD_LOGIC;
    pin0Sync0_old : in STD_LOGIC;
    pin1Sync0 : in STD_LOGIC;
    pin1Sync0_old : in STD_LOGIC;
    pin2Sync0 : in STD_LOGIC;
    pin2Sync0_old : in STD_LOGIC;
    pin3Sync0 : in STD_LOGIC;
    pin3Sync0_old : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer is
  signal \^gatesync0\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_FPGA2uC[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_FPGA2uC[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \memAddr0[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \memAddr1[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \memAddr2[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \memAddr3[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pin0Event0[47]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pin1Event0[47]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pin2Event0[47]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pin3Event0[47]_i_1\ : label is "soft_lutpair4";
begin
  gateSync0 <= \^gatesync0\;
\data_FPGA2uC[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5150"
    )
        port map (
      I0 => globalReset,
      I1 => gateSync0_old,
      I2 => \^gatesync0\,
      I3 => data_FPGA2uC(0),
      O => globalReset_reg
    );
\data_FPGA2uC[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => data_FPGA2uC(1),
      I1 => globalReset,
      I2 => gateSync0_old,
      I3 => \^gatesync0\,
      O => \data_FPGA2uC_reg[1]\
    );
\memAddr0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => sync_out,
      I2 => pin0Sync0_old,
      O => memAddr0
    );
\memAddr1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => pin1Sync0,
      I2 => pin1Sync0_old,
      O => memAddr1
    );
\memAddr2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => pin2Sync0,
      I2 => pin2Sync0_old,
      O => memAddr2
    );
\memAddr3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => pin3Sync0,
      I2 => pin3Sync0_old,
      O => memAddr3
    );
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event0[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => pin0Sync0_old,
      I2 => sync_out,
      O => E(0)
    );
\pin1Event0[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => pin1Sync0_old,
      I2 => pin1Sync0,
      O => sync_out_reg_0(0)
    );
\pin2Event0[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => pin2Sync0_old,
      I2 => pin2Sync0,
      O => sync_out_reg_1(0)
    );
\pin3Event0[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync0\,
      I1 => pin3Sync0_old,
      I2 => pin3Sync0,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_0 is
  port (
    gateSync1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk1 : in STD_LOGIC;
    pin0Sync1_old : in STD_LOGIC;
    pin0Sync1 : in STD_LOGIC;
    pin1Sync1_old : in STD_LOGIC;
    pin1Sync1 : in STD_LOGIC;
    pin2Sync1_old : in STD_LOGIC;
    pin2Sync1 : in STD_LOGIC;
    pin3Sync1_old : in STD_LOGIC;
    pin3Sync1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_0 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_0;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_0 is
  signal \^gatesync1\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pin0Event1[47]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pin1Event1[47]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pin2Event1[47]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pin3Event1[47]_i_1\ : label is "soft_lutpair6";
begin
  gateSync1 <= \^gatesync1\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event1[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync1\,
      I1 => pin0Sync1_old,
      I2 => pin0Sync1,
      O => E(0)
    );
\pin1Event1[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync1\,
      I1 => pin1Sync1_old,
      I2 => pin1Sync1,
      O => sync_out_reg_0(0)
    );
\pin2Event1[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync1\,
      I1 => pin2Sync1_old,
      I2 => pin2Sync1,
      O => sync_out_reg_1(0)
    );
\pin3Event1[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync1\,
      I1 => pin3Sync1_old,
      I2 => pin3Sync1,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_1 is
  port (
    gateSync2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk2 : in STD_LOGIC;
    pin0Sync2_old : in STD_LOGIC;
    pin0Sync2 : in STD_LOGIC;
    pin1Sync2_old : in STD_LOGIC;
    pin1Sync2 : in STD_LOGIC;
    pin2Sync2_old : in STD_LOGIC;
    pin2Sync2 : in STD_LOGIC;
    pin3Sync2_old : in STD_LOGIC;
    pin3Sync2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_1 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_1;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_1 is
  signal \^gatesync2\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pin0Event2[47]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pin1Event2[47]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pin2Event2[47]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pin3Event2[47]_i_1\ : label is "soft_lutpair8";
begin
  gateSync2 <= \^gatesync2\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync2\,
      I1 => pin0Sync2_old,
      I2 => pin0Sync2,
      O => E(0)
    );
\pin1Event2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync2\,
      I1 => pin1Sync2_old,
      I2 => pin1Sync2,
      O => sync_out_reg_0(0)
    );
\pin2Event2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync2\,
      I1 => pin2Sync2_old,
      I2 => pin2Sync2,
      O => sync_out_reg_1(0)
    );
\pin3Event2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync2\,
      I1 => pin3Sync2_old,
      I2 => pin3Sync2,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_14 is
  port (
    pin1Sync0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pin1 : in STD_LOGIC;
    clk0 : in STD_LOGIC;
    pin1Sync0_old : in STD_LOGIC;
    gateSync0 : in STD_LOGIC;
    globalReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_14 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_14;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_14 is
  signal meta_reg_n_0 : STD_LOGIC;
  signal \^pin1sync0\ : STD_LOGIC;
begin
  pin1Sync0 <= \^pin1sync0\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin1Event[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => pin1Sync0_old,
      I1 => \^pin1sync0\,
      I2 => gateSync0,
      I3 => globalReset,
      O => E(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^pin1sync0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_15 is
  port (
    pin1Sync1 : out STD_LOGIC;
    pin1 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_15 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_15;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_15 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin1Sync1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_16 is
  port (
    pin1Sync2 : out STD_LOGIC;
    pin1 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_16 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_16;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_16 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin1Sync2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_17 is
  port (
    pin1Sync3 : out STD_LOGIC;
    pin1 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_17 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_17;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_17 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin1Sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_2 is
  port (
    gateSync3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk3 : in STD_LOGIC;
    pin0Sync3_old : in STD_LOGIC;
    pin0Sync3 : in STD_LOGIC;
    pin1Sync3_old : in STD_LOGIC;
    pin1Sync3 : in STD_LOGIC;
    pin2Sync3_old : in STD_LOGIC;
    pin2Sync3 : in STD_LOGIC;
    pin3Sync3_old : in STD_LOGIC;
    pin3Sync3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_2 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_2;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_2 is
  signal \^gatesync3\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pin0Event3[47]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pin1Event3[47]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pin2Event3[47]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pin3Event3[47]_i_1\ : label is "soft_lutpair10";
begin
  gateSync3 <= \^gatesync3\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event3[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync3\,
      I1 => pin0Sync3_old,
      I2 => pin0Sync3,
      O => E(0)
    );
\pin1Event3[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync3\,
      I1 => pin1Sync3_old,
      I2 => pin1Sync3,
      O => sync_out_reg_0(0)
    );
\pin2Event3[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync3\,
      I1 => pin2Sync3_old,
      I2 => pin2Sync3,
      O => sync_out_reg_1(0)
    );
\pin3Event3[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync3\,
      I1 => pin3Sync3_old,
      I2 => pin3Sync3,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync3\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_22 is
  port (
    pin2Sync0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pin2 : in STD_LOGIC;
    clk0 : in STD_LOGIC;
    pin2Sync0_old : in STD_LOGIC;
    gateSync0 : in STD_LOGIC;
    globalReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_22 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_22;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_22 is
  signal meta_reg_n_0 : STD_LOGIC;
  signal \^pin2sync0\ : STD_LOGIC;
begin
  pin2Sync0 <= \^pin2sync0\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin2Event[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => pin2Sync0_old,
      I1 => \^pin2sync0\,
      I2 => gateSync0,
      I3 => globalReset,
      O => E(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^pin2sync0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_23 is
  port (
    pin2Sync1 : out STD_LOGIC;
    pin2 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_23 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_23;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_23 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin2Sync1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_24 is
  port (
    pin2Sync2 : out STD_LOGIC;
    pin2 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_24 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_24;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_24 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin2Sync2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_25 is
  port (
    pin2Sync3 : out STD_LOGIC;
    pin2 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_25 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_25;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_25 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin2Sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_30 is
  port (
    pin3Sync0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pin3 : in STD_LOGIC;
    clk0 : in STD_LOGIC;
    pin3Sync0_old : in STD_LOGIC;
    gateSync0 : in STD_LOGIC;
    globalReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_30 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_30;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_30 is
  signal meta_reg_n_0 : STD_LOGIC;
  signal \^pin3sync0\ : STD_LOGIC;
begin
  pin3Sync0 <= \^pin3sync0\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin3Event[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => pin3Sync0_old,
      I1 => \^pin3sync0\,
      I2 => gateSync0,
      I3 => globalReset,
      O => E(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^pin3sync0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_31 is
  port (
    pin3Sync1 : out STD_LOGIC;
    pin3 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_31 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_31;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_31 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin3Sync1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_32 is
  port (
    pin3Sync2 : out STD_LOGIC;
    pin3 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_32 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_32;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_32 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin3Sync2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_33 is
  port (
    pin3Sync3 : out STD_LOGIC;
    pin3 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_33 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_33;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_33 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin3Sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_6 is
  port (
    sync_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pin0 : in STD_LOGIC;
    clk0 : in STD_LOGIC;
    pin0Sync0_old : in STD_LOGIC;
    gateSync0 : in STD_LOGIC;
    globalReset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_6 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_6;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_6 is
  signal meta : STD_LOGIC;
  signal \^sync_out\ : STD_LOGIC;
begin
  sync_out <= \^sync_out\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin0,
      Q => meta,
      R => '0'
    );
\pin0Event[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => pin0Sync0_old,
      I1 => \^sync_out\,
      I2 => gateSync0,
      I3 => globalReset,
      O => E(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk0,
      CE => '1',
      D => meta,
      Q => \^sync_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_7 is
  port (
    pin0Sync1 : out STD_LOGIC;
    pin0 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_7 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_7;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_7 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin0,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin0Sync1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_8 is
  port (
    pin0Sync2 : out STD_LOGIC;
    pin0 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_8 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_8;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_8 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin0,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin0Sync2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_9 is
  port (
    pin0Sync3 : out STD_LOGIC;
    pin0 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_9 : entity is "synchronizer";
end design_1_syncPulseCounter_0_0_synchronizer_9;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_9 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin0,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin0Sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge is
  port (
    gateSync4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk0 : in STD_LOGIC;
    pin0Sync4_old : in STD_LOGIC;
    pin0Sync4 : in STD_LOGIC;
    pin1Sync4_old : in STD_LOGIC;
    pin1Sync4 : in STD_LOGIC;
    pin2Sync4_old : in STD_LOGIC;
    pin2Sync4 : in STD_LOGIC;
    pin3Sync4_old : in STD_LOGIC;
    pin3Sync4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge is
  signal \^gatesync4\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pin0Event4[47]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pin1Event4[47]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pin2Event4[47]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pin3Event4[47]_i_1\ : label is "soft_lutpair12";
begin
  gateSync4 <= \^gatesync4\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event4[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync4\,
      I1 => pin0Sync4_old,
      I2 => pin0Sync4,
      O => E(0)
    );
\pin1Event4[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync4\,
      I1 => pin1Sync4_old,
      I2 => pin1Sync4,
      O => sync_out_reg_0(0)
    );
\pin2Event4[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync4\,
      I1 => pin2Sync4_old,
      I2 => pin2Sync4,
      O => sync_out_reg_1(0)
    );
\pin3Event4[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync4\,
      I1 => pin3Sync4_old,
      I2 => pin3Sync4,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync4\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_10 is
  port (
    pin0Sync4 : out STD_LOGIC;
    pin0 : in STD_LOGIC;
    clk0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_10 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_10;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_10 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin0,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin0Sync4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_11 is
  port (
    pin0Sync5 : out STD_LOGIC;
    pin0 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_11 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_11;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_11 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin0,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin0Sync5,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_12 is
  port (
    pin0Sync6 : out STD_LOGIC;
    pin0 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_12 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_12;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_12 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin0,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin0Sync6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_13 is
  port (
    pin0Sync7 : out STD_LOGIC;
    pin0 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_13 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_13;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_13 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin0,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin0Sync7,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_18 is
  port (
    pin1Sync4 : out STD_LOGIC;
    pin1 : in STD_LOGIC;
    clk0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_18 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_18;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_18 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin1Sync4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_19 is
  port (
    pin1Sync5 : out STD_LOGIC;
    pin1 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_19 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_19;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_19 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin1Sync5,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_20 is
  port (
    pin1Sync6 : out STD_LOGIC;
    pin1 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_20 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_20;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_20 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin1Sync6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_21 is
  port (
    pin1Sync7 : out STD_LOGIC;
    pin1 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_21 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_21;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_21 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin1,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin1Sync7,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_26 is
  port (
    pin2Sync4 : out STD_LOGIC;
    pin2 : in STD_LOGIC;
    clk0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_26 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_26;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_26 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin2Sync4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_27 is
  port (
    pin2Sync5 : out STD_LOGIC;
    pin2 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_27 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_27;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_27 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin2Sync5,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_28 is
  port (
    pin2Sync6 : out STD_LOGIC;
    pin2 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_28 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_28;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_28 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin2Sync6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_29 is
  port (
    pin2Sync7 : out STD_LOGIC;
    pin2 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_29 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_29;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_29 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin2,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin2Sync7,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_3 is
  port (
    gateSync5 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk1 : in STD_LOGIC;
    pin0Sync5_old : in STD_LOGIC;
    pin0Sync5 : in STD_LOGIC;
    pin1Sync5_old : in STD_LOGIC;
    pin1Sync5 : in STD_LOGIC;
    pin2Sync5_old : in STD_LOGIC;
    pin2Sync5 : in STD_LOGIC;
    pin3Sync5_old : in STD_LOGIC;
    pin3Sync5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_3 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_3;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_3 is
  signal \^gatesync5\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pin0Event5[47]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pin1Event5[47]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pin2Event5[47]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pin3Event5[47]_i_1\ : label is "soft_lutpair14";
begin
  gateSync5 <= \^gatesync5\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event5[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync5\,
      I1 => pin0Sync5_old,
      I2 => pin0Sync5,
      O => E(0)
    );
\pin1Event5[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync5\,
      I1 => pin1Sync5_old,
      I2 => pin1Sync5,
      O => sync_out_reg_0(0)
    );
\pin2Event5[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync5\,
      I1 => pin2Sync5_old,
      I2 => pin2Sync5,
      O => sync_out_reg_1(0)
    );
\pin3Event5[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync5\,
      I1 => pin3Sync5_old,
      I2 => pin3Sync5,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync5\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_34 is
  port (
    pin3Sync4 : out STD_LOGIC;
    pin3 : in STD_LOGIC;
    clk0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_34 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_34;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_34 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin3Sync4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_35 is
  port (
    pin3Sync5 : out STD_LOGIC;
    pin3 : in STD_LOGIC;
    clk1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_35 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_35;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_35 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin3Sync5,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_36 is
  port (
    pin3Sync6 : out STD_LOGIC;
    pin3 : in STD_LOGIC;
    clk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_36 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_36;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_36 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin3Sync6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_37 is
  port (
    pin3Sync7 : out STD_LOGIC;
    pin3 : in STD_LOGIC;
    clk3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_37 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_37;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_37 is
  signal meta_reg_n_0 : STD_LOGIC;
begin
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin3,
      Q => meta_reg_n_0,
      R => '0'
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => pin3Sync7,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_4 is
  port (
    gateSync6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk2 : in STD_LOGIC;
    pin0Sync6_old : in STD_LOGIC;
    pin0Sync6 : in STD_LOGIC;
    pin1Sync6_old : in STD_LOGIC;
    pin1Sync6 : in STD_LOGIC;
    pin2Sync6_old : in STD_LOGIC;
    pin2Sync6 : in STD_LOGIC;
    pin3Sync6_old : in STD_LOGIC;
    pin3Sync6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_4 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_4;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_4 is
  signal \^gatesync6\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pin0Event6[47]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pin1Event6[47]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pin2Event6[47]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pin3Event6[47]_i_1\ : label is "soft_lutpair16";
begin
  gateSync6 <= \^gatesync6\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event6[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync6\,
      I1 => pin0Sync6_old,
      I2 => pin0Sync6,
      O => E(0)
    );
\pin1Event6[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync6\,
      I1 => pin1Sync6_old,
      I2 => pin1Sync6,
      O => sync_out_reg_0(0)
    );
\pin2Event6[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync6\,
      I1 => pin2Sync6_old,
      I2 => pin2Sync6,
      O => sync_out_reg_1(0)
    );
\pin3Event6[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync6\,
      I1 => pin3Sync6_old,
      I2 => pin3Sync6,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync6\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_5 is
  port (
    gateSync7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gate : in STD_LOGIC;
    clk3 : in STD_LOGIC;
    pin0Sync7_old : in STD_LOGIC;
    pin0Sync7 : in STD_LOGIC;
    pin1Sync7_old : in STD_LOGIC;
    pin1Sync7 : in STD_LOGIC;
    pin2Sync7_old : in STD_LOGIC;
    pin2Sync7 : in STD_LOGIC;
    pin3Sync7_old : in STD_LOGIC;
    pin3Sync7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_5 : entity is "synchronizer_FallingEdge";
end design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_5;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_5 is
  signal \^gatesync7\ : STD_LOGIC;
  signal meta_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pin0Event7[47]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pin1Event7[47]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pin2Event7[47]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pin3Event7[47]_i_1\ : label is "soft_lutpair18";
begin
  gateSync7 <= \^gatesync7\;
meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => gate,
      Q => meta_reg_n_0,
      R => '0'
    );
\pin0Event7[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync7\,
      I1 => pin0Sync7_old,
      I2 => pin0Sync7,
      O => E(0)
    );
\pin1Event7[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync7\,
      I1 => pin1Sync7_old,
      I2 => pin1Sync7,
      O => sync_out_reg_0(0)
    );
\pin2Event7[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync7\,
      I1 => pin2Sync7_old,
      I2 => pin2Sync7,
      O => sync_out_reg_1(0)
    );
\pin3Event7[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gatesync7\,
      I1 => pin3Sync7_old,
      I2 => pin3Sync7,
      O => sync_out_reg_2(0)
    );
sync_out_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => meta_reg_n_0,
      Q => \^gatesync7\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0_syncPulseCounter is
  port (
    pin0Event_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pin1Event_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pin2Event_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pin3Event_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    data_FPGA2uC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    memAddr0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    memAddr1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    memAddr2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    memAddr3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pin0EventCounter_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pin1EventCounter_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pin2EventCounter_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pin3EventCounter_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clk0 : in STD_LOGIC;
    data_uC2FPGA : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk1 : in STD_LOGIC;
    clk2 : in STD_LOGIC;
    clk3 : in STD_LOGIC;
    pin0 : in STD_LOGIC;
    gate : in STD_LOGIC;
    pin1 : in STD_LOGIC;
    pin2 : in STD_LOGIC;
    pin3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_syncPulseCounter_0_0_syncPulseCounter : entity is "syncPulseCounter";
end design_1_syncPulseCounter_0_0_syncPulseCounter;

architecture STRUCTURE of design_1_syncPulseCounter_0_0_syncPulseCounter is
  signal SYNC_GATE_MAP_0_n_1 : STD_LOGIC;
  signal SYNC_GATE_MAP_0_n_2 : STD_LOGIC;
  signal SYNC_PIN0_MAP_0_n_1 : STD_LOGIC;
  signal SYNC_PIN1_MAP_0_n_1 : STD_LOGIC;
  signal SYNC_PIN2_MAP_0_n_1 : STD_LOGIC;
  signal SYNC_PIN3_MAP_0_n_1 : STD_LOGIC;
  signal \counter0[0]_i_2_n_0\ : STD_LOGIC;
  signal counter0_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter0_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter0_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter1[0]_i_2_n_0\ : STD_LOGIC;
  signal counter1_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter2[0]_i_2_n_0\ : STD_LOGIC;
  signal counter2_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter3[0]_i_2_n_0\ : STD_LOGIC;
  signal counter3_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter3_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter4[0]_i_2_n_0\ : STD_LOGIC;
  signal counter4_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter4_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter4_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter5[0]_i_2_n_0\ : STD_LOGIC;
  signal counter5_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter5_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter5_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter6[0]_i_2_n_0\ : STD_LOGIC;
  signal counter6_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter6_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter6_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter7[0]_i_2_n_0\ : STD_LOGIC;
  signal counter7_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \counter7_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter7_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^data_fpga2uc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gateSync0 : STD_LOGIC;
  signal gateSync0_old : STD_LOGIC;
  signal gateSync1 : STD_LOGIC;
  signal gateSync2 : STD_LOGIC;
  signal gateSync3 : STD_LOGIC;
  signal gateSync4 : STD_LOGIC;
  signal gateSync5 : STD_LOGIC;
  signal gateSync6 : STD_LOGIC;
  signal gateSync7 : STD_LOGIC;
  signal globalReset : STD_LOGIC;
  signal memAddr0 : STD_LOGIC;
  signal \memAddr0[7]_i_3_n_0\ : STD_LOGIC;
  signal \^memaddr0_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal memAddr1 : STD_LOGIC;
  signal \memAddr1[7]_i_3_n_0\ : STD_LOGIC;
  signal \^memaddr1_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal memAddr2 : STD_LOGIC;
  signal \memAddr2[7]_i_3_n_0\ : STD_LOGIC;
  signal \^memaddr2_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal memAddr3 : STD_LOGIC;
  signal \memAddr3[7]_i_3_n_0\ : STD_LOGIC;
  signal \^memaddr3_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pin0Event0 : STD_LOGIC;
  signal pin0Event03_out : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin0Event0[0]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[47]_i_2_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[47]_i_2_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event0_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event0_reg_n_0_[9]\ : STD_LOGIC;
  signal pin0Event1 : STD_LOGIC;
  signal \pin0Event1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event1_reg_n_0_[9]\ : STD_LOGIC;
  signal pin0Event2 : STD_LOGIC;
  signal \pin0Event2[0]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[47]_i_2_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[47]_i_2_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event2_reg_n_0_[9]\ : STD_LOGIC;
  signal pin0Event3 : STD_LOGIC;
  signal \pin0Event3[0]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[47]_i_2_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[47]_i_2_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event3_reg_n_0_[9]\ : STD_LOGIC;
  signal pin0Event4 : STD_LOGIC;
  signal \pin0Event4[0]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[47]_i_2_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[47]_i_2_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event4_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event4_reg_n_0_[9]\ : STD_LOGIC;
  signal pin0Event5 : STD_LOGIC;
  signal \pin0Event5[0]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[47]_i_2_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[47]_i_2_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event5_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event5_reg_n_0_[9]\ : STD_LOGIC;
  signal pin0Event6 : STD_LOGIC;
  signal \pin0Event6[0]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[47]_i_2_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[47]_i_2_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event6_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event6_reg_n_0_[9]\ : STD_LOGIC;
  signal pin0Event7 : STD_LOGIC;
  signal \pin0Event7[0]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[47]_i_2_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[47]_i_2_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pin0Event7_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin0Event7_reg_n_0_[9]\ : STD_LOGIC;
  signal \pin0EventCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \^pin0eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin0EventCounter_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \pin0EventCounter_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \pin0Event[11]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[11]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[15]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[19]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[23]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[27]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[31]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[35]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[39]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[3]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[43]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_30_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_31_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_32_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_33_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_34_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_35_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_36_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_37_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_38_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_39_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_40_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_41_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_42_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_43_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_44_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_45_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_46_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_47_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_48_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[47]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_10_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_11_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_12_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_16_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_17_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_18_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_19_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_20_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_21_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_22_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_23_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_24_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_25_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_26_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_27_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_28_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_29_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_2_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_3_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_4_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_5_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_6_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_7_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_8_n_0\ : STD_LOGIC;
  signal \pin0Event[7]_i_9_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_10_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_10_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_10_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_10_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_10_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_10_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_10_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_15_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_2_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin0Event_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal pin0Sync0_old : STD_LOGIC;
  signal pin0Sync1 : STD_LOGIC;
  signal pin0Sync1_old : STD_LOGIC;
  signal pin0Sync2 : STD_LOGIC;
  signal pin0Sync2_old : STD_LOGIC;
  signal pin0Sync3 : STD_LOGIC;
  signal pin0Sync3_old : STD_LOGIC;
  signal pin0Sync4 : STD_LOGIC;
  signal pin0Sync4_old : STD_LOGIC;
  signal pin0Sync5 : STD_LOGIC;
  signal pin0Sync5_old : STD_LOGIC;
  signal pin0Sync6 : STD_LOGIC;
  signal pin0Sync6_old : STD_LOGIC;
  signal pin0Sync7 : STD_LOGIC;
  signal pin0Sync7_old : STD_LOGIC;
  signal pin1Event0 : STD_LOGIC;
  signal pin1Event02_out : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin1Event0_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event0_reg_n_0_[9]\ : STD_LOGIC;
  signal pin1Event1 : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event1_reg_n_0_[9]\ : STD_LOGIC;
  signal pin1Event2 : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event2_reg_n_0_[9]\ : STD_LOGIC;
  signal pin1Event3 : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event3_reg_n_0_[9]\ : STD_LOGIC;
  signal pin1Event4 : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event4_reg_n_0_[9]\ : STD_LOGIC;
  signal pin1Event5 : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event5_reg_n_0_[9]\ : STD_LOGIC;
  signal pin1Event6 : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event6_reg_n_0_[9]\ : STD_LOGIC;
  signal pin1Event7 : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin1Event7_reg_n_0_[9]\ : STD_LOGIC;
  signal \pin1EventCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \^pin1eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin1EventCounter_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \pin1EventCounter_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \pin1Event[11]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[11]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[15]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[19]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[23]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[27]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[31]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[35]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[39]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[3]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[43]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_30_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_31_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_32_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_33_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_34_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_35_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_36_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_37_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_38_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_39_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_40_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_41_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_42_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_43_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_44_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_45_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_46_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_47_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_48_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[47]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_10_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_11_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_12_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_16_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_17_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_18_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_19_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_20_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_21_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_22_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_23_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_24_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_25_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_26_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_27_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_28_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_29_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_2_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_3_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_4_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_5_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_6_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_7_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_8_n_0\ : STD_LOGIC;
  signal \pin1Event[7]_i_9_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_10_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_10_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_10_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_10_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_10_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_10_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_10_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_15_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_2_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin1Event_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal pin1Sync0 : STD_LOGIC;
  signal pin1Sync0_old : STD_LOGIC;
  signal pin1Sync1 : STD_LOGIC;
  signal pin1Sync1_old : STD_LOGIC;
  signal pin1Sync2 : STD_LOGIC;
  signal pin1Sync2_old : STD_LOGIC;
  signal pin1Sync3 : STD_LOGIC;
  signal pin1Sync3_old : STD_LOGIC;
  signal pin1Sync4 : STD_LOGIC;
  signal pin1Sync4_old : STD_LOGIC;
  signal pin1Sync5 : STD_LOGIC;
  signal pin1Sync5_old : STD_LOGIC;
  signal pin1Sync6 : STD_LOGIC;
  signal pin1Sync6_old : STD_LOGIC;
  signal pin1Sync7 : STD_LOGIC;
  signal pin1Sync7_old : STD_LOGIC;
  signal pin2Event0 : STD_LOGIC;
  signal pin2Event01_out : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin2Event0_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event0_reg_n_0_[9]\ : STD_LOGIC;
  signal pin2Event1 : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event1_reg_n_0_[9]\ : STD_LOGIC;
  signal pin2Event2 : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event2_reg_n_0_[9]\ : STD_LOGIC;
  signal pin2Event3 : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event3_reg_n_0_[9]\ : STD_LOGIC;
  signal pin2Event4 : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event4_reg_n_0_[9]\ : STD_LOGIC;
  signal pin2Event5 : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event5_reg_n_0_[9]\ : STD_LOGIC;
  signal pin2Event6 : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event6_reg_n_0_[9]\ : STD_LOGIC;
  signal pin2Event7 : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin2Event7_reg_n_0_[9]\ : STD_LOGIC;
  signal \pin2EventCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \^pin2eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin2EventCounter_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \pin2EventCounter_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \pin2Event[11]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[11]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[15]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[19]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[23]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[27]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[31]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[35]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[39]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[3]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[43]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_30_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_31_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_32_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_33_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_34_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_35_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_36_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_37_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_38_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_39_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_40_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_41_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_42_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_43_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_44_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_45_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_46_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_47_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_48_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[47]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_10_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_11_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_12_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_16_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_17_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_18_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_19_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_20_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_21_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_22_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_23_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_24_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_25_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_26_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_27_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_28_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_29_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_2_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_3_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_4_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_5_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_6_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_7_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_8_n_0\ : STD_LOGIC;
  signal \pin2Event[7]_i_9_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_10_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_10_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_10_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_10_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_10_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_10_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_10_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_15_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_2_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin2Event_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal pin2Sync0 : STD_LOGIC;
  signal pin2Sync0_old : STD_LOGIC;
  signal pin2Sync1 : STD_LOGIC;
  signal pin2Sync1_old : STD_LOGIC;
  signal pin2Sync2 : STD_LOGIC;
  signal pin2Sync2_old : STD_LOGIC;
  signal pin2Sync3 : STD_LOGIC;
  signal pin2Sync3_old : STD_LOGIC;
  signal pin2Sync4 : STD_LOGIC;
  signal pin2Sync4_old : STD_LOGIC;
  signal pin2Sync5 : STD_LOGIC;
  signal pin2Sync5_old : STD_LOGIC;
  signal pin2Sync6 : STD_LOGIC;
  signal pin2Sync6_old : STD_LOGIC;
  signal pin2Sync7 : STD_LOGIC;
  signal pin2Sync7_old : STD_LOGIC;
  signal pin3Event0 : STD_LOGIC;
  signal pin3Event00_out : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin3Event0_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event0_reg_n_0_[9]\ : STD_LOGIC;
  signal pin3Event1 : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event1_reg_n_0_[9]\ : STD_LOGIC;
  signal pin3Event2 : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event2_reg_n_0_[9]\ : STD_LOGIC;
  signal pin3Event3 : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event3_reg_n_0_[9]\ : STD_LOGIC;
  signal pin3Event4 : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event4_reg_n_0_[9]\ : STD_LOGIC;
  signal pin3Event5 : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event5_reg_n_0_[9]\ : STD_LOGIC;
  signal pin3Event6 : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event6_reg_n_0_[9]\ : STD_LOGIC;
  signal pin3Event7 : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[0]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[10]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[11]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[12]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[13]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[14]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[15]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[16]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[17]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[18]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[19]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[1]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[20]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[21]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[22]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[23]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[24]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[25]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[26]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[27]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[28]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[29]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[2]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[30]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[31]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[32]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[33]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[34]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[35]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[36]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[37]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[38]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[39]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[3]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[40]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[41]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[42]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[43]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[44]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[45]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[46]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[47]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[4]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[5]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[6]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[7]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[8]\ : STD_LOGIC;
  signal \pin3Event7_reg_n_0_[9]\ : STD_LOGIC;
  signal \pin3EventCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \^pin3eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \pin3EventCounter_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \pin3EventCounter_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \pin3Event[11]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[11]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[15]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[19]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[23]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[27]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[31]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[35]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[39]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[3]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[43]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_30_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_31_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_32_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_33_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_34_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_35_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_36_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_37_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_38_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_39_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_40_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_41_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_42_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_43_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_44_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_45_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_46_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_47_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_48_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[47]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_10_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_11_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_12_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_16_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_17_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_18_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_19_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_20_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_21_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_22_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_23_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_24_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_25_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_26_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_27_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_28_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_29_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_2_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_3_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_4_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_5_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_6_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_7_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_8_n_0\ : STD_LOGIC;
  signal \pin3Event[7]_i_9_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_10_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_10_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_10_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_10_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_10_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_10_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_10_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_11_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_11_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_11_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_11_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_11_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_11_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_11_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_15_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_2_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \pin3Event_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal pin3Sync0 : STD_LOGIC;
  signal pin3Sync0_old : STD_LOGIC;
  signal pin3Sync1 : STD_LOGIC;
  signal pin3Sync1_old : STD_LOGIC;
  signal pin3Sync2 : STD_LOGIC;
  signal pin3Sync2_old : STD_LOGIC;
  signal pin3Sync3 : STD_LOGIC;
  signal pin3Sync3_old : STD_LOGIC;
  signal pin3Sync4 : STD_LOGIC;
  signal pin3Sync4_old : STD_LOGIC;
  signal pin3Sync5 : STD_LOGIC;
  signal pin3Sync5_old : STD_LOGIC;
  signal pin3Sync6 : STD_LOGIC;
  signal pin3Sync6_old : STD_LOGIC;
  signal pin3Sync7 : STD_LOGIC;
  signal pin3Sync7_old : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sync_out : STD_LOGIC;
  signal \NLW_counter0_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter1_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter2_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter3_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter4_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter5_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter6_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter7_reg[44]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event0_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event0_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event1_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event1_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event2_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event2_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event3_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event3_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event4_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event4_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event5_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event5_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event6_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event6_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event7_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pin0Event7_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0EventCounter_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event_reg[47]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event_reg[47]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin0Event_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin1EventCounter_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin1Event_reg[47]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin1Event_reg[47]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin1Event_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin2EventCounter_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin2Event_reg[47]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin2Event_reg[47]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin2Event_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin3EventCounter_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin3Event_reg[47]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin3Event_reg[47]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pin3Event_reg[47]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \memAddr0[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \memAddr0[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \memAddr0[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \memAddr0[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \memAddr0[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \memAddr0[7]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \memAddr1[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \memAddr1[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \memAddr1[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \memAddr1[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \memAddr1[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \memAddr1[7]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \memAddr2[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \memAddr2[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \memAddr2[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \memAddr2[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \memAddr2[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \memAddr2[7]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \memAddr3[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \memAddr3[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \memAddr3[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \memAddr3[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \memAddr3[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \memAddr3[7]_i_2\ : label is "soft_lutpair33";
  attribute HLUTNM : string;
  attribute HLUTNM of \pin0Event[11]_i_16\ : label is "lutpair52";
  attribute HLUTNM of \pin0Event[11]_i_17\ : label is "lutpair51";
  attribute HLUTNM of \pin0Event[11]_i_18\ : label is "lutpair50";
  attribute HLUTNM of \pin0Event[11]_i_19\ : label is "lutpair49";
  attribute HLUTNM of \pin0Event[11]_i_20\ : label is "lutpair53";
  attribute HLUTNM of \pin0Event[11]_i_21\ : label is "lutpair52";
  attribute HLUTNM of \pin0Event[11]_i_22\ : label is "lutpair51";
  attribute HLUTNM of \pin0Event[11]_i_23\ : label is "lutpair50";
  attribute HLUTNM of \pin0Event[11]_i_24\ : label is "lutpair6";
  attribute HLUTNM of \pin0Event[11]_i_25\ : label is "lutpair5";
  attribute HLUTNM of \pin0Event[11]_i_26\ : label is "lutpair4";
  attribute HLUTNM of \pin0Event[11]_i_27\ : label is "lutpair3";
  attribute HLUTNM of \pin0Event[11]_i_28\ : label is "lutpair7";
  attribute HLUTNM of \pin0Event[11]_i_29\ : label is "lutpair6";
  attribute HLUTNM of \pin0Event[11]_i_30\ : label is "lutpair5";
  attribute HLUTNM of \pin0Event[11]_i_31\ : label is "lutpair4";
  attribute HLUTNM of \pin0Event[15]_i_16\ : label is "lutpair56";
  attribute HLUTNM of \pin0Event[15]_i_17\ : label is "lutpair55";
  attribute HLUTNM of \pin0Event[15]_i_18\ : label is "lutpair54";
  attribute HLUTNM of \pin0Event[15]_i_19\ : label is "lutpair53";
  attribute HLUTNM of \pin0Event[15]_i_20\ : label is "lutpair57";
  attribute HLUTNM of \pin0Event[15]_i_21\ : label is "lutpair56";
  attribute HLUTNM of \pin0Event[15]_i_22\ : label is "lutpair55";
  attribute HLUTNM of \pin0Event[15]_i_23\ : label is "lutpair54";
  attribute HLUTNM of \pin0Event[15]_i_24\ : label is "lutpair10";
  attribute HLUTNM of \pin0Event[15]_i_25\ : label is "lutpair9";
  attribute HLUTNM of \pin0Event[15]_i_26\ : label is "lutpair8";
  attribute HLUTNM of \pin0Event[15]_i_27\ : label is "lutpair7";
  attribute HLUTNM of \pin0Event[15]_i_28\ : label is "lutpair11";
  attribute HLUTNM of \pin0Event[15]_i_29\ : label is "lutpair10";
  attribute HLUTNM of \pin0Event[15]_i_30\ : label is "lutpair9";
  attribute HLUTNM of \pin0Event[15]_i_31\ : label is "lutpair8";
  attribute HLUTNM of \pin0Event[19]_i_16\ : label is "lutpair60";
  attribute HLUTNM of \pin0Event[19]_i_17\ : label is "lutpair59";
  attribute HLUTNM of \pin0Event[19]_i_18\ : label is "lutpair58";
  attribute HLUTNM of \pin0Event[19]_i_19\ : label is "lutpair57";
  attribute HLUTNM of \pin0Event[19]_i_20\ : label is "lutpair61";
  attribute HLUTNM of \pin0Event[19]_i_21\ : label is "lutpair60";
  attribute HLUTNM of \pin0Event[19]_i_22\ : label is "lutpair59";
  attribute HLUTNM of \pin0Event[19]_i_23\ : label is "lutpair58";
  attribute HLUTNM of \pin0Event[19]_i_24\ : label is "lutpair14";
  attribute HLUTNM of \pin0Event[19]_i_25\ : label is "lutpair13";
  attribute HLUTNM of \pin0Event[19]_i_26\ : label is "lutpair12";
  attribute HLUTNM of \pin0Event[19]_i_27\ : label is "lutpair11";
  attribute HLUTNM of \pin0Event[19]_i_28\ : label is "lutpair15";
  attribute HLUTNM of \pin0Event[19]_i_29\ : label is "lutpair14";
  attribute HLUTNM of \pin0Event[19]_i_30\ : label is "lutpair13";
  attribute HLUTNM of \pin0Event[19]_i_31\ : label is "lutpair12";
  attribute HLUTNM of \pin0Event[23]_i_16\ : label is "lutpair64";
  attribute HLUTNM of \pin0Event[23]_i_17\ : label is "lutpair63";
  attribute HLUTNM of \pin0Event[23]_i_18\ : label is "lutpair62";
  attribute HLUTNM of \pin0Event[23]_i_19\ : label is "lutpair61";
  attribute HLUTNM of \pin0Event[23]_i_20\ : label is "lutpair65";
  attribute HLUTNM of \pin0Event[23]_i_21\ : label is "lutpair64";
  attribute HLUTNM of \pin0Event[23]_i_22\ : label is "lutpair63";
  attribute HLUTNM of \pin0Event[23]_i_23\ : label is "lutpair62";
  attribute HLUTNM of \pin0Event[23]_i_24\ : label is "lutpair18";
  attribute HLUTNM of \pin0Event[23]_i_25\ : label is "lutpair17";
  attribute HLUTNM of \pin0Event[23]_i_26\ : label is "lutpair16";
  attribute HLUTNM of \pin0Event[23]_i_27\ : label is "lutpair15";
  attribute HLUTNM of \pin0Event[23]_i_28\ : label is "lutpair19";
  attribute HLUTNM of \pin0Event[23]_i_29\ : label is "lutpair18";
  attribute HLUTNM of \pin0Event[23]_i_30\ : label is "lutpair17";
  attribute HLUTNM of \pin0Event[23]_i_31\ : label is "lutpair16";
  attribute HLUTNM of \pin0Event[27]_i_16\ : label is "lutpair68";
  attribute HLUTNM of \pin0Event[27]_i_17\ : label is "lutpair67";
  attribute HLUTNM of \pin0Event[27]_i_18\ : label is "lutpair66";
  attribute HLUTNM of \pin0Event[27]_i_19\ : label is "lutpair65";
  attribute HLUTNM of \pin0Event[27]_i_20\ : label is "lutpair69";
  attribute HLUTNM of \pin0Event[27]_i_21\ : label is "lutpair68";
  attribute HLUTNM of \pin0Event[27]_i_22\ : label is "lutpair67";
  attribute HLUTNM of \pin0Event[27]_i_23\ : label is "lutpair66";
  attribute HLUTNM of \pin0Event[27]_i_24\ : label is "lutpair22";
  attribute HLUTNM of \pin0Event[27]_i_25\ : label is "lutpair21";
  attribute HLUTNM of \pin0Event[27]_i_26\ : label is "lutpair20";
  attribute HLUTNM of \pin0Event[27]_i_27\ : label is "lutpair19";
  attribute HLUTNM of \pin0Event[27]_i_28\ : label is "lutpair23";
  attribute HLUTNM of \pin0Event[27]_i_29\ : label is "lutpair22";
  attribute HLUTNM of \pin0Event[27]_i_30\ : label is "lutpair21";
  attribute HLUTNM of \pin0Event[27]_i_31\ : label is "lutpair20";
  attribute HLUTNM of \pin0Event[31]_i_16\ : label is "lutpair72";
  attribute HLUTNM of \pin0Event[31]_i_17\ : label is "lutpair71";
  attribute HLUTNM of \pin0Event[31]_i_18\ : label is "lutpair70";
  attribute HLUTNM of \pin0Event[31]_i_19\ : label is "lutpair69";
  attribute HLUTNM of \pin0Event[31]_i_20\ : label is "lutpair73";
  attribute HLUTNM of \pin0Event[31]_i_21\ : label is "lutpair72";
  attribute HLUTNM of \pin0Event[31]_i_22\ : label is "lutpair71";
  attribute HLUTNM of \pin0Event[31]_i_23\ : label is "lutpair70";
  attribute HLUTNM of \pin0Event[31]_i_24\ : label is "lutpair26";
  attribute HLUTNM of \pin0Event[31]_i_25\ : label is "lutpair25";
  attribute HLUTNM of \pin0Event[31]_i_26\ : label is "lutpair24";
  attribute HLUTNM of \pin0Event[31]_i_27\ : label is "lutpair23";
  attribute HLUTNM of \pin0Event[31]_i_28\ : label is "lutpair27";
  attribute HLUTNM of \pin0Event[31]_i_29\ : label is "lutpair26";
  attribute HLUTNM of \pin0Event[31]_i_30\ : label is "lutpair25";
  attribute HLUTNM of \pin0Event[31]_i_31\ : label is "lutpair24";
  attribute HLUTNM of \pin0Event[35]_i_16\ : label is "lutpair76";
  attribute HLUTNM of \pin0Event[35]_i_17\ : label is "lutpair75";
  attribute HLUTNM of \pin0Event[35]_i_18\ : label is "lutpair74";
  attribute HLUTNM of \pin0Event[35]_i_19\ : label is "lutpair73";
  attribute HLUTNM of \pin0Event[35]_i_20\ : label is "lutpair77";
  attribute HLUTNM of \pin0Event[35]_i_21\ : label is "lutpair76";
  attribute HLUTNM of \pin0Event[35]_i_22\ : label is "lutpair75";
  attribute HLUTNM of \pin0Event[35]_i_23\ : label is "lutpair74";
  attribute HLUTNM of \pin0Event[35]_i_24\ : label is "lutpair30";
  attribute HLUTNM of \pin0Event[35]_i_25\ : label is "lutpair29";
  attribute HLUTNM of \pin0Event[35]_i_26\ : label is "lutpair28";
  attribute HLUTNM of \pin0Event[35]_i_27\ : label is "lutpair27";
  attribute HLUTNM of \pin0Event[35]_i_28\ : label is "lutpair31";
  attribute HLUTNM of \pin0Event[35]_i_29\ : label is "lutpair30";
  attribute HLUTNM of \pin0Event[35]_i_30\ : label is "lutpair29";
  attribute HLUTNM of \pin0Event[35]_i_31\ : label is "lutpair28";
  attribute HLUTNM of \pin0Event[39]_i_16\ : label is "lutpair80";
  attribute HLUTNM of \pin0Event[39]_i_17\ : label is "lutpair79";
  attribute HLUTNM of \pin0Event[39]_i_18\ : label is "lutpair78";
  attribute HLUTNM of \pin0Event[39]_i_19\ : label is "lutpair77";
  attribute HLUTNM of \pin0Event[39]_i_20\ : label is "lutpair81";
  attribute HLUTNM of \pin0Event[39]_i_21\ : label is "lutpair80";
  attribute HLUTNM of \pin0Event[39]_i_22\ : label is "lutpair79";
  attribute HLUTNM of \pin0Event[39]_i_23\ : label is "lutpair78";
  attribute HLUTNM of \pin0Event[39]_i_24\ : label is "lutpair34";
  attribute HLUTNM of \pin0Event[39]_i_25\ : label is "lutpair33";
  attribute HLUTNM of \pin0Event[39]_i_26\ : label is "lutpair32";
  attribute HLUTNM of \pin0Event[39]_i_27\ : label is "lutpair31";
  attribute HLUTNM of \pin0Event[39]_i_28\ : label is "lutpair35";
  attribute HLUTNM of \pin0Event[39]_i_29\ : label is "lutpair34";
  attribute HLUTNM of \pin0Event[39]_i_30\ : label is "lutpair33";
  attribute HLUTNM of \pin0Event[39]_i_31\ : label is "lutpair32";
  attribute SOFT_HLUTNM of \pin0Event[3]_i_10\ : label is "soft_lutpair29";
  attribute HLUTNM of \pin0Event[43]_i_16\ : label is "lutpair84";
  attribute HLUTNM of \pin0Event[43]_i_17\ : label is "lutpair83";
  attribute HLUTNM of \pin0Event[43]_i_18\ : label is "lutpair82";
  attribute HLUTNM of \pin0Event[43]_i_19\ : label is "lutpair81";
  attribute HLUTNM of \pin0Event[43]_i_20\ : label is "lutpair85";
  attribute HLUTNM of \pin0Event[43]_i_21\ : label is "lutpair84";
  attribute HLUTNM of \pin0Event[43]_i_22\ : label is "lutpair83";
  attribute HLUTNM of \pin0Event[43]_i_23\ : label is "lutpair82";
  attribute HLUTNM of \pin0Event[43]_i_24\ : label is "lutpair38";
  attribute HLUTNM of \pin0Event[43]_i_25\ : label is "lutpair37";
  attribute HLUTNM of \pin0Event[43]_i_26\ : label is "lutpair36";
  attribute HLUTNM of \pin0Event[43]_i_27\ : label is "lutpair35";
  attribute HLUTNM of \pin0Event[43]_i_28\ : label is "lutpair39";
  attribute HLUTNM of \pin0Event[43]_i_29\ : label is "lutpair38";
  attribute HLUTNM of \pin0Event[43]_i_30\ : label is "lutpair37";
  attribute HLUTNM of \pin0Event[43]_i_31\ : label is "lutpair36";
  attribute HLUTNM of \pin0Event[47]_i_19\ : label is "lutpair91";
  attribute HLUTNM of \pin0Event[47]_i_20\ : label is "lutpair90";
  attribute HLUTNM of \pin0Event[47]_i_21\ : label is "lutpair89";
  attribute HLUTNM of \pin0Event[47]_i_24\ : label is "lutpair91";
  attribute HLUTNM of \pin0Event[47]_i_25\ : label is "lutpair90";
  attribute HLUTNM of \pin0Event[47]_i_26\ : label is "lutpair45";
  attribute HLUTNM of \pin0Event[47]_i_27\ : label is "lutpair44";
  attribute HLUTNM of \pin0Event[47]_i_28\ : label is "lutpair43";
  attribute HLUTNM of \pin0Event[47]_i_31\ : label is "lutpair45";
  attribute HLUTNM of \pin0Event[47]_i_32\ : label is "lutpair44";
  attribute HLUTNM of \pin0Event[47]_i_33\ : label is "lutpair88";
  attribute HLUTNM of \pin0Event[47]_i_34\ : label is "lutpair87";
  attribute HLUTNM of \pin0Event[47]_i_35\ : label is "lutpair86";
  attribute HLUTNM of \pin0Event[47]_i_36\ : label is "lutpair85";
  attribute HLUTNM of \pin0Event[47]_i_37\ : label is "lutpair89";
  attribute HLUTNM of \pin0Event[47]_i_38\ : label is "lutpair88";
  attribute HLUTNM of \pin0Event[47]_i_39\ : label is "lutpair87";
  attribute HLUTNM of \pin0Event[47]_i_40\ : label is "lutpair86";
  attribute HLUTNM of \pin0Event[47]_i_41\ : label is "lutpair42";
  attribute HLUTNM of \pin0Event[47]_i_42\ : label is "lutpair41";
  attribute HLUTNM of \pin0Event[47]_i_43\ : label is "lutpair40";
  attribute HLUTNM of \pin0Event[47]_i_44\ : label is "lutpair39";
  attribute HLUTNM of \pin0Event[47]_i_45\ : label is "lutpair43";
  attribute HLUTNM of \pin0Event[47]_i_46\ : label is "lutpair42";
  attribute HLUTNM of \pin0Event[47]_i_47\ : label is "lutpair41";
  attribute HLUTNM of \pin0Event[47]_i_48\ : label is "lutpair40";
  attribute SOFT_HLUTNM of \pin0Event[7]_i_15\ : label is "soft_lutpair29";
  attribute HLUTNM of \pin0Event[7]_i_16\ : label is "lutpair48";
  attribute HLUTNM of \pin0Event[7]_i_17\ : label is "lutpair47";
  attribute HLUTNM of \pin0Event[7]_i_18\ : label is "lutpair46";
  attribute HLUTNM of \pin0Event[7]_i_19\ : label is "lutpair49";
  attribute HLUTNM of \pin0Event[7]_i_20\ : label is "lutpair48";
  attribute HLUTNM of \pin0Event[7]_i_21\ : label is "lutpair47";
  attribute HLUTNM of \pin0Event[7]_i_22\ : label is "lutpair46";
  attribute HLUTNM of \pin0Event[7]_i_23\ : label is "lutpair2";
  attribute HLUTNM of \pin0Event[7]_i_24\ : label is "lutpair1";
  attribute HLUTNM of \pin0Event[7]_i_25\ : label is "lutpair0";
  attribute HLUTNM of \pin0Event[7]_i_26\ : label is "lutpair3";
  attribute HLUTNM of \pin0Event[7]_i_27\ : label is "lutpair2";
  attribute HLUTNM of \pin0Event[7]_i_28\ : label is "lutpair1";
  attribute HLUTNM of \pin0Event[7]_i_29\ : label is "lutpair0";
  attribute HLUTNM of \pin1Event[11]_i_16\ : label is "lutpair144";
  attribute HLUTNM of \pin1Event[11]_i_17\ : label is "lutpair143";
  attribute HLUTNM of \pin1Event[11]_i_18\ : label is "lutpair142";
  attribute HLUTNM of \pin1Event[11]_i_19\ : label is "lutpair141";
  attribute HLUTNM of \pin1Event[11]_i_20\ : label is "lutpair145";
  attribute HLUTNM of \pin1Event[11]_i_21\ : label is "lutpair144";
  attribute HLUTNM of \pin1Event[11]_i_22\ : label is "lutpair143";
  attribute HLUTNM of \pin1Event[11]_i_23\ : label is "lutpair142";
  attribute HLUTNM of \pin1Event[11]_i_24\ : label is "lutpair98";
  attribute HLUTNM of \pin1Event[11]_i_25\ : label is "lutpair97";
  attribute HLUTNM of \pin1Event[11]_i_26\ : label is "lutpair96";
  attribute HLUTNM of \pin1Event[11]_i_27\ : label is "lutpair95";
  attribute HLUTNM of \pin1Event[11]_i_28\ : label is "lutpair99";
  attribute HLUTNM of \pin1Event[11]_i_29\ : label is "lutpair98";
  attribute HLUTNM of \pin1Event[11]_i_30\ : label is "lutpair97";
  attribute HLUTNM of \pin1Event[11]_i_31\ : label is "lutpair96";
  attribute HLUTNM of \pin1Event[15]_i_16\ : label is "lutpair148";
  attribute HLUTNM of \pin1Event[15]_i_17\ : label is "lutpair147";
  attribute HLUTNM of \pin1Event[15]_i_18\ : label is "lutpair146";
  attribute HLUTNM of \pin1Event[15]_i_19\ : label is "lutpair145";
  attribute HLUTNM of \pin1Event[15]_i_20\ : label is "lutpair149";
  attribute HLUTNM of \pin1Event[15]_i_21\ : label is "lutpair148";
  attribute HLUTNM of \pin1Event[15]_i_22\ : label is "lutpair147";
  attribute HLUTNM of \pin1Event[15]_i_23\ : label is "lutpair146";
  attribute HLUTNM of \pin1Event[15]_i_24\ : label is "lutpair102";
  attribute HLUTNM of \pin1Event[15]_i_25\ : label is "lutpair101";
  attribute HLUTNM of \pin1Event[15]_i_26\ : label is "lutpair100";
  attribute HLUTNM of \pin1Event[15]_i_27\ : label is "lutpair99";
  attribute HLUTNM of \pin1Event[15]_i_28\ : label is "lutpair103";
  attribute HLUTNM of \pin1Event[15]_i_29\ : label is "lutpair102";
  attribute HLUTNM of \pin1Event[15]_i_30\ : label is "lutpair101";
  attribute HLUTNM of \pin1Event[15]_i_31\ : label is "lutpair100";
  attribute HLUTNM of \pin1Event[19]_i_16\ : label is "lutpair152";
  attribute HLUTNM of \pin1Event[19]_i_17\ : label is "lutpair151";
  attribute HLUTNM of \pin1Event[19]_i_18\ : label is "lutpair150";
  attribute HLUTNM of \pin1Event[19]_i_19\ : label is "lutpair149";
  attribute HLUTNM of \pin1Event[19]_i_20\ : label is "lutpair153";
  attribute HLUTNM of \pin1Event[19]_i_21\ : label is "lutpair152";
  attribute HLUTNM of \pin1Event[19]_i_22\ : label is "lutpair151";
  attribute HLUTNM of \pin1Event[19]_i_23\ : label is "lutpair150";
  attribute HLUTNM of \pin1Event[19]_i_24\ : label is "lutpair106";
  attribute HLUTNM of \pin1Event[19]_i_25\ : label is "lutpair105";
  attribute HLUTNM of \pin1Event[19]_i_26\ : label is "lutpair104";
  attribute HLUTNM of \pin1Event[19]_i_27\ : label is "lutpair103";
  attribute HLUTNM of \pin1Event[19]_i_28\ : label is "lutpair107";
  attribute HLUTNM of \pin1Event[19]_i_29\ : label is "lutpair106";
  attribute HLUTNM of \pin1Event[19]_i_30\ : label is "lutpair105";
  attribute HLUTNM of \pin1Event[19]_i_31\ : label is "lutpair104";
  attribute HLUTNM of \pin1Event[23]_i_16\ : label is "lutpair156";
  attribute HLUTNM of \pin1Event[23]_i_17\ : label is "lutpair155";
  attribute HLUTNM of \pin1Event[23]_i_18\ : label is "lutpair154";
  attribute HLUTNM of \pin1Event[23]_i_19\ : label is "lutpair153";
  attribute HLUTNM of \pin1Event[23]_i_20\ : label is "lutpair157";
  attribute HLUTNM of \pin1Event[23]_i_21\ : label is "lutpair156";
  attribute HLUTNM of \pin1Event[23]_i_22\ : label is "lutpair155";
  attribute HLUTNM of \pin1Event[23]_i_23\ : label is "lutpair154";
  attribute HLUTNM of \pin1Event[23]_i_24\ : label is "lutpair110";
  attribute HLUTNM of \pin1Event[23]_i_25\ : label is "lutpair109";
  attribute HLUTNM of \pin1Event[23]_i_26\ : label is "lutpair108";
  attribute HLUTNM of \pin1Event[23]_i_27\ : label is "lutpair107";
  attribute HLUTNM of \pin1Event[23]_i_28\ : label is "lutpair111";
  attribute HLUTNM of \pin1Event[23]_i_29\ : label is "lutpair110";
  attribute HLUTNM of \pin1Event[23]_i_30\ : label is "lutpair109";
  attribute HLUTNM of \pin1Event[23]_i_31\ : label is "lutpair108";
  attribute HLUTNM of \pin1Event[27]_i_16\ : label is "lutpair160";
  attribute HLUTNM of \pin1Event[27]_i_17\ : label is "lutpair159";
  attribute HLUTNM of \pin1Event[27]_i_18\ : label is "lutpair158";
  attribute HLUTNM of \pin1Event[27]_i_19\ : label is "lutpair157";
  attribute HLUTNM of \pin1Event[27]_i_20\ : label is "lutpair161";
  attribute HLUTNM of \pin1Event[27]_i_21\ : label is "lutpair160";
  attribute HLUTNM of \pin1Event[27]_i_22\ : label is "lutpair159";
  attribute HLUTNM of \pin1Event[27]_i_23\ : label is "lutpair158";
  attribute HLUTNM of \pin1Event[27]_i_24\ : label is "lutpair114";
  attribute HLUTNM of \pin1Event[27]_i_25\ : label is "lutpair113";
  attribute HLUTNM of \pin1Event[27]_i_26\ : label is "lutpair112";
  attribute HLUTNM of \pin1Event[27]_i_27\ : label is "lutpair111";
  attribute HLUTNM of \pin1Event[27]_i_28\ : label is "lutpair115";
  attribute HLUTNM of \pin1Event[27]_i_29\ : label is "lutpair114";
  attribute HLUTNM of \pin1Event[27]_i_30\ : label is "lutpair113";
  attribute HLUTNM of \pin1Event[27]_i_31\ : label is "lutpair112";
  attribute HLUTNM of \pin1Event[31]_i_16\ : label is "lutpair164";
  attribute HLUTNM of \pin1Event[31]_i_17\ : label is "lutpair163";
  attribute HLUTNM of \pin1Event[31]_i_18\ : label is "lutpair162";
  attribute HLUTNM of \pin1Event[31]_i_19\ : label is "lutpair161";
  attribute HLUTNM of \pin1Event[31]_i_20\ : label is "lutpair165";
  attribute HLUTNM of \pin1Event[31]_i_21\ : label is "lutpair164";
  attribute HLUTNM of \pin1Event[31]_i_22\ : label is "lutpair163";
  attribute HLUTNM of \pin1Event[31]_i_23\ : label is "lutpair162";
  attribute HLUTNM of \pin1Event[31]_i_24\ : label is "lutpair118";
  attribute HLUTNM of \pin1Event[31]_i_25\ : label is "lutpair117";
  attribute HLUTNM of \pin1Event[31]_i_26\ : label is "lutpair116";
  attribute HLUTNM of \pin1Event[31]_i_27\ : label is "lutpair115";
  attribute HLUTNM of \pin1Event[31]_i_28\ : label is "lutpair119";
  attribute HLUTNM of \pin1Event[31]_i_29\ : label is "lutpair118";
  attribute HLUTNM of \pin1Event[31]_i_30\ : label is "lutpair117";
  attribute HLUTNM of \pin1Event[31]_i_31\ : label is "lutpair116";
  attribute HLUTNM of \pin1Event[35]_i_16\ : label is "lutpair168";
  attribute HLUTNM of \pin1Event[35]_i_17\ : label is "lutpair167";
  attribute HLUTNM of \pin1Event[35]_i_18\ : label is "lutpair166";
  attribute HLUTNM of \pin1Event[35]_i_19\ : label is "lutpair165";
  attribute HLUTNM of \pin1Event[35]_i_20\ : label is "lutpair169";
  attribute HLUTNM of \pin1Event[35]_i_21\ : label is "lutpair168";
  attribute HLUTNM of \pin1Event[35]_i_22\ : label is "lutpair167";
  attribute HLUTNM of \pin1Event[35]_i_23\ : label is "lutpair166";
  attribute HLUTNM of \pin1Event[35]_i_24\ : label is "lutpair122";
  attribute HLUTNM of \pin1Event[35]_i_25\ : label is "lutpair121";
  attribute HLUTNM of \pin1Event[35]_i_26\ : label is "lutpair120";
  attribute HLUTNM of \pin1Event[35]_i_27\ : label is "lutpair119";
  attribute HLUTNM of \pin1Event[35]_i_28\ : label is "lutpair123";
  attribute HLUTNM of \pin1Event[35]_i_29\ : label is "lutpair122";
  attribute HLUTNM of \pin1Event[35]_i_30\ : label is "lutpair121";
  attribute HLUTNM of \pin1Event[35]_i_31\ : label is "lutpair120";
  attribute HLUTNM of \pin1Event[39]_i_16\ : label is "lutpair172";
  attribute HLUTNM of \pin1Event[39]_i_17\ : label is "lutpair171";
  attribute HLUTNM of \pin1Event[39]_i_18\ : label is "lutpair170";
  attribute HLUTNM of \pin1Event[39]_i_19\ : label is "lutpair169";
  attribute HLUTNM of \pin1Event[39]_i_20\ : label is "lutpair173";
  attribute HLUTNM of \pin1Event[39]_i_21\ : label is "lutpair172";
  attribute HLUTNM of \pin1Event[39]_i_22\ : label is "lutpair171";
  attribute HLUTNM of \pin1Event[39]_i_23\ : label is "lutpair170";
  attribute HLUTNM of \pin1Event[39]_i_24\ : label is "lutpair126";
  attribute HLUTNM of \pin1Event[39]_i_25\ : label is "lutpair125";
  attribute HLUTNM of \pin1Event[39]_i_26\ : label is "lutpair124";
  attribute HLUTNM of \pin1Event[39]_i_27\ : label is "lutpair123";
  attribute HLUTNM of \pin1Event[39]_i_28\ : label is "lutpair127";
  attribute HLUTNM of \pin1Event[39]_i_29\ : label is "lutpair126";
  attribute HLUTNM of \pin1Event[39]_i_30\ : label is "lutpair125";
  attribute HLUTNM of \pin1Event[39]_i_31\ : label is "lutpair124";
  attribute SOFT_HLUTNM of \pin1Event[3]_i_10\ : label is "soft_lutpair23";
  attribute HLUTNM of \pin1Event[43]_i_16\ : label is "lutpair176";
  attribute HLUTNM of \pin1Event[43]_i_17\ : label is "lutpair175";
  attribute HLUTNM of \pin1Event[43]_i_18\ : label is "lutpair174";
  attribute HLUTNM of \pin1Event[43]_i_19\ : label is "lutpair173";
  attribute HLUTNM of \pin1Event[43]_i_20\ : label is "lutpair177";
  attribute HLUTNM of \pin1Event[43]_i_21\ : label is "lutpair176";
  attribute HLUTNM of \pin1Event[43]_i_22\ : label is "lutpair175";
  attribute HLUTNM of \pin1Event[43]_i_23\ : label is "lutpair174";
  attribute HLUTNM of \pin1Event[43]_i_24\ : label is "lutpair130";
  attribute HLUTNM of \pin1Event[43]_i_25\ : label is "lutpair129";
  attribute HLUTNM of \pin1Event[43]_i_26\ : label is "lutpair128";
  attribute HLUTNM of \pin1Event[43]_i_27\ : label is "lutpair127";
  attribute HLUTNM of \pin1Event[43]_i_28\ : label is "lutpair131";
  attribute HLUTNM of \pin1Event[43]_i_29\ : label is "lutpair130";
  attribute HLUTNM of \pin1Event[43]_i_30\ : label is "lutpair129";
  attribute HLUTNM of \pin1Event[43]_i_31\ : label is "lutpair128";
  attribute HLUTNM of \pin1Event[47]_i_19\ : label is "lutpair183";
  attribute HLUTNM of \pin1Event[47]_i_20\ : label is "lutpair182";
  attribute HLUTNM of \pin1Event[47]_i_21\ : label is "lutpair181";
  attribute HLUTNM of \pin1Event[47]_i_24\ : label is "lutpair183";
  attribute HLUTNM of \pin1Event[47]_i_25\ : label is "lutpair182";
  attribute HLUTNM of \pin1Event[47]_i_26\ : label is "lutpair137";
  attribute HLUTNM of \pin1Event[47]_i_27\ : label is "lutpair136";
  attribute HLUTNM of \pin1Event[47]_i_28\ : label is "lutpair135";
  attribute HLUTNM of \pin1Event[47]_i_31\ : label is "lutpair137";
  attribute HLUTNM of \pin1Event[47]_i_32\ : label is "lutpair136";
  attribute HLUTNM of \pin1Event[47]_i_33\ : label is "lutpair180";
  attribute HLUTNM of \pin1Event[47]_i_34\ : label is "lutpair179";
  attribute HLUTNM of \pin1Event[47]_i_35\ : label is "lutpair178";
  attribute HLUTNM of \pin1Event[47]_i_36\ : label is "lutpair177";
  attribute HLUTNM of \pin1Event[47]_i_37\ : label is "lutpair181";
  attribute HLUTNM of \pin1Event[47]_i_38\ : label is "lutpair180";
  attribute HLUTNM of \pin1Event[47]_i_39\ : label is "lutpair179";
  attribute HLUTNM of \pin1Event[47]_i_40\ : label is "lutpair178";
  attribute HLUTNM of \pin1Event[47]_i_41\ : label is "lutpair134";
  attribute HLUTNM of \pin1Event[47]_i_42\ : label is "lutpair133";
  attribute HLUTNM of \pin1Event[47]_i_43\ : label is "lutpair132";
  attribute HLUTNM of \pin1Event[47]_i_44\ : label is "lutpair131";
  attribute HLUTNM of \pin1Event[47]_i_45\ : label is "lutpair135";
  attribute HLUTNM of \pin1Event[47]_i_46\ : label is "lutpair134";
  attribute HLUTNM of \pin1Event[47]_i_47\ : label is "lutpair133";
  attribute HLUTNM of \pin1Event[47]_i_48\ : label is "lutpair132";
  attribute SOFT_HLUTNM of \pin1Event[7]_i_15\ : label is "soft_lutpair23";
  attribute HLUTNM of \pin1Event[7]_i_16\ : label is "lutpair140";
  attribute HLUTNM of \pin1Event[7]_i_17\ : label is "lutpair139";
  attribute HLUTNM of \pin1Event[7]_i_18\ : label is "lutpair138";
  attribute HLUTNM of \pin1Event[7]_i_19\ : label is "lutpair141";
  attribute HLUTNM of \pin1Event[7]_i_20\ : label is "lutpair140";
  attribute HLUTNM of \pin1Event[7]_i_21\ : label is "lutpair139";
  attribute HLUTNM of \pin1Event[7]_i_22\ : label is "lutpair138";
  attribute HLUTNM of \pin1Event[7]_i_23\ : label is "lutpair94";
  attribute HLUTNM of \pin1Event[7]_i_24\ : label is "lutpair93";
  attribute HLUTNM of \pin1Event[7]_i_25\ : label is "lutpair92";
  attribute HLUTNM of \pin1Event[7]_i_26\ : label is "lutpair95";
  attribute HLUTNM of \pin1Event[7]_i_27\ : label is "lutpair94";
  attribute HLUTNM of \pin1Event[7]_i_28\ : label is "lutpair93";
  attribute HLUTNM of \pin1Event[7]_i_29\ : label is "lutpair92";
  attribute HLUTNM of \pin2Event[11]_i_16\ : label is "lutpair236";
  attribute HLUTNM of \pin2Event[11]_i_17\ : label is "lutpair235";
  attribute HLUTNM of \pin2Event[11]_i_18\ : label is "lutpair234";
  attribute HLUTNM of \pin2Event[11]_i_19\ : label is "lutpair233";
  attribute HLUTNM of \pin2Event[11]_i_20\ : label is "lutpair237";
  attribute HLUTNM of \pin2Event[11]_i_21\ : label is "lutpair236";
  attribute HLUTNM of \pin2Event[11]_i_22\ : label is "lutpair235";
  attribute HLUTNM of \pin2Event[11]_i_23\ : label is "lutpair234";
  attribute HLUTNM of \pin2Event[11]_i_24\ : label is "lutpair190";
  attribute HLUTNM of \pin2Event[11]_i_25\ : label is "lutpair189";
  attribute HLUTNM of \pin2Event[11]_i_26\ : label is "lutpair188";
  attribute HLUTNM of \pin2Event[11]_i_27\ : label is "lutpair187";
  attribute HLUTNM of \pin2Event[11]_i_28\ : label is "lutpair191";
  attribute HLUTNM of \pin2Event[11]_i_29\ : label is "lutpair190";
  attribute HLUTNM of \pin2Event[11]_i_30\ : label is "lutpair189";
  attribute HLUTNM of \pin2Event[11]_i_31\ : label is "lutpair188";
  attribute HLUTNM of \pin2Event[15]_i_16\ : label is "lutpair240";
  attribute HLUTNM of \pin2Event[15]_i_17\ : label is "lutpair239";
  attribute HLUTNM of \pin2Event[15]_i_18\ : label is "lutpair238";
  attribute HLUTNM of \pin2Event[15]_i_19\ : label is "lutpair237";
  attribute HLUTNM of \pin2Event[15]_i_20\ : label is "lutpair241";
  attribute HLUTNM of \pin2Event[15]_i_21\ : label is "lutpair240";
  attribute HLUTNM of \pin2Event[15]_i_22\ : label is "lutpair239";
  attribute HLUTNM of \pin2Event[15]_i_23\ : label is "lutpair238";
  attribute HLUTNM of \pin2Event[15]_i_24\ : label is "lutpair194";
  attribute HLUTNM of \pin2Event[15]_i_25\ : label is "lutpair193";
  attribute HLUTNM of \pin2Event[15]_i_26\ : label is "lutpair192";
  attribute HLUTNM of \pin2Event[15]_i_27\ : label is "lutpair191";
  attribute HLUTNM of \pin2Event[15]_i_28\ : label is "lutpair195";
  attribute HLUTNM of \pin2Event[15]_i_29\ : label is "lutpair194";
  attribute HLUTNM of \pin2Event[15]_i_30\ : label is "lutpair193";
  attribute HLUTNM of \pin2Event[15]_i_31\ : label is "lutpair192";
  attribute HLUTNM of \pin2Event[19]_i_16\ : label is "lutpair244";
  attribute HLUTNM of \pin2Event[19]_i_17\ : label is "lutpair243";
  attribute HLUTNM of \pin2Event[19]_i_18\ : label is "lutpair242";
  attribute HLUTNM of \pin2Event[19]_i_19\ : label is "lutpair241";
  attribute HLUTNM of \pin2Event[19]_i_20\ : label is "lutpair245";
  attribute HLUTNM of \pin2Event[19]_i_21\ : label is "lutpair244";
  attribute HLUTNM of \pin2Event[19]_i_22\ : label is "lutpair243";
  attribute HLUTNM of \pin2Event[19]_i_23\ : label is "lutpair242";
  attribute HLUTNM of \pin2Event[19]_i_24\ : label is "lutpair198";
  attribute HLUTNM of \pin2Event[19]_i_25\ : label is "lutpair197";
  attribute HLUTNM of \pin2Event[19]_i_26\ : label is "lutpair196";
  attribute HLUTNM of \pin2Event[19]_i_27\ : label is "lutpair195";
  attribute HLUTNM of \pin2Event[19]_i_28\ : label is "lutpair199";
  attribute HLUTNM of \pin2Event[19]_i_29\ : label is "lutpair198";
  attribute HLUTNM of \pin2Event[19]_i_30\ : label is "lutpair197";
  attribute HLUTNM of \pin2Event[19]_i_31\ : label is "lutpair196";
  attribute HLUTNM of \pin2Event[23]_i_16\ : label is "lutpair248";
  attribute HLUTNM of \pin2Event[23]_i_17\ : label is "lutpair247";
  attribute HLUTNM of \pin2Event[23]_i_18\ : label is "lutpair246";
  attribute HLUTNM of \pin2Event[23]_i_19\ : label is "lutpair245";
  attribute HLUTNM of \pin2Event[23]_i_20\ : label is "lutpair249";
  attribute HLUTNM of \pin2Event[23]_i_21\ : label is "lutpair248";
  attribute HLUTNM of \pin2Event[23]_i_22\ : label is "lutpair247";
  attribute HLUTNM of \pin2Event[23]_i_23\ : label is "lutpair246";
  attribute HLUTNM of \pin2Event[23]_i_24\ : label is "lutpair202";
  attribute HLUTNM of \pin2Event[23]_i_25\ : label is "lutpair201";
  attribute HLUTNM of \pin2Event[23]_i_26\ : label is "lutpair200";
  attribute HLUTNM of \pin2Event[23]_i_27\ : label is "lutpair199";
  attribute HLUTNM of \pin2Event[23]_i_28\ : label is "lutpair203";
  attribute HLUTNM of \pin2Event[23]_i_29\ : label is "lutpair202";
  attribute HLUTNM of \pin2Event[23]_i_30\ : label is "lutpair201";
  attribute HLUTNM of \pin2Event[23]_i_31\ : label is "lutpair200";
  attribute HLUTNM of \pin2Event[27]_i_16\ : label is "lutpair252";
  attribute HLUTNM of \pin2Event[27]_i_17\ : label is "lutpair251";
  attribute HLUTNM of \pin2Event[27]_i_18\ : label is "lutpair250";
  attribute HLUTNM of \pin2Event[27]_i_19\ : label is "lutpair249";
  attribute HLUTNM of \pin2Event[27]_i_20\ : label is "lutpair253";
  attribute HLUTNM of \pin2Event[27]_i_21\ : label is "lutpair252";
  attribute HLUTNM of \pin2Event[27]_i_22\ : label is "lutpair251";
  attribute HLUTNM of \pin2Event[27]_i_23\ : label is "lutpair250";
  attribute HLUTNM of \pin2Event[27]_i_24\ : label is "lutpair206";
  attribute HLUTNM of \pin2Event[27]_i_25\ : label is "lutpair205";
  attribute HLUTNM of \pin2Event[27]_i_26\ : label is "lutpair204";
  attribute HLUTNM of \pin2Event[27]_i_27\ : label is "lutpair203";
  attribute HLUTNM of \pin2Event[27]_i_28\ : label is "lutpair207";
  attribute HLUTNM of \pin2Event[27]_i_29\ : label is "lutpair206";
  attribute HLUTNM of \pin2Event[27]_i_30\ : label is "lutpair205";
  attribute HLUTNM of \pin2Event[27]_i_31\ : label is "lutpair204";
  attribute HLUTNM of \pin2Event[31]_i_16\ : label is "lutpair256";
  attribute HLUTNM of \pin2Event[31]_i_17\ : label is "lutpair255";
  attribute HLUTNM of \pin2Event[31]_i_18\ : label is "lutpair254";
  attribute HLUTNM of \pin2Event[31]_i_19\ : label is "lutpair253";
  attribute HLUTNM of \pin2Event[31]_i_20\ : label is "lutpair257";
  attribute HLUTNM of \pin2Event[31]_i_21\ : label is "lutpair256";
  attribute HLUTNM of \pin2Event[31]_i_22\ : label is "lutpair255";
  attribute HLUTNM of \pin2Event[31]_i_23\ : label is "lutpair254";
  attribute HLUTNM of \pin2Event[31]_i_24\ : label is "lutpair210";
  attribute HLUTNM of \pin2Event[31]_i_25\ : label is "lutpair209";
  attribute HLUTNM of \pin2Event[31]_i_26\ : label is "lutpair208";
  attribute HLUTNM of \pin2Event[31]_i_27\ : label is "lutpair207";
  attribute HLUTNM of \pin2Event[31]_i_28\ : label is "lutpair211";
  attribute HLUTNM of \pin2Event[31]_i_29\ : label is "lutpair210";
  attribute HLUTNM of \pin2Event[31]_i_30\ : label is "lutpair209";
  attribute HLUTNM of \pin2Event[31]_i_31\ : label is "lutpair208";
  attribute HLUTNM of \pin2Event[35]_i_16\ : label is "lutpair260";
  attribute HLUTNM of \pin2Event[35]_i_17\ : label is "lutpair259";
  attribute HLUTNM of \pin2Event[35]_i_18\ : label is "lutpair258";
  attribute HLUTNM of \pin2Event[35]_i_19\ : label is "lutpair257";
  attribute HLUTNM of \pin2Event[35]_i_20\ : label is "lutpair261";
  attribute HLUTNM of \pin2Event[35]_i_21\ : label is "lutpair260";
  attribute HLUTNM of \pin2Event[35]_i_22\ : label is "lutpair259";
  attribute HLUTNM of \pin2Event[35]_i_23\ : label is "lutpair258";
  attribute HLUTNM of \pin2Event[35]_i_24\ : label is "lutpair214";
  attribute HLUTNM of \pin2Event[35]_i_25\ : label is "lutpair213";
  attribute HLUTNM of \pin2Event[35]_i_26\ : label is "lutpair212";
  attribute HLUTNM of \pin2Event[35]_i_27\ : label is "lutpair211";
  attribute HLUTNM of \pin2Event[35]_i_28\ : label is "lutpair215";
  attribute HLUTNM of \pin2Event[35]_i_29\ : label is "lutpair214";
  attribute HLUTNM of \pin2Event[35]_i_30\ : label is "lutpair213";
  attribute HLUTNM of \pin2Event[35]_i_31\ : label is "lutpair212";
  attribute HLUTNM of \pin2Event[39]_i_16\ : label is "lutpair264";
  attribute HLUTNM of \pin2Event[39]_i_17\ : label is "lutpair263";
  attribute HLUTNM of \pin2Event[39]_i_18\ : label is "lutpair262";
  attribute HLUTNM of \pin2Event[39]_i_19\ : label is "lutpair261";
  attribute HLUTNM of \pin2Event[39]_i_20\ : label is "lutpair265";
  attribute HLUTNM of \pin2Event[39]_i_21\ : label is "lutpair264";
  attribute HLUTNM of \pin2Event[39]_i_22\ : label is "lutpair263";
  attribute HLUTNM of \pin2Event[39]_i_23\ : label is "lutpair262";
  attribute HLUTNM of \pin2Event[39]_i_24\ : label is "lutpair218";
  attribute HLUTNM of \pin2Event[39]_i_25\ : label is "lutpair217";
  attribute HLUTNM of \pin2Event[39]_i_26\ : label is "lutpair216";
  attribute HLUTNM of \pin2Event[39]_i_27\ : label is "lutpair215";
  attribute HLUTNM of \pin2Event[39]_i_28\ : label is "lutpair219";
  attribute HLUTNM of \pin2Event[39]_i_29\ : label is "lutpair218";
  attribute HLUTNM of \pin2Event[39]_i_30\ : label is "lutpair217";
  attribute HLUTNM of \pin2Event[39]_i_31\ : label is "lutpair216";
  attribute SOFT_HLUTNM of \pin2Event[3]_i_10\ : label is "soft_lutpair24";
  attribute HLUTNM of \pin2Event[43]_i_16\ : label is "lutpair268";
  attribute HLUTNM of \pin2Event[43]_i_17\ : label is "lutpair267";
  attribute HLUTNM of \pin2Event[43]_i_18\ : label is "lutpair266";
  attribute HLUTNM of \pin2Event[43]_i_19\ : label is "lutpair265";
  attribute HLUTNM of \pin2Event[43]_i_20\ : label is "lutpair269";
  attribute HLUTNM of \pin2Event[43]_i_21\ : label is "lutpair268";
  attribute HLUTNM of \pin2Event[43]_i_22\ : label is "lutpair267";
  attribute HLUTNM of \pin2Event[43]_i_23\ : label is "lutpair266";
  attribute HLUTNM of \pin2Event[43]_i_24\ : label is "lutpair222";
  attribute HLUTNM of \pin2Event[43]_i_25\ : label is "lutpair221";
  attribute HLUTNM of \pin2Event[43]_i_26\ : label is "lutpair220";
  attribute HLUTNM of \pin2Event[43]_i_27\ : label is "lutpair219";
  attribute HLUTNM of \pin2Event[43]_i_28\ : label is "lutpair223";
  attribute HLUTNM of \pin2Event[43]_i_29\ : label is "lutpair222";
  attribute HLUTNM of \pin2Event[43]_i_30\ : label is "lutpair221";
  attribute HLUTNM of \pin2Event[43]_i_31\ : label is "lutpair220";
  attribute HLUTNM of \pin2Event[47]_i_19\ : label is "lutpair275";
  attribute HLUTNM of \pin2Event[47]_i_20\ : label is "lutpair274";
  attribute HLUTNM of \pin2Event[47]_i_21\ : label is "lutpair273";
  attribute HLUTNM of \pin2Event[47]_i_24\ : label is "lutpair275";
  attribute HLUTNM of \pin2Event[47]_i_25\ : label is "lutpair274";
  attribute HLUTNM of \pin2Event[47]_i_26\ : label is "lutpair229";
  attribute HLUTNM of \pin2Event[47]_i_27\ : label is "lutpair228";
  attribute HLUTNM of \pin2Event[47]_i_28\ : label is "lutpair227";
  attribute HLUTNM of \pin2Event[47]_i_31\ : label is "lutpair229";
  attribute HLUTNM of \pin2Event[47]_i_32\ : label is "lutpair228";
  attribute HLUTNM of \pin2Event[47]_i_33\ : label is "lutpair272";
  attribute HLUTNM of \pin2Event[47]_i_34\ : label is "lutpair271";
  attribute HLUTNM of \pin2Event[47]_i_35\ : label is "lutpair270";
  attribute HLUTNM of \pin2Event[47]_i_36\ : label is "lutpair269";
  attribute HLUTNM of \pin2Event[47]_i_37\ : label is "lutpair273";
  attribute HLUTNM of \pin2Event[47]_i_38\ : label is "lutpair272";
  attribute HLUTNM of \pin2Event[47]_i_39\ : label is "lutpair271";
  attribute HLUTNM of \pin2Event[47]_i_40\ : label is "lutpair270";
  attribute HLUTNM of \pin2Event[47]_i_41\ : label is "lutpair226";
  attribute HLUTNM of \pin2Event[47]_i_42\ : label is "lutpair225";
  attribute HLUTNM of \pin2Event[47]_i_43\ : label is "lutpair224";
  attribute HLUTNM of \pin2Event[47]_i_44\ : label is "lutpair223";
  attribute HLUTNM of \pin2Event[47]_i_45\ : label is "lutpair227";
  attribute HLUTNM of \pin2Event[47]_i_46\ : label is "lutpair226";
  attribute HLUTNM of \pin2Event[47]_i_47\ : label is "lutpair225";
  attribute HLUTNM of \pin2Event[47]_i_48\ : label is "lutpair224";
  attribute SOFT_HLUTNM of \pin2Event[7]_i_15\ : label is "soft_lutpair24";
  attribute HLUTNM of \pin2Event[7]_i_16\ : label is "lutpair232";
  attribute HLUTNM of \pin2Event[7]_i_17\ : label is "lutpair231";
  attribute HLUTNM of \pin2Event[7]_i_18\ : label is "lutpair230";
  attribute HLUTNM of \pin2Event[7]_i_19\ : label is "lutpair233";
  attribute HLUTNM of \pin2Event[7]_i_20\ : label is "lutpair232";
  attribute HLUTNM of \pin2Event[7]_i_21\ : label is "lutpair231";
  attribute HLUTNM of \pin2Event[7]_i_22\ : label is "lutpair230";
  attribute HLUTNM of \pin2Event[7]_i_23\ : label is "lutpair186";
  attribute HLUTNM of \pin2Event[7]_i_24\ : label is "lutpair185";
  attribute HLUTNM of \pin2Event[7]_i_25\ : label is "lutpair184";
  attribute HLUTNM of \pin2Event[7]_i_26\ : label is "lutpair187";
  attribute HLUTNM of \pin2Event[7]_i_27\ : label is "lutpair186";
  attribute HLUTNM of \pin2Event[7]_i_28\ : label is "lutpair185";
  attribute HLUTNM of \pin2Event[7]_i_29\ : label is "lutpair184";
  attribute HLUTNM of \pin3Event[11]_i_16\ : label is "lutpair328";
  attribute HLUTNM of \pin3Event[11]_i_17\ : label is "lutpair327";
  attribute HLUTNM of \pin3Event[11]_i_18\ : label is "lutpair326";
  attribute HLUTNM of \pin3Event[11]_i_19\ : label is "lutpair325";
  attribute HLUTNM of \pin3Event[11]_i_20\ : label is "lutpair329";
  attribute HLUTNM of \pin3Event[11]_i_21\ : label is "lutpair328";
  attribute HLUTNM of \pin3Event[11]_i_22\ : label is "lutpair327";
  attribute HLUTNM of \pin3Event[11]_i_23\ : label is "lutpair326";
  attribute HLUTNM of \pin3Event[11]_i_24\ : label is "lutpair282";
  attribute HLUTNM of \pin3Event[11]_i_25\ : label is "lutpair281";
  attribute HLUTNM of \pin3Event[11]_i_26\ : label is "lutpair280";
  attribute HLUTNM of \pin3Event[11]_i_27\ : label is "lutpair279";
  attribute HLUTNM of \pin3Event[11]_i_28\ : label is "lutpair283";
  attribute HLUTNM of \pin3Event[11]_i_29\ : label is "lutpair282";
  attribute HLUTNM of \pin3Event[11]_i_30\ : label is "lutpair281";
  attribute HLUTNM of \pin3Event[11]_i_31\ : label is "lutpair280";
  attribute HLUTNM of \pin3Event[15]_i_16\ : label is "lutpair332";
  attribute HLUTNM of \pin3Event[15]_i_17\ : label is "lutpair331";
  attribute HLUTNM of \pin3Event[15]_i_18\ : label is "lutpair330";
  attribute HLUTNM of \pin3Event[15]_i_19\ : label is "lutpair329";
  attribute HLUTNM of \pin3Event[15]_i_20\ : label is "lutpair333";
  attribute HLUTNM of \pin3Event[15]_i_21\ : label is "lutpair332";
  attribute HLUTNM of \pin3Event[15]_i_22\ : label is "lutpair331";
  attribute HLUTNM of \pin3Event[15]_i_23\ : label is "lutpair330";
  attribute HLUTNM of \pin3Event[15]_i_24\ : label is "lutpair286";
  attribute HLUTNM of \pin3Event[15]_i_25\ : label is "lutpair285";
  attribute HLUTNM of \pin3Event[15]_i_26\ : label is "lutpair284";
  attribute HLUTNM of \pin3Event[15]_i_27\ : label is "lutpair283";
  attribute HLUTNM of \pin3Event[15]_i_28\ : label is "lutpair287";
  attribute HLUTNM of \pin3Event[15]_i_29\ : label is "lutpair286";
  attribute HLUTNM of \pin3Event[15]_i_30\ : label is "lutpair285";
  attribute HLUTNM of \pin3Event[15]_i_31\ : label is "lutpair284";
  attribute HLUTNM of \pin3Event[19]_i_16\ : label is "lutpair336";
  attribute HLUTNM of \pin3Event[19]_i_17\ : label is "lutpair335";
  attribute HLUTNM of \pin3Event[19]_i_18\ : label is "lutpair334";
  attribute HLUTNM of \pin3Event[19]_i_19\ : label is "lutpair333";
  attribute HLUTNM of \pin3Event[19]_i_20\ : label is "lutpair337";
  attribute HLUTNM of \pin3Event[19]_i_21\ : label is "lutpair336";
  attribute HLUTNM of \pin3Event[19]_i_22\ : label is "lutpair335";
  attribute HLUTNM of \pin3Event[19]_i_23\ : label is "lutpair334";
  attribute HLUTNM of \pin3Event[19]_i_24\ : label is "lutpair290";
  attribute HLUTNM of \pin3Event[19]_i_25\ : label is "lutpair289";
  attribute HLUTNM of \pin3Event[19]_i_26\ : label is "lutpair288";
  attribute HLUTNM of \pin3Event[19]_i_27\ : label is "lutpair287";
  attribute HLUTNM of \pin3Event[19]_i_28\ : label is "lutpair291";
  attribute HLUTNM of \pin3Event[19]_i_29\ : label is "lutpair290";
  attribute HLUTNM of \pin3Event[19]_i_30\ : label is "lutpair289";
  attribute HLUTNM of \pin3Event[19]_i_31\ : label is "lutpair288";
  attribute HLUTNM of \pin3Event[23]_i_16\ : label is "lutpair340";
  attribute HLUTNM of \pin3Event[23]_i_17\ : label is "lutpair339";
  attribute HLUTNM of \pin3Event[23]_i_18\ : label is "lutpair338";
  attribute HLUTNM of \pin3Event[23]_i_19\ : label is "lutpair337";
  attribute HLUTNM of \pin3Event[23]_i_20\ : label is "lutpair341";
  attribute HLUTNM of \pin3Event[23]_i_21\ : label is "lutpair340";
  attribute HLUTNM of \pin3Event[23]_i_22\ : label is "lutpair339";
  attribute HLUTNM of \pin3Event[23]_i_23\ : label is "lutpair338";
  attribute HLUTNM of \pin3Event[23]_i_24\ : label is "lutpair294";
  attribute HLUTNM of \pin3Event[23]_i_25\ : label is "lutpair293";
  attribute HLUTNM of \pin3Event[23]_i_26\ : label is "lutpair292";
  attribute HLUTNM of \pin3Event[23]_i_27\ : label is "lutpair291";
  attribute HLUTNM of \pin3Event[23]_i_28\ : label is "lutpair295";
  attribute HLUTNM of \pin3Event[23]_i_29\ : label is "lutpair294";
  attribute HLUTNM of \pin3Event[23]_i_30\ : label is "lutpair293";
  attribute HLUTNM of \pin3Event[23]_i_31\ : label is "lutpair292";
  attribute HLUTNM of \pin3Event[27]_i_16\ : label is "lutpair344";
  attribute HLUTNM of \pin3Event[27]_i_17\ : label is "lutpair343";
  attribute HLUTNM of \pin3Event[27]_i_18\ : label is "lutpair342";
  attribute HLUTNM of \pin3Event[27]_i_19\ : label is "lutpair341";
  attribute HLUTNM of \pin3Event[27]_i_20\ : label is "lutpair345";
  attribute HLUTNM of \pin3Event[27]_i_21\ : label is "lutpair344";
  attribute HLUTNM of \pin3Event[27]_i_22\ : label is "lutpair343";
  attribute HLUTNM of \pin3Event[27]_i_23\ : label is "lutpair342";
  attribute HLUTNM of \pin3Event[27]_i_24\ : label is "lutpair298";
  attribute HLUTNM of \pin3Event[27]_i_25\ : label is "lutpair297";
  attribute HLUTNM of \pin3Event[27]_i_26\ : label is "lutpair296";
  attribute HLUTNM of \pin3Event[27]_i_27\ : label is "lutpair295";
  attribute HLUTNM of \pin3Event[27]_i_28\ : label is "lutpair299";
  attribute HLUTNM of \pin3Event[27]_i_29\ : label is "lutpair298";
  attribute HLUTNM of \pin3Event[27]_i_30\ : label is "lutpair297";
  attribute HLUTNM of \pin3Event[27]_i_31\ : label is "lutpair296";
  attribute HLUTNM of \pin3Event[31]_i_16\ : label is "lutpair348";
  attribute HLUTNM of \pin3Event[31]_i_17\ : label is "lutpair347";
  attribute HLUTNM of \pin3Event[31]_i_18\ : label is "lutpair346";
  attribute HLUTNM of \pin3Event[31]_i_19\ : label is "lutpair345";
  attribute HLUTNM of \pin3Event[31]_i_20\ : label is "lutpair349";
  attribute HLUTNM of \pin3Event[31]_i_21\ : label is "lutpair348";
  attribute HLUTNM of \pin3Event[31]_i_22\ : label is "lutpair347";
  attribute HLUTNM of \pin3Event[31]_i_23\ : label is "lutpair346";
  attribute HLUTNM of \pin3Event[31]_i_24\ : label is "lutpair302";
  attribute HLUTNM of \pin3Event[31]_i_25\ : label is "lutpair301";
  attribute HLUTNM of \pin3Event[31]_i_26\ : label is "lutpair300";
  attribute HLUTNM of \pin3Event[31]_i_27\ : label is "lutpair299";
  attribute HLUTNM of \pin3Event[31]_i_28\ : label is "lutpair303";
  attribute HLUTNM of \pin3Event[31]_i_29\ : label is "lutpair302";
  attribute HLUTNM of \pin3Event[31]_i_30\ : label is "lutpair301";
  attribute HLUTNM of \pin3Event[31]_i_31\ : label is "lutpair300";
  attribute HLUTNM of \pin3Event[35]_i_16\ : label is "lutpair352";
  attribute HLUTNM of \pin3Event[35]_i_17\ : label is "lutpair351";
  attribute HLUTNM of \pin3Event[35]_i_18\ : label is "lutpair350";
  attribute HLUTNM of \pin3Event[35]_i_19\ : label is "lutpair349";
  attribute HLUTNM of \pin3Event[35]_i_20\ : label is "lutpair353";
  attribute HLUTNM of \pin3Event[35]_i_21\ : label is "lutpair352";
  attribute HLUTNM of \pin3Event[35]_i_22\ : label is "lutpair351";
  attribute HLUTNM of \pin3Event[35]_i_23\ : label is "lutpair350";
  attribute HLUTNM of \pin3Event[35]_i_24\ : label is "lutpair306";
  attribute HLUTNM of \pin3Event[35]_i_25\ : label is "lutpair305";
  attribute HLUTNM of \pin3Event[35]_i_26\ : label is "lutpair304";
  attribute HLUTNM of \pin3Event[35]_i_27\ : label is "lutpair303";
  attribute HLUTNM of \pin3Event[35]_i_28\ : label is "lutpair307";
  attribute HLUTNM of \pin3Event[35]_i_29\ : label is "lutpair306";
  attribute HLUTNM of \pin3Event[35]_i_30\ : label is "lutpair305";
  attribute HLUTNM of \pin3Event[35]_i_31\ : label is "lutpair304";
  attribute HLUTNM of \pin3Event[39]_i_16\ : label is "lutpair356";
  attribute HLUTNM of \pin3Event[39]_i_17\ : label is "lutpair355";
  attribute HLUTNM of \pin3Event[39]_i_18\ : label is "lutpair354";
  attribute HLUTNM of \pin3Event[39]_i_19\ : label is "lutpair353";
  attribute HLUTNM of \pin3Event[39]_i_20\ : label is "lutpair357";
  attribute HLUTNM of \pin3Event[39]_i_21\ : label is "lutpair356";
  attribute HLUTNM of \pin3Event[39]_i_22\ : label is "lutpair355";
  attribute HLUTNM of \pin3Event[39]_i_23\ : label is "lutpair354";
  attribute HLUTNM of \pin3Event[39]_i_24\ : label is "lutpair310";
  attribute HLUTNM of \pin3Event[39]_i_25\ : label is "lutpair309";
  attribute HLUTNM of \pin3Event[39]_i_26\ : label is "lutpair308";
  attribute HLUTNM of \pin3Event[39]_i_27\ : label is "lutpair307";
  attribute HLUTNM of \pin3Event[39]_i_28\ : label is "lutpair311";
  attribute HLUTNM of \pin3Event[39]_i_29\ : label is "lutpair310";
  attribute HLUTNM of \pin3Event[39]_i_30\ : label is "lutpair309";
  attribute HLUTNM of \pin3Event[39]_i_31\ : label is "lutpair308";
  attribute SOFT_HLUTNM of \pin3Event[3]_i_10\ : label is "soft_lutpair25";
  attribute HLUTNM of \pin3Event[43]_i_16\ : label is "lutpair360";
  attribute HLUTNM of \pin3Event[43]_i_17\ : label is "lutpair359";
  attribute HLUTNM of \pin3Event[43]_i_18\ : label is "lutpair358";
  attribute HLUTNM of \pin3Event[43]_i_19\ : label is "lutpair357";
  attribute HLUTNM of \pin3Event[43]_i_20\ : label is "lutpair361";
  attribute HLUTNM of \pin3Event[43]_i_21\ : label is "lutpair360";
  attribute HLUTNM of \pin3Event[43]_i_22\ : label is "lutpair359";
  attribute HLUTNM of \pin3Event[43]_i_23\ : label is "lutpair358";
  attribute HLUTNM of \pin3Event[43]_i_24\ : label is "lutpair314";
  attribute HLUTNM of \pin3Event[43]_i_25\ : label is "lutpair313";
  attribute HLUTNM of \pin3Event[43]_i_26\ : label is "lutpair312";
  attribute HLUTNM of \pin3Event[43]_i_27\ : label is "lutpair311";
  attribute HLUTNM of \pin3Event[43]_i_28\ : label is "lutpair315";
  attribute HLUTNM of \pin3Event[43]_i_29\ : label is "lutpair314";
  attribute HLUTNM of \pin3Event[43]_i_30\ : label is "lutpair313";
  attribute HLUTNM of \pin3Event[43]_i_31\ : label is "lutpair312";
  attribute HLUTNM of \pin3Event[47]_i_19\ : label is "lutpair367";
  attribute HLUTNM of \pin3Event[47]_i_20\ : label is "lutpair366";
  attribute HLUTNM of \pin3Event[47]_i_21\ : label is "lutpair365";
  attribute HLUTNM of \pin3Event[47]_i_24\ : label is "lutpair367";
  attribute HLUTNM of \pin3Event[47]_i_25\ : label is "lutpair366";
  attribute HLUTNM of \pin3Event[47]_i_26\ : label is "lutpair321";
  attribute HLUTNM of \pin3Event[47]_i_27\ : label is "lutpair320";
  attribute HLUTNM of \pin3Event[47]_i_28\ : label is "lutpair319";
  attribute HLUTNM of \pin3Event[47]_i_31\ : label is "lutpair321";
  attribute HLUTNM of \pin3Event[47]_i_32\ : label is "lutpair320";
  attribute HLUTNM of \pin3Event[47]_i_33\ : label is "lutpair364";
  attribute HLUTNM of \pin3Event[47]_i_34\ : label is "lutpair363";
  attribute HLUTNM of \pin3Event[47]_i_35\ : label is "lutpair362";
  attribute HLUTNM of \pin3Event[47]_i_36\ : label is "lutpair361";
  attribute HLUTNM of \pin3Event[47]_i_37\ : label is "lutpair365";
  attribute HLUTNM of \pin3Event[47]_i_38\ : label is "lutpair364";
  attribute HLUTNM of \pin3Event[47]_i_39\ : label is "lutpair363";
  attribute HLUTNM of \pin3Event[47]_i_40\ : label is "lutpair362";
  attribute HLUTNM of \pin3Event[47]_i_41\ : label is "lutpair318";
  attribute HLUTNM of \pin3Event[47]_i_42\ : label is "lutpair317";
  attribute HLUTNM of \pin3Event[47]_i_43\ : label is "lutpair316";
  attribute HLUTNM of \pin3Event[47]_i_44\ : label is "lutpair315";
  attribute HLUTNM of \pin3Event[47]_i_45\ : label is "lutpair319";
  attribute HLUTNM of \pin3Event[47]_i_46\ : label is "lutpair318";
  attribute HLUTNM of \pin3Event[47]_i_47\ : label is "lutpair317";
  attribute HLUTNM of \pin3Event[47]_i_48\ : label is "lutpair316";
  attribute SOFT_HLUTNM of \pin3Event[7]_i_15\ : label is "soft_lutpair25";
  attribute HLUTNM of \pin3Event[7]_i_16\ : label is "lutpair324";
  attribute HLUTNM of \pin3Event[7]_i_17\ : label is "lutpair323";
  attribute HLUTNM of \pin3Event[7]_i_18\ : label is "lutpair322";
  attribute HLUTNM of \pin3Event[7]_i_19\ : label is "lutpair325";
  attribute HLUTNM of \pin3Event[7]_i_20\ : label is "lutpair324";
  attribute HLUTNM of \pin3Event[7]_i_21\ : label is "lutpair323";
  attribute HLUTNM of \pin3Event[7]_i_22\ : label is "lutpair322";
  attribute HLUTNM of \pin3Event[7]_i_23\ : label is "lutpair278";
  attribute HLUTNM of \pin3Event[7]_i_24\ : label is "lutpair277";
  attribute HLUTNM of \pin3Event[7]_i_25\ : label is "lutpair276";
  attribute HLUTNM of \pin3Event[7]_i_26\ : label is "lutpair279";
  attribute HLUTNM of \pin3Event[7]_i_27\ : label is "lutpair278";
  attribute HLUTNM of \pin3Event[7]_i_28\ : label is "lutpair277";
  attribute HLUTNM of \pin3Event[7]_i_29\ : label is "lutpair276";
begin
  data_FPGA2uC(1 downto 0) <= \^data_fpga2uc\(1 downto 0);
  memAddr0_out(7 downto 0) <= \^memaddr0_out\(7 downto 0);
  memAddr1_out(7 downto 0) <= \^memaddr1_out\(7 downto 0);
  memAddr2_out(7 downto 0) <= \^memaddr2_out\(7 downto 0);
  memAddr3_out(7 downto 0) <= \^memaddr3_out\(7 downto 0);
  pin0EventCounter_out(47 downto 0) <= \^pin0eventcounter_out\(47 downto 0);
  pin1EventCounter_out(47 downto 0) <= \^pin1eventcounter_out\(47 downto 0);
  pin2EventCounter_out(47 downto 0) <= \^pin2eventcounter_out\(47 downto 0);
  pin3EventCounter_out(47 downto 0) <= \^pin3eventcounter_out\(47 downto 0);
SYNC_GATE_MAP_0: entity work.design_1_syncPulseCounter_0_0_synchronizer
     port map (
      E(0) => pin0Event0,
      clk0 => clk0,
      data_FPGA2uC(1 downto 0) => \^data_fpga2uc\(1 downto 0),
      \data_FPGA2uC_reg[1]\ => SYNC_GATE_MAP_0_n_1,
      gate => gate,
      gateSync0 => gateSync0,
      gateSync0_old => gateSync0_old,
      globalReset => globalReset,
      globalReset_reg => SYNC_GATE_MAP_0_n_2,
      memAddr0 => memAddr0,
      memAddr1 => memAddr1,
      memAddr2 => memAddr2,
      memAddr3 => memAddr3,
      pin0Sync0_old => pin0Sync0_old,
      pin1Sync0 => pin1Sync0,
      pin1Sync0_old => pin1Sync0_old,
      pin2Sync0 => pin2Sync0,
      pin2Sync0_old => pin2Sync0_old,
      pin3Sync0 => pin3Sync0,
      pin3Sync0_old => pin3Sync0_old,
      sync_out => sync_out,
      sync_out_reg_0(0) => pin1Event0,
      sync_out_reg_1(0) => pin2Event0,
      sync_out_reg_2(0) => pin3Event0
    );
SYNC_GATE_MAP_1: entity work.design_1_syncPulseCounter_0_0_synchronizer_0
     port map (
      E(0) => pin0Event1,
      clk1 => clk1,
      gate => gate,
      gateSync1 => gateSync1,
      pin0Sync1 => pin0Sync1,
      pin0Sync1_old => pin0Sync1_old,
      pin1Sync1 => pin1Sync1,
      pin1Sync1_old => pin1Sync1_old,
      pin2Sync1 => pin2Sync1,
      pin2Sync1_old => pin2Sync1_old,
      pin3Sync1 => pin3Sync1,
      pin3Sync1_old => pin3Sync1_old,
      sync_out_reg_0(0) => pin1Event1,
      sync_out_reg_1(0) => pin2Event1,
      sync_out_reg_2(0) => pin3Event1
    );
SYNC_GATE_MAP_2: entity work.design_1_syncPulseCounter_0_0_synchronizer_1
     port map (
      E(0) => pin0Event2,
      clk2 => clk2,
      gate => gate,
      gateSync2 => gateSync2,
      pin0Sync2 => pin0Sync2,
      pin0Sync2_old => pin0Sync2_old,
      pin1Sync2 => pin1Sync2,
      pin1Sync2_old => pin1Sync2_old,
      pin2Sync2 => pin2Sync2,
      pin2Sync2_old => pin2Sync2_old,
      pin3Sync2 => pin3Sync2,
      pin3Sync2_old => pin3Sync2_old,
      sync_out_reg_0(0) => pin1Event2,
      sync_out_reg_1(0) => pin2Event2,
      sync_out_reg_2(0) => pin3Event2
    );
SYNC_GATE_MAP_3: entity work.design_1_syncPulseCounter_0_0_synchronizer_2
     port map (
      E(0) => pin0Event3,
      clk3 => clk3,
      gate => gate,
      gateSync3 => gateSync3,
      pin0Sync3 => pin0Sync3,
      pin0Sync3_old => pin0Sync3_old,
      pin1Sync3 => pin1Sync3,
      pin1Sync3_old => pin1Sync3_old,
      pin2Sync3 => pin2Sync3,
      pin2Sync3_old => pin2Sync3_old,
      pin3Sync3 => pin3Sync3,
      pin3Sync3_old => pin3Sync3_old,
      sync_out_reg_0(0) => pin1Event3,
      sync_out_reg_1(0) => pin2Event3,
      sync_out_reg_2(0) => pin3Event3
    );
SYNC_GATE_MAP_4: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge
     port map (
      E(0) => pin0Event4,
      clk0 => clk0,
      gate => gate,
      gateSync4 => gateSync4,
      pin0Sync4 => pin0Sync4,
      pin0Sync4_old => pin0Sync4_old,
      pin1Sync4 => pin1Sync4,
      pin1Sync4_old => pin1Sync4_old,
      pin2Sync4 => pin2Sync4,
      pin2Sync4_old => pin2Sync4_old,
      pin3Sync4 => pin3Sync4,
      pin3Sync4_old => pin3Sync4_old,
      sync_out_reg_0(0) => pin1Event4,
      sync_out_reg_1(0) => pin2Event4,
      sync_out_reg_2(0) => pin3Event4
    );
SYNC_GATE_MAP_5: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_3
     port map (
      E(0) => pin0Event5,
      clk1 => clk1,
      gate => gate,
      gateSync5 => gateSync5,
      pin0Sync5 => pin0Sync5,
      pin0Sync5_old => pin0Sync5_old,
      pin1Sync5 => pin1Sync5,
      pin1Sync5_old => pin1Sync5_old,
      pin2Sync5 => pin2Sync5,
      pin2Sync5_old => pin2Sync5_old,
      pin3Sync5 => pin3Sync5,
      pin3Sync5_old => pin3Sync5_old,
      sync_out_reg_0(0) => pin1Event5,
      sync_out_reg_1(0) => pin2Event5,
      sync_out_reg_2(0) => pin3Event5
    );
SYNC_GATE_MAP_6: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_4
     port map (
      E(0) => pin0Event6,
      clk2 => clk2,
      gate => gate,
      gateSync6 => gateSync6,
      pin0Sync6 => pin0Sync6,
      pin0Sync6_old => pin0Sync6_old,
      pin1Sync6 => pin1Sync6,
      pin1Sync6_old => pin1Sync6_old,
      pin2Sync6 => pin2Sync6,
      pin2Sync6_old => pin2Sync6_old,
      pin3Sync6 => pin3Sync6,
      pin3Sync6_old => pin3Sync6_old,
      sync_out_reg_0(0) => pin1Event6,
      sync_out_reg_1(0) => pin2Event6,
      sync_out_reg_2(0) => pin3Event6
    );
SYNC_GATE_MAP_7: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_5
     port map (
      E(0) => pin0Event7,
      clk3 => clk3,
      gate => gate,
      gateSync7 => gateSync7,
      pin0Sync7 => pin0Sync7,
      pin0Sync7_old => pin0Sync7_old,
      pin1Sync7 => pin1Sync7,
      pin1Sync7_old => pin1Sync7_old,
      pin2Sync7 => pin2Sync7,
      pin2Sync7_old => pin2Sync7_old,
      pin3Sync7 => pin3Sync7,
      pin3Sync7_old => pin3Sync7_old,
      sync_out_reg_0(0) => pin1Event7,
      sync_out_reg_1(0) => pin2Event7,
      sync_out_reg_2(0) => pin3Event7
    );
SYNC_PIN0_MAP_0: entity work.design_1_syncPulseCounter_0_0_synchronizer_6
     port map (
      E(0) => SYNC_PIN0_MAP_0_n_1,
      clk0 => clk0,
      gateSync0 => gateSync0,
      globalReset => globalReset,
      pin0 => pin0,
      pin0Sync0_old => pin0Sync0_old,
      sync_out => sync_out
    );
SYNC_PIN0_MAP_1: entity work.design_1_syncPulseCounter_0_0_synchronizer_7
     port map (
      clk1 => clk1,
      pin0 => pin0,
      pin0Sync1 => pin0Sync1
    );
SYNC_PIN0_MAP_2: entity work.design_1_syncPulseCounter_0_0_synchronizer_8
     port map (
      clk2 => clk2,
      pin0 => pin0,
      pin0Sync2 => pin0Sync2
    );
SYNC_PIN0_MAP_3: entity work.design_1_syncPulseCounter_0_0_synchronizer_9
     port map (
      clk3 => clk3,
      pin0 => pin0,
      pin0Sync3 => pin0Sync3
    );
SYNC_PIN0_MAP_4: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_10
     port map (
      clk0 => clk0,
      pin0 => pin0,
      pin0Sync4 => pin0Sync4
    );
SYNC_PIN0_MAP_5: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_11
     port map (
      clk1 => clk1,
      pin0 => pin0,
      pin0Sync5 => pin0Sync5
    );
SYNC_PIN0_MAP_6: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_12
     port map (
      clk2 => clk2,
      pin0 => pin0,
      pin0Sync6 => pin0Sync6
    );
SYNC_PIN0_MAP_7: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_13
     port map (
      clk3 => clk3,
      pin0 => pin0,
      pin0Sync7 => pin0Sync7
    );
SYNC_PIN1_MAP_0: entity work.design_1_syncPulseCounter_0_0_synchronizer_14
     port map (
      E(0) => SYNC_PIN1_MAP_0_n_1,
      clk0 => clk0,
      gateSync0 => gateSync0,
      globalReset => globalReset,
      pin1 => pin1,
      pin1Sync0 => pin1Sync0,
      pin1Sync0_old => pin1Sync0_old
    );
SYNC_PIN1_MAP_1: entity work.design_1_syncPulseCounter_0_0_synchronizer_15
     port map (
      clk1 => clk1,
      pin1 => pin1,
      pin1Sync1 => pin1Sync1
    );
SYNC_PIN1_MAP_2: entity work.design_1_syncPulseCounter_0_0_synchronizer_16
     port map (
      clk2 => clk2,
      pin1 => pin1,
      pin1Sync2 => pin1Sync2
    );
SYNC_PIN1_MAP_3: entity work.design_1_syncPulseCounter_0_0_synchronizer_17
     port map (
      clk3 => clk3,
      pin1 => pin1,
      pin1Sync3 => pin1Sync3
    );
SYNC_PIN1_MAP_4: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_18
     port map (
      clk0 => clk0,
      pin1 => pin1,
      pin1Sync4 => pin1Sync4
    );
SYNC_PIN1_MAP_5: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_19
     port map (
      clk1 => clk1,
      pin1 => pin1,
      pin1Sync5 => pin1Sync5
    );
SYNC_PIN1_MAP_6: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_20
     port map (
      clk2 => clk2,
      pin1 => pin1,
      pin1Sync6 => pin1Sync6
    );
SYNC_PIN1_MAP_7: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_21
     port map (
      clk3 => clk3,
      pin1 => pin1,
      pin1Sync7 => pin1Sync7
    );
SYNC_PIN2_MAP_0: entity work.design_1_syncPulseCounter_0_0_synchronizer_22
     port map (
      E(0) => SYNC_PIN2_MAP_0_n_1,
      clk0 => clk0,
      gateSync0 => gateSync0,
      globalReset => globalReset,
      pin2 => pin2,
      pin2Sync0 => pin2Sync0,
      pin2Sync0_old => pin2Sync0_old
    );
SYNC_PIN2_MAP_1: entity work.design_1_syncPulseCounter_0_0_synchronizer_23
     port map (
      clk1 => clk1,
      pin2 => pin2,
      pin2Sync1 => pin2Sync1
    );
SYNC_PIN2_MAP_2: entity work.design_1_syncPulseCounter_0_0_synchronizer_24
     port map (
      clk2 => clk2,
      pin2 => pin2,
      pin2Sync2 => pin2Sync2
    );
SYNC_PIN2_MAP_3: entity work.design_1_syncPulseCounter_0_0_synchronizer_25
     port map (
      clk3 => clk3,
      pin2 => pin2,
      pin2Sync3 => pin2Sync3
    );
SYNC_PIN2_MAP_4: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_26
     port map (
      clk0 => clk0,
      pin2 => pin2,
      pin2Sync4 => pin2Sync4
    );
SYNC_PIN2_MAP_5: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_27
     port map (
      clk1 => clk1,
      pin2 => pin2,
      pin2Sync5 => pin2Sync5
    );
SYNC_PIN2_MAP_6: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_28
     port map (
      clk2 => clk2,
      pin2 => pin2,
      pin2Sync6 => pin2Sync6
    );
SYNC_PIN2_MAP_7: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_29
     port map (
      clk3 => clk3,
      pin2 => pin2,
      pin2Sync7 => pin2Sync7
    );
SYNC_PIN3_MAP_0: entity work.design_1_syncPulseCounter_0_0_synchronizer_30
     port map (
      E(0) => SYNC_PIN3_MAP_0_n_1,
      clk0 => clk0,
      gateSync0 => gateSync0,
      globalReset => globalReset,
      pin3 => pin3,
      pin3Sync0 => pin3Sync0,
      pin3Sync0_old => pin3Sync0_old
    );
SYNC_PIN3_MAP_1: entity work.design_1_syncPulseCounter_0_0_synchronizer_31
     port map (
      clk1 => clk1,
      pin3 => pin3,
      pin3Sync1 => pin3Sync1
    );
SYNC_PIN3_MAP_2: entity work.design_1_syncPulseCounter_0_0_synchronizer_32
     port map (
      clk2 => clk2,
      pin3 => pin3,
      pin3Sync2 => pin3Sync2
    );
SYNC_PIN3_MAP_3: entity work.design_1_syncPulseCounter_0_0_synchronizer_33
     port map (
      clk3 => clk3,
      pin3 => pin3,
      pin3Sync3 => pin3Sync3
    );
SYNC_PIN3_MAP_4: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_34
     port map (
      clk0 => clk0,
      pin3 => pin3,
      pin3Sync4 => pin3Sync4
    );
SYNC_PIN3_MAP_5: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_35
     port map (
      clk1 => clk1,
      pin3 => pin3,
      pin3Sync5 => pin3Sync5
    );
SYNC_PIN3_MAP_6: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_36
     port map (
      clk2 => clk2,
      pin3 => pin3,
      pin3Sync6 => pin3Sync6
    );
SYNC_PIN3_MAP_7: entity work.design_1_syncPulseCounter_0_0_synchronizer_FallingEdge_37
     port map (
      clk3 => clk3,
      pin3 => pin3,
      pin3Sync7 => pin3Sync7
    );
\counter0[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter0_reg(0),
      O => \counter0[0]_i_2_n_0\
    );
\counter0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[0]_i_1_n_7\,
      Q => counter0_reg(0),
      R => globalReset
    );
\counter0_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter0_reg[0]_i_1_n_0\,
      CO(2) => \counter0_reg[0]_i_1_n_1\,
      CO(1) => \counter0_reg[0]_i_1_n_2\,
      CO(0) => \counter0_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter0_reg[0]_i_1_n_4\,
      O(2) => \counter0_reg[0]_i_1_n_5\,
      O(1) => \counter0_reg[0]_i_1_n_6\,
      O(0) => \counter0_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter0_reg(3 downto 1),
      S(0) => \counter0[0]_i_2_n_0\
    );
\counter0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[8]_i_1_n_5\,
      Q => counter0_reg(10),
      R => globalReset
    );
\counter0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[8]_i_1_n_4\,
      Q => counter0_reg(11),
      R => globalReset
    );
\counter0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[12]_i_1_n_7\,
      Q => counter0_reg(12),
      R => globalReset
    );
\counter0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[8]_i_1_n_0\,
      CO(3) => \counter0_reg[12]_i_1_n_0\,
      CO(2) => \counter0_reg[12]_i_1_n_1\,
      CO(1) => \counter0_reg[12]_i_1_n_2\,
      CO(0) => \counter0_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[12]_i_1_n_4\,
      O(2) => \counter0_reg[12]_i_1_n_5\,
      O(1) => \counter0_reg[12]_i_1_n_6\,
      O(0) => \counter0_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(15 downto 12)
    );
\counter0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[12]_i_1_n_6\,
      Q => counter0_reg(13),
      R => globalReset
    );
\counter0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[12]_i_1_n_5\,
      Q => counter0_reg(14),
      R => globalReset
    );
\counter0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[12]_i_1_n_4\,
      Q => counter0_reg(15),
      R => globalReset
    );
\counter0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[16]_i_1_n_7\,
      Q => counter0_reg(16),
      R => globalReset
    );
\counter0_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[12]_i_1_n_0\,
      CO(3) => \counter0_reg[16]_i_1_n_0\,
      CO(2) => \counter0_reg[16]_i_1_n_1\,
      CO(1) => \counter0_reg[16]_i_1_n_2\,
      CO(0) => \counter0_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[16]_i_1_n_4\,
      O(2) => \counter0_reg[16]_i_1_n_5\,
      O(1) => \counter0_reg[16]_i_1_n_6\,
      O(0) => \counter0_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(19 downto 16)
    );
\counter0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[16]_i_1_n_6\,
      Q => counter0_reg(17),
      R => globalReset
    );
\counter0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[16]_i_1_n_5\,
      Q => counter0_reg(18),
      R => globalReset
    );
\counter0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[16]_i_1_n_4\,
      Q => counter0_reg(19),
      R => globalReset
    );
\counter0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[0]_i_1_n_6\,
      Q => counter0_reg(1),
      R => globalReset
    );
\counter0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[20]_i_1_n_7\,
      Q => counter0_reg(20),
      R => globalReset
    );
\counter0_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[16]_i_1_n_0\,
      CO(3) => \counter0_reg[20]_i_1_n_0\,
      CO(2) => \counter0_reg[20]_i_1_n_1\,
      CO(1) => \counter0_reg[20]_i_1_n_2\,
      CO(0) => \counter0_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[20]_i_1_n_4\,
      O(2) => \counter0_reg[20]_i_1_n_5\,
      O(1) => \counter0_reg[20]_i_1_n_6\,
      O(0) => \counter0_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(23 downto 20)
    );
\counter0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[20]_i_1_n_6\,
      Q => counter0_reg(21),
      R => globalReset
    );
\counter0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[20]_i_1_n_5\,
      Q => counter0_reg(22),
      R => globalReset
    );
\counter0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[20]_i_1_n_4\,
      Q => counter0_reg(23),
      R => globalReset
    );
\counter0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[24]_i_1_n_7\,
      Q => counter0_reg(24),
      R => globalReset
    );
\counter0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[20]_i_1_n_0\,
      CO(3) => \counter0_reg[24]_i_1_n_0\,
      CO(2) => \counter0_reg[24]_i_1_n_1\,
      CO(1) => \counter0_reg[24]_i_1_n_2\,
      CO(0) => \counter0_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[24]_i_1_n_4\,
      O(2) => \counter0_reg[24]_i_1_n_5\,
      O(1) => \counter0_reg[24]_i_1_n_6\,
      O(0) => \counter0_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(27 downto 24)
    );
\counter0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[24]_i_1_n_6\,
      Q => counter0_reg(25),
      R => globalReset
    );
\counter0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[24]_i_1_n_5\,
      Q => counter0_reg(26),
      R => globalReset
    );
\counter0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[24]_i_1_n_4\,
      Q => counter0_reg(27),
      R => globalReset
    );
\counter0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[28]_i_1_n_7\,
      Q => counter0_reg(28),
      R => globalReset
    );
\counter0_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[24]_i_1_n_0\,
      CO(3) => \counter0_reg[28]_i_1_n_0\,
      CO(2) => \counter0_reg[28]_i_1_n_1\,
      CO(1) => \counter0_reg[28]_i_1_n_2\,
      CO(0) => \counter0_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[28]_i_1_n_4\,
      O(2) => \counter0_reg[28]_i_1_n_5\,
      O(1) => \counter0_reg[28]_i_1_n_6\,
      O(0) => \counter0_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(31 downto 28)
    );
\counter0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[28]_i_1_n_6\,
      Q => counter0_reg(29),
      R => globalReset
    );
\counter0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[0]_i_1_n_5\,
      Q => counter0_reg(2),
      R => globalReset
    );
\counter0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[28]_i_1_n_5\,
      Q => counter0_reg(30),
      R => globalReset
    );
\counter0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[28]_i_1_n_4\,
      Q => counter0_reg(31),
      R => globalReset
    );
\counter0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[32]_i_1_n_7\,
      Q => counter0_reg(32),
      R => globalReset
    );
\counter0_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[28]_i_1_n_0\,
      CO(3) => \counter0_reg[32]_i_1_n_0\,
      CO(2) => \counter0_reg[32]_i_1_n_1\,
      CO(1) => \counter0_reg[32]_i_1_n_2\,
      CO(0) => \counter0_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[32]_i_1_n_4\,
      O(2) => \counter0_reg[32]_i_1_n_5\,
      O(1) => \counter0_reg[32]_i_1_n_6\,
      O(0) => \counter0_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(35 downto 32)
    );
\counter0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[32]_i_1_n_6\,
      Q => counter0_reg(33),
      R => globalReset
    );
\counter0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[32]_i_1_n_5\,
      Q => counter0_reg(34),
      R => globalReset
    );
\counter0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[32]_i_1_n_4\,
      Q => counter0_reg(35),
      R => globalReset
    );
\counter0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[36]_i_1_n_7\,
      Q => counter0_reg(36),
      R => globalReset
    );
\counter0_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[32]_i_1_n_0\,
      CO(3) => \counter0_reg[36]_i_1_n_0\,
      CO(2) => \counter0_reg[36]_i_1_n_1\,
      CO(1) => \counter0_reg[36]_i_1_n_2\,
      CO(0) => \counter0_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[36]_i_1_n_4\,
      O(2) => \counter0_reg[36]_i_1_n_5\,
      O(1) => \counter0_reg[36]_i_1_n_6\,
      O(0) => \counter0_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(39 downto 36)
    );
\counter0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[36]_i_1_n_6\,
      Q => counter0_reg(37),
      R => globalReset
    );
\counter0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[36]_i_1_n_5\,
      Q => counter0_reg(38),
      R => globalReset
    );
\counter0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[36]_i_1_n_4\,
      Q => counter0_reg(39),
      R => globalReset
    );
\counter0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[0]_i_1_n_4\,
      Q => counter0_reg(3),
      R => globalReset
    );
\counter0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[40]_i_1_n_7\,
      Q => counter0_reg(40),
      R => globalReset
    );
\counter0_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[36]_i_1_n_0\,
      CO(3) => \counter0_reg[40]_i_1_n_0\,
      CO(2) => \counter0_reg[40]_i_1_n_1\,
      CO(1) => \counter0_reg[40]_i_1_n_2\,
      CO(0) => \counter0_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[40]_i_1_n_4\,
      O(2) => \counter0_reg[40]_i_1_n_5\,
      O(1) => \counter0_reg[40]_i_1_n_6\,
      O(0) => \counter0_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(43 downto 40)
    );
\counter0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[40]_i_1_n_6\,
      Q => counter0_reg(41),
      R => globalReset
    );
\counter0_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[40]_i_1_n_5\,
      Q => counter0_reg(42),
      R => globalReset
    );
\counter0_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[40]_i_1_n_4\,
      Q => counter0_reg(43),
      R => globalReset
    );
\counter0_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[44]_i_1_n_7\,
      Q => counter0_reg(44),
      R => globalReset
    );
\counter0_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter0_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter0_reg[44]_i_1_n_1\,
      CO(1) => \counter0_reg[44]_i_1_n_2\,
      CO(0) => \counter0_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[44]_i_1_n_4\,
      O(2) => \counter0_reg[44]_i_1_n_5\,
      O(1) => \counter0_reg[44]_i_1_n_6\,
      O(0) => \counter0_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(47 downto 44)
    );
\counter0_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[44]_i_1_n_6\,
      Q => counter0_reg(45),
      R => globalReset
    );
\counter0_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[44]_i_1_n_5\,
      Q => counter0_reg(46),
      R => globalReset
    );
\counter0_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[44]_i_1_n_4\,
      Q => counter0_reg(47),
      R => globalReset
    );
\counter0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[4]_i_1_n_7\,
      Q => counter0_reg(4),
      R => globalReset
    );
\counter0_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[0]_i_1_n_0\,
      CO(3) => \counter0_reg[4]_i_1_n_0\,
      CO(2) => \counter0_reg[4]_i_1_n_1\,
      CO(1) => \counter0_reg[4]_i_1_n_2\,
      CO(0) => \counter0_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[4]_i_1_n_4\,
      O(2) => \counter0_reg[4]_i_1_n_5\,
      O(1) => \counter0_reg[4]_i_1_n_6\,
      O(0) => \counter0_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(7 downto 4)
    );
\counter0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[4]_i_1_n_6\,
      Q => counter0_reg(5),
      R => globalReset
    );
\counter0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[4]_i_1_n_5\,
      Q => counter0_reg(6),
      R => globalReset
    );
\counter0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[4]_i_1_n_4\,
      Q => counter0_reg(7),
      R => globalReset
    );
\counter0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[8]_i_1_n_7\,
      Q => counter0_reg(8),
      R => globalReset
    );
\counter0_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_reg[4]_i_1_n_0\,
      CO(3) => \counter0_reg[8]_i_1_n_0\,
      CO(2) => \counter0_reg[8]_i_1_n_1\,
      CO(1) => \counter0_reg[8]_i_1_n_2\,
      CO(0) => \counter0_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter0_reg[8]_i_1_n_4\,
      O(2) => \counter0_reg[8]_i_1_n_5\,
      O(1) => \counter0_reg[8]_i_1_n_6\,
      O(0) => \counter0_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(11 downto 8)
    );
\counter0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => gateSync0,
      D => \counter0_reg[8]_i_1_n_6\,
      Q => counter0_reg(9),
      R => globalReset
    );
\counter1[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter1_reg(0),
      O => \counter1[0]_i_2_n_0\
    );
\counter1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[0]_i_1_n_7\,
      Q => counter1_reg(0),
      R => globalReset
    );
\counter1_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter1_reg[0]_i_1_n_0\,
      CO(2) => \counter1_reg[0]_i_1_n_1\,
      CO(1) => \counter1_reg[0]_i_1_n_2\,
      CO(0) => \counter1_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter1_reg[0]_i_1_n_4\,
      O(2) => \counter1_reg[0]_i_1_n_5\,
      O(1) => \counter1_reg[0]_i_1_n_6\,
      O(0) => \counter1_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter1_reg(3 downto 1),
      S(0) => \counter1[0]_i_2_n_0\
    );
\counter1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[8]_i_1_n_5\,
      Q => counter1_reg(10),
      R => globalReset
    );
\counter1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[8]_i_1_n_4\,
      Q => counter1_reg(11),
      R => globalReset
    );
\counter1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[12]_i_1_n_7\,
      Q => counter1_reg(12),
      R => globalReset
    );
\counter1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[8]_i_1_n_0\,
      CO(3) => \counter1_reg[12]_i_1_n_0\,
      CO(2) => \counter1_reg[12]_i_1_n_1\,
      CO(1) => \counter1_reg[12]_i_1_n_2\,
      CO(0) => \counter1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[12]_i_1_n_4\,
      O(2) => \counter1_reg[12]_i_1_n_5\,
      O(1) => \counter1_reg[12]_i_1_n_6\,
      O(0) => \counter1_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(15 downto 12)
    );
\counter1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[12]_i_1_n_6\,
      Q => counter1_reg(13),
      R => globalReset
    );
\counter1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[12]_i_1_n_5\,
      Q => counter1_reg(14),
      R => globalReset
    );
\counter1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[12]_i_1_n_4\,
      Q => counter1_reg(15),
      R => globalReset
    );
\counter1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[16]_i_1_n_7\,
      Q => counter1_reg(16),
      R => globalReset
    );
\counter1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[12]_i_1_n_0\,
      CO(3) => \counter1_reg[16]_i_1_n_0\,
      CO(2) => \counter1_reg[16]_i_1_n_1\,
      CO(1) => \counter1_reg[16]_i_1_n_2\,
      CO(0) => \counter1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[16]_i_1_n_4\,
      O(2) => \counter1_reg[16]_i_1_n_5\,
      O(1) => \counter1_reg[16]_i_1_n_6\,
      O(0) => \counter1_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(19 downto 16)
    );
\counter1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[16]_i_1_n_6\,
      Q => counter1_reg(17),
      R => globalReset
    );
\counter1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[16]_i_1_n_5\,
      Q => counter1_reg(18),
      R => globalReset
    );
\counter1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[16]_i_1_n_4\,
      Q => counter1_reg(19),
      R => globalReset
    );
\counter1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[0]_i_1_n_6\,
      Q => counter1_reg(1),
      R => globalReset
    );
\counter1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[20]_i_1_n_7\,
      Q => counter1_reg(20),
      R => globalReset
    );
\counter1_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[16]_i_1_n_0\,
      CO(3) => \counter1_reg[20]_i_1_n_0\,
      CO(2) => \counter1_reg[20]_i_1_n_1\,
      CO(1) => \counter1_reg[20]_i_1_n_2\,
      CO(0) => \counter1_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[20]_i_1_n_4\,
      O(2) => \counter1_reg[20]_i_1_n_5\,
      O(1) => \counter1_reg[20]_i_1_n_6\,
      O(0) => \counter1_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(23 downto 20)
    );
\counter1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[20]_i_1_n_6\,
      Q => counter1_reg(21),
      R => globalReset
    );
\counter1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[20]_i_1_n_5\,
      Q => counter1_reg(22),
      R => globalReset
    );
\counter1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[20]_i_1_n_4\,
      Q => counter1_reg(23),
      R => globalReset
    );
\counter1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[24]_i_1_n_7\,
      Q => counter1_reg(24),
      R => globalReset
    );
\counter1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[20]_i_1_n_0\,
      CO(3) => \counter1_reg[24]_i_1_n_0\,
      CO(2) => \counter1_reg[24]_i_1_n_1\,
      CO(1) => \counter1_reg[24]_i_1_n_2\,
      CO(0) => \counter1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[24]_i_1_n_4\,
      O(2) => \counter1_reg[24]_i_1_n_5\,
      O(1) => \counter1_reg[24]_i_1_n_6\,
      O(0) => \counter1_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(27 downto 24)
    );
\counter1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[24]_i_1_n_6\,
      Q => counter1_reg(25),
      R => globalReset
    );
\counter1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[24]_i_1_n_5\,
      Q => counter1_reg(26),
      R => globalReset
    );
\counter1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[24]_i_1_n_4\,
      Q => counter1_reg(27),
      R => globalReset
    );
\counter1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[28]_i_1_n_7\,
      Q => counter1_reg(28),
      R => globalReset
    );
\counter1_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[24]_i_1_n_0\,
      CO(3) => \counter1_reg[28]_i_1_n_0\,
      CO(2) => \counter1_reg[28]_i_1_n_1\,
      CO(1) => \counter1_reg[28]_i_1_n_2\,
      CO(0) => \counter1_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[28]_i_1_n_4\,
      O(2) => \counter1_reg[28]_i_1_n_5\,
      O(1) => \counter1_reg[28]_i_1_n_6\,
      O(0) => \counter1_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(31 downto 28)
    );
\counter1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[28]_i_1_n_6\,
      Q => counter1_reg(29),
      R => globalReset
    );
\counter1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[0]_i_1_n_5\,
      Q => counter1_reg(2),
      R => globalReset
    );
\counter1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[28]_i_1_n_5\,
      Q => counter1_reg(30),
      R => globalReset
    );
\counter1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[28]_i_1_n_4\,
      Q => counter1_reg(31),
      R => globalReset
    );
\counter1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[32]_i_1_n_7\,
      Q => counter1_reg(32),
      R => globalReset
    );
\counter1_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[28]_i_1_n_0\,
      CO(3) => \counter1_reg[32]_i_1_n_0\,
      CO(2) => \counter1_reg[32]_i_1_n_1\,
      CO(1) => \counter1_reg[32]_i_1_n_2\,
      CO(0) => \counter1_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[32]_i_1_n_4\,
      O(2) => \counter1_reg[32]_i_1_n_5\,
      O(1) => \counter1_reg[32]_i_1_n_6\,
      O(0) => \counter1_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(35 downto 32)
    );
\counter1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[32]_i_1_n_6\,
      Q => counter1_reg(33),
      R => globalReset
    );
\counter1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[32]_i_1_n_5\,
      Q => counter1_reg(34),
      R => globalReset
    );
\counter1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[32]_i_1_n_4\,
      Q => counter1_reg(35),
      R => globalReset
    );
\counter1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[36]_i_1_n_7\,
      Q => counter1_reg(36),
      R => globalReset
    );
\counter1_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[32]_i_1_n_0\,
      CO(3) => \counter1_reg[36]_i_1_n_0\,
      CO(2) => \counter1_reg[36]_i_1_n_1\,
      CO(1) => \counter1_reg[36]_i_1_n_2\,
      CO(0) => \counter1_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[36]_i_1_n_4\,
      O(2) => \counter1_reg[36]_i_1_n_5\,
      O(1) => \counter1_reg[36]_i_1_n_6\,
      O(0) => \counter1_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(39 downto 36)
    );
\counter1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[36]_i_1_n_6\,
      Q => counter1_reg(37),
      R => globalReset
    );
\counter1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[36]_i_1_n_5\,
      Q => counter1_reg(38),
      R => globalReset
    );
\counter1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[36]_i_1_n_4\,
      Q => counter1_reg(39),
      R => globalReset
    );
\counter1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[0]_i_1_n_4\,
      Q => counter1_reg(3),
      R => globalReset
    );
\counter1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[40]_i_1_n_7\,
      Q => counter1_reg(40),
      R => globalReset
    );
\counter1_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[36]_i_1_n_0\,
      CO(3) => \counter1_reg[40]_i_1_n_0\,
      CO(2) => \counter1_reg[40]_i_1_n_1\,
      CO(1) => \counter1_reg[40]_i_1_n_2\,
      CO(0) => \counter1_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[40]_i_1_n_4\,
      O(2) => \counter1_reg[40]_i_1_n_5\,
      O(1) => \counter1_reg[40]_i_1_n_6\,
      O(0) => \counter1_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(43 downto 40)
    );
\counter1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[40]_i_1_n_6\,
      Q => counter1_reg(41),
      R => globalReset
    );
\counter1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[40]_i_1_n_5\,
      Q => counter1_reg(42),
      R => globalReset
    );
\counter1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[40]_i_1_n_4\,
      Q => counter1_reg(43),
      R => globalReset
    );
\counter1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[44]_i_1_n_7\,
      Q => counter1_reg(44),
      R => globalReset
    );
\counter1_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter1_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter1_reg[44]_i_1_n_1\,
      CO(1) => \counter1_reg[44]_i_1_n_2\,
      CO(0) => \counter1_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[44]_i_1_n_4\,
      O(2) => \counter1_reg[44]_i_1_n_5\,
      O(1) => \counter1_reg[44]_i_1_n_6\,
      O(0) => \counter1_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(47 downto 44)
    );
\counter1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[44]_i_1_n_6\,
      Q => counter1_reg(45),
      R => globalReset
    );
\counter1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[44]_i_1_n_5\,
      Q => counter1_reg(46),
      R => globalReset
    );
\counter1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[44]_i_1_n_4\,
      Q => counter1_reg(47),
      R => globalReset
    );
\counter1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[4]_i_1_n_7\,
      Q => counter1_reg(4),
      R => globalReset
    );
\counter1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[0]_i_1_n_0\,
      CO(3) => \counter1_reg[4]_i_1_n_0\,
      CO(2) => \counter1_reg[4]_i_1_n_1\,
      CO(1) => \counter1_reg[4]_i_1_n_2\,
      CO(0) => \counter1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[4]_i_1_n_4\,
      O(2) => \counter1_reg[4]_i_1_n_5\,
      O(1) => \counter1_reg[4]_i_1_n_6\,
      O(0) => \counter1_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(7 downto 4)
    );
\counter1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[4]_i_1_n_6\,
      Q => counter1_reg(5),
      R => globalReset
    );
\counter1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[4]_i_1_n_5\,
      Q => counter1_reg(6),
      R => globalReset
    );
\counter1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[4]_i_1_n_4\,
      Q => counter1_reg(7),
      R => globalReset
    );
\counter1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[8]_i_1_n_7\,
      Q => counter1_reg(8),
      R => globalReset
    );
\counter1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_reg[4]_i_1_n_0\,
      CO(3) => \counter1_reg[8]_i_1_n_0\,
      CO(2) => \counter1_reg[8]_i_1_n_1\,
      CO(1) => \counter1_reg[8]_i_1_n_2\,
      CO(0) => \counter1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter1_reg[8]_i_1_n_4\,
      O(2) => \counter1_reg[8]_i_1_n_5\,
      O(1) => \counter1_reg[8]_i_1_n_6\,
      O(0) => \counter1_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter1_reg(11 downto 8)
    );
\counter1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => gateSync1,
      D => \counter1_reg[8]_i_1_n_6\,
      Q => counter1_reg(9),
      R => globalReset
    );
\counter2[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_reg(0),
      O => \counter2[0]_i_2_n_0\
    );
\counter2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[0]_i_1_n_7\,
      Q => counter2_reg(0),
      R => globalReset
    );
\counter2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter2_reg[0]_i_1_n_0\,
      CO(2) => \counter2_reg[0]_i_1_n_1\,
      CO(1) => \counter2_reg[0]_i_1_n_2\,
      CO(0) => \counter2_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter2_reg[0]_i_1_n_4\,
      O(2) => \counter2_reg[0]_i_1_n_5\,
      O(1) => \counter2_reg[0]_i_1_n_6\,
      O(0) => \counter2_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter2_reg(3 downto 1),
      S(0) => \counter2[0]_i_2_n_0\
    );
\counter2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[8]_i_1_n_5\,
      Q => counter2_reg(10),
      R => globalReset
    );
\counter2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[8]_i_1_n_4\,
      Q => counter2_reg(11),
      R => globalReset
    );
\counter2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[12]_i_1_n_7\,
      Q => counter2_reg(12),
      R => globalReset
    );
\counter2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[8]_i_1_n_0\,
      CO(3) => \counter2_reg[12]_i_1_n_0\,
      CO(2) => \counter2_reg[12]_i_1_n_1\,
      CO(1) => \counter2_reg[12]_i_1_n_2\,
      CO(0) => \counter2_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[12]_i_1_n_4\,
      O(2) => \counter2_reg[12]_i_1_n_5\,
      O(1) => \counter2_reg[12]_i_1_n_6\,
      O(0) => \counter2_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(15 downto 12)
    );
\counter2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[12]_i_1_n_6\,
      Q => counter2_reg(13),
      R => globalReset
    );
\counter2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[12]_i_1_n_5\,
      Q => counter2_reg(14),
      R => globalReset
    );
\counter2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[12]_i_1_n_4\,
      Q => counter2_reg(15),
      R => globalReset
    );
\counter2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[16]_i_1_n_7\,
      Q => counter2_reg(16),
      R => globalReset
    );
\counter2_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[12]_i_1_n_0\,
      CO(3) => \counter2_reg[16]_i_1_n_0\,
      CO(2) => \counter2_reg[16]_i_1_n_1\,
      CO(1) => \counter2_reg[16]_i_1_n_2\,
      CO(0) => \counter2_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[16]_i_1_n_4\,
      O(2) => \counter2_reg[16]_i_1_n_5\,
      O(1) => \counter2_reg[16]_i_1_n_6\,
      O(0) => \counter2_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(19 downto 16)
    );
\counter2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[16]_i_1_n_6\,
      Q => counter2_reg(17),
      R => globalReset
    );
\counter2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[16]_i_1_n_5\,
      Q => counter2_reg(18),
      R => globalReset
    );
\counter2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[16]_i_1_n_4\,
      Q => counter2_reg(19),
      R => globalReset
    );
\counter2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[0]_i_1_n_6\,
      Q => counter2_reg(1),
      R => globalReset
    );
\counter2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[20]_i_1_n_7\,
      Q => counter2_reg(20),
      R => globalReset
    );
\counter2_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[16]_i_1_n_0\,
      CO(3) => \counter2_reg[20]_i_1_n_0\,
      CO(2) => \counter2_reg[20]_i_1_n_1\,
      CO(1) => \counter2_reg[20]_i_1_n_2\,
      CO(0) => \counter2_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[20]_i_1_n_4\,
      O(2) => \counter2_reg[20]_i_1_n_5\,
      O(1) => \counter2_reg[20]_i_1_n_6\,
      O(0) => \counter2_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(23 downto 20)
    );
\counter2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[20]_i_1_n_6\,
      Q => counter2_reg(21),
      R => globalReset
    );
\counter2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[20]_i_1_n_5\,
      Q => counter2_reg(22),
      R => globalReset
    );
\counter2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[20]_i_1_n_4\,
      Q => counter2_reg(23),
      R => globalReset
    );
\counter2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[24]_i_1_n_7\,
      Q => counter2_reg(24),
      R => globalReset
    );
\counter2_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[20]_i_1_n_0\,
      CO(3) => \counter2_reg[24]_i_1_n_0\,
      CO(2) => \counter2_reg[24]_i_1_n_1\,
      CO(1) => \counter2_reg[24]_i_1_n_2\,
      CO(0) => \counter2_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[24]_i_1_n_4\,
      O(2) => \counter2_reg[24]_i_1_n_5\,
      O(1) => \counter2_reg[24]_i_1_n_6\,
      O(0) => \counter2_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(27 downto 24)
    );
\counter2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[24]_i_1_n_6\,
      Q => counter2_reg(25),
      R => globalReset
    );
\counter2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[24]_i_1_n_5\,
      Q => counter2_reg(26),
      R => globalReset
    );
\counter2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[24]_i_1_n_4\,
      Q => counter2_reg(27),
      R => globalReset
    );
\counter2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[28]_i_1_n_7\,
      Q => counter2_reg(28),
      R => globalReset
    );
\counter2_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[24]_i_1_n_0\,
      CO(3) => \counter2_reg[28]_i_1_n_0\,
      CO(2) => \counter2_reg[28]_i_1_n_1\,
      CO(1) => \counter2_reg[28]_i_1_n_2\,
      CO(0) => \counter2_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[28]_i_1_n_4\,
      O(2) => \counter2_reg[28]_i_1_n_5\,
      O(1) => \counter2_reg[28]_i_1_n_6\,
      O(0) => \counter2_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(31 downto 28)
    );
\counter2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[28]_i_1_n_6\,
      Q => counter2_reg(29),
      R => globalReset
    );
\counter2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[0]_i_1_n_5\,
      Q => counter2_reg(2),
      R => globalReset
    );
\counter2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[28]_i_1_n_5\,
      Q => counter2_reg(30),
      R => globalReset
    );
\counter2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[28]_i_1_n_4\,
      Q => counter2_reg(31),
      R => globalReset
    );
\counter2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[32]_i_1_n_7\,
      Q => counter2_reg(32),
      R => globalReset
    );
\counter2_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[28]_i_1_n_0\,
      CO(3) => \counter2_reg[32]_i_1_n_0\,
      CO(2) => \counter2_reg[32]_i_1_n_1\,
      CO(1) => \counter2_reg[32]_i_1_n_2\,
      CO(0) => \counter2_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[32]_i_1_n_4\,
      O(2) => \counter2_reg[32]_i_1_n_5\,
      O(1) => \counter2_reg[32]_i_1_n_6\,
      O(0) => \counter2_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(35 downto 32)
    );
\counter2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[32]_i_1_n_6\,
      Q => counter2_reg(33),
      R => globalReset
    );
\counter2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[32]_i_1_n_5\,
      Q => counter2_reg(34),
      R => globalReset
    );
\counter2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[32]_i_1_n_4\,
      Q => counter2_reg(35),
      R => globalReset
    );
\counter2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[36]_i_1_n_7\,
      Q => counter2_reg(36),
      R => globalReset
    );
\counter2_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[32]_i_1_n_0\,
      CO(3) => \counter2_reg[36]_i_1_n_0\,
      CO(2) => \counter2_reg[36]_i_1_n_1\,
      CO(1) => \counter2_reg[36]_i_1_n_2\,
      CO(0) => \counter2_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[36]_i_1_n_4\,
      O(2) => \counter2_reg[36]_i_1_n_5\,
      O(1) => \counter2_reg[36]_i_1_n_6\,
      O(0) => \counter2_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(39 downto 36)
    );
\counter2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[36]_i_1_n_6\,
      Q => counter2_reg(37),
      R => globalReset
    );
\counter2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[36]_i_1_n_5\,
      Q => counter2_reg(38),
      R => globalReset
    );
\counter2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[36]_i_1_n_4\,
      Q => counter2_reg(39),
      R => globalReset
    );
\counter2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[0]_i_1_n_4\,
      Q => counter2_reg(3),
      R => globalReset
    );
\counter2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[40]_i_1_n_7\,
      Q => counter2_reg(40),
      R => globalReset
    );
\counter2_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[36]_i_1_n_0\,
      CO(3) => \counter2_reg[40]_i_1_n_0\,
      CO(2) => \counter2_reg[40]_i_1_n_1\,
      CO(1) => \counter2_reg[40]_i_1_n_2\,
      CO(0) => \counter2_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[40]_i_1_n_4\,
      O(2) => \counter2_reg[40]_i_1_n_5\,
      O(1) => \counter2_reg[40]_i_1_n_6\,
      O(0) => \counter2_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(43 downto 40)
    );
\counter2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[40]_i_1_n_6\,
      Q => counter2_reg(41),
      R => globalReset
    );
\counter2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[40]_i_1_n_5\,
      Q => counter2_reg(42),
      R => globalReset
    );
\counter2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[40]_i_1_n_4\,
      Q => counter2_reg(43),
      R => globalReset
    );
\counter2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[44]_i_1_n_7\,
      Q => counter2_reg(44),
      R => globalReset
    );
\counter2_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter2_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter2_reg[44]_i_1_n_1\,
      CO(1) => \counter2_reg[44]_i_1_n_2\,
      CO(0) => \counter2_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[44]_i_1_n_4\,
      O(2) => \counter2_reg[44]_i_1_n_5\,
      O(1) => \counter2_reg[44]_i_1_n_6\,
      O(0) => \counter2_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(47 downto 44)
    );
\counter2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[44]_i_1_n_6\,
      Q => counter2_reg(45),
      R => globalReset
    );
\counter2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[44]_i_1_n_5\,
      Q => counter2_reg(46),
      R => globalReset
    );
\counter2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[44]_i_1_n_4\,
      Q => counter2_reg(47),
      R => globalReset
    );
\counter2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[4]_i_1_n_7\,
      Q => counter2_reg(4),
      R => globalReset
    );
\counter2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[0]_i_1_n_0\,
      CO(3) => \counter2_reg[4]_i_1_n_0\,
      CO(2) => \counter2_reg[4]_i_1_n_1\,
      CO(1) => \counter2_reg[4]_i_1_n_2\,
      CO(0) => \counter2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[4]_i_1_n_4\,
      O(2) => \counter2_reg[4]_i_1_n_5\,
      O(1) => \counter2_reg[4]_i_1_n_6\,
      O(0) => \counter2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(7 downto 4)
    );
\counter2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[4]_i_1_n_6\,
      Q => counter2_reg(5),
      R => globalReset
    );
\counter2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[4]_i_1_n_5\,
      Q => counter2_reg(6),
      R => globalReset
    );
\counter2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[4]_i_1_n_4\,
      Q => counter2_reg(7),
      R => globalReset
    );
\counter2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[8]_i_1_n_7\,
      Q => counter2_reg(8),
      R => globalReset
    );
\counter2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_reg[4]_i_1_n_0\,
      CO(3) => \counter2_reg[8]_i_1_n_0\,
      CO(2) => \counter2_reg[8]_i_1_n_1\,
      CO(1) => \counter2_reg[8]_i_1_n_2\,
      CO(0) => \counter2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter2_reg[8]_i_1_n_4\,
      O(2) => \counter2_reg[8]_i_1_n_5\,
      O(1) => \counter2_reg[8]_i_1_n_6\,
      O(0) => \counter2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(11 downto 8)
    );
\counter2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => gateSync2,
      D => \counter2_reg[8]_i_1_n_6\,
      Q => counter2_reg(9),
      R => globalReset
    );
\counter3[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter3_reg(0),
      O => \counter3[0]_i_2_n_0\
    );
\counter3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[0]_i_1_n_7\,
      Q => counter3_reg(0),
      R => globalReset
    );
\counter3_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter3_reg[0]_i_1_n_0\,
      CO(2) => \counter3_reg[0]_i_1_n_1\,
      CO(1) => \counter3_reg[0]_i_1_n_2\,
      CO(0) => \counter3_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter3_reg[0]_i_1_n_4\,
      O(2) => \counter3_reg[0]_i_1_n_5\,
      O(1) => \counter3_reg[0]_i_1_n_6\,
      O(0) => \counter3_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter3_reg(3 downto 1),
      S(0) => \counter3[0]_i_2_n_0\
    );
\counter3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[8]_i_1_n_5\,
      Q => counter3_reg(10),
      R => globalReset
    );
\counter3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[8]_i_1_n_4\,
      Q => counter3_reg(11),
      R => globalReset
    );
\counter3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[12]_i_1_n_7\,
      Q => counter3_reg(12),
      R => globalReset
    );
\counter3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[8]_i_1_n_0\,
      CO(3) => \counter3_reg[12]_i_1_n_0\,
      CO(2) => \counter3_reg[12]_i_1_n_1\,
      CO(1) => \counter3_reg[12]_i_1_n_2\,
      CO(0) => \counter3_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[12]_i_1_n_4\,
      O(2) => \counter3_reg[12]_i_1_n_5\,
      O(1) => \counter3_reg[12]_i_1_n_6\,
      O(0) => \counter3_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(15 downto 12)
    );
\counter3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[12]_i_1_n_6\,
      Q => counter3_reg(13),
      R => globalReset
    );
\counter3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[12]_i_1_n_5\,
      Q => counter3_reg(14),
      R => globalReset
    );
\counter3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[12]_i_1_n_4\,
      Q => counter3_reg(15),
      R => globalReset
    );
\counter3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[16]_i_1_n_7\,
      Q => counter3_reg(16),
      R => globalReset
    );
\counter3_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[12]_i_1_n_0\,
      CO(3) => \counter3_reg[16]_i_1_n_0\,
      CO(2) => \counter3_reg[16]_i_1_n_1\,
      CO(1) => \counter3_reg[16]_i_1_n_2\,
      CO(0) => \counter3_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[16]_i_1_n_4\,
      O(2) => \counter3_reg[16]_i_1_n_5\,
      O(1) => \counter3_reg[16]_i_1_n_6\,
      O(0) => \counter3_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(19 downto 16)
    );
\counter3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[16]_i_1_n_6\,
      Q => counter3_reg(17),
      R => globalReset
    );
\counter3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[16]_i_1_n_5\,
      Q => counter3_reg(18),
      R => globalReset
    );
\counter3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[16]_i_1_n_4\,
      Q => counter3_reg(19),
      R => globalReset
    );
\counter3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[0]_i_1_n_6\,
      Q => counter3_reg(1),
      R => globalReset
    );
\counter3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[20]_i_1_n_7\,
      Q => counter3_reg(20),
      R => globalReset
    );
\counter3_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[16]_i_1_n_0\,
      CO(3) => \counter3_reg[20]_i_1_n_0\,
      CO(2) => \counter3_reg[20]_i_1_n_1\,
      CO(1) => \counter3_reg[20]_i_1_n_2\,
      CO(0) => \counter3_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[20]_i_1_n_4\,
      O(2) => \counter3_reg[20]_i_1_n_5\,
      O(1) => \counter3_reg[20]_i_1_n_6\,
      O(0) => \counter3_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(23 downto 20)
    );
\counter3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[20]_i_1_n_6\,
      Q => counter3_reg(21),
      R => globalReset
    );
\counter3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[20]_i_1_n_5\,
      Q => counter3_reg(22),
      R => globalReset
    );
\counter3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[20]_i_1_n_4\,
      Q => counter3_reg(23),
      R => globalReset
    );
\counter3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[24]_i_1_n_7\,
      Q => counter3_reg(24),
      R => globalReset
    );
\counter3_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[20]_i_1_n_0\,
      CO(3) => \counter3_reg[24]_i_1_n_0\,
      CO(2) => \counter3_reg[24]_i_1_n_1\,
      CO(1) => \counter3_reg[24]_i_1_n_2\,
      CO(0) => \counter3_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[24]_i_1_n_4\,
      O(2) => \counter3_reg[24]_i_1_n_5\,
      O(1) => \counter3_reg[24]_i_1_n_6\,
      O(0) => \counter3_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(27 downto 24)
    );
\counter3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[24]_i_1_n_6\,
      Q => counter3_reg(25),
      R => globalReset
    );
\counter3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[24]_i_1_n_5\,
      Q => counter3_reg(26),
      R => globalReset
    );
\counter3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[24]_i_1_n_4\,
      Q => counter3_reg(27),
      R => globalReset
    );
\counter3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[28]_i_1_n_7\,
      Q => counter3_reg(28),
      R => globalReset
    );
\counter3_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[24]_i_1_n_0\,
      CO(3) => \counter3_reg[28]_i_1_n_0\,
      CO(2) => \counter3_reg[28]_i_1_n_1\,
      CO(1) => \counter3_reg[28]_i_1_n_2\,
      CO(0) => \counter3_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[28]_i_1_n_4\,
      O(2) => \counter3_reg[28]_i_1_n_5\,
      O(1) => \counter3_reg[28]_i_1_n_6\,
      O(0) => \counter3_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(31 downto 28)
    );
\counter3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[28]_i_1_n_6\,
      Q => counter3_reg(29),
      R => globalReset
    );
\counter3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[0]_i_1_n_5\,
      Q => counter3_reg(2),
      R => globalReset
    );
\counter3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[28]_i_1_n_5\,
      Q => counter3_reg(30),
      R => globalReset
    );
\counter3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[28]_i_1_n_4\,
      Q => counter3_reg(31),
      R => globalReset
    );
\counter3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[32]_i_1_n_7\,
      Q => counter3_reg(32),
      R => globalReset
    );
\counter3_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[28]_i_1_n_0\,
      CO(3) => \counter3_reg[32]_i_1_n_0\,
      CO(2) => \counter3_reg[32]_i_1_n_1\,
      CO(1) => \counter3_reg[32]_i_1_n_2\,
      CO(0) => \counter3_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[32]_i_1_n_4\,
      O(2) => \counter3_reg[32]_i_1_n_5\,
      O(1) => \counter3_reg[32]_i_1_n_6\,
      O(0) => \counter3_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(35 downto 32)
    );
\counter3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[32]_i_1_n_6\,
      Q => counter3_reg(33),
      R => globalReset
    );
\counter3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[32]_i_1_n_5\,
      Q => counter3_reg(34),
      R => globalReset
    );
\counter3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[32]_i_1_n_4\,
      Q => counter3_reg(35),
      R => globalReset
    );
\counter3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[36]_i_1_n_7\,
      Q => counter3_reg(36),
      R => globalReset
    );
\counter3_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[32]_i_1_n_0\,
      CO(3) => \counter3_reg[36]_i_1_n_0\,
      CO(2) => \counter3_reg[36]_i_1_n_1\,
      CO(1) => \counter3_reg[36]_i_1_n_2\,
      CO(0) => \counter3_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[36]_i_1_n_4\,
      O(2) => \counter3_reg[36]_i_1_n_5\,
      O(1) => \counter3_reg[36]_i_1_n_6\,
      O(0) => \counter3_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(39 downto 36)
    );
\counter3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[36]_i_1_n_6\,
      Q => counter3_reg(37),
      R => globalReset
    );
\counter3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[36]_i_1_n_5\,
      Q => counter3_reg(38),
      R => globalReset
    );
\counter3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[36]_i_1_n_4\,
      Q => counter3_reg(39),
      R => globalReset
    );
\counter3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[0]_i_1_n_4\,
      Q => counter3_reg(3),
      R => globalReset
    );
\counter3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[40]_i_1_n_7\,
      Q => counter3_reg(40),
      R => globalReset
    );
\counter3_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[36]_i_1_n_0\,
      CO(3) => \counter3_reg[40]_i_1_n_0\,
      CO(2) => \counter3_reg[40]_i_1_n_1\,
      CO(1) => \counter3_reg[40]_i_1_n_2\,
      CO(0) => \counter3_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[40]_i_1_n_4\,
      O(2) => \counter3_reg[40]_i_1_n_5\,
      O(1) => \counter3_reg[40]_i_1_n_6\,
      O(0) => \counter3_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(43 downto 40)
    );
\counter3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[40]_i_1_n_6\,
      Q => counter3_reg(41),
      R => globalReset
    );
\counter3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[40]_i_1_n_5\,
      Q => counter3_reg(42),
      R => globalReset
    );
\counter3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[40]_i_1_n_4\,
      Q => counter3_reg(43),
      R => globalReset
    );
\counter3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[44]_i_1_n_7\,
      Q => counter3_reg(44),
      R => globalReset
    );
\counter3_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter3_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter3_reg[44]_i_1_n_1\,
      CO(1) => \counter3_reg[44]_i_1_n_2\,
      CO(0) => \counter3_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[44]_i_1_n_4\,
      O(2) => \counter3_reg[44]_i_1_n_5\,
      O(1) => \counter3_reg[44]_i_1_n_6\,
      O(0) => \counter3_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(47 downto 44)
    );
\counter3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[44]_i_1_n_6\,
      Q => counter3_reg(45),
      R => globalReset
    );
\counter3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[44]_i_1_n_5\,
      Q => counter3_reg(46),
      R => globalReset
    );
\counter3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[44]_i_1_n_4\,
      Q => counter3_reg(47),
      R => globalReset
    );
\counter3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[4]_i_1_n_7\,
      Q => counter3_reg(4),
      R => globalReset
    );
\counter3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[0]_i_1_n_0\,
      CO(3) => \counter3_reg[4]_i_1_n_0\,
      CO(2) => \counter3_reg[4]_i_1_n_1\,
      CO(1) => \counter3_reg[4]_i_1_n_2\,
      CO(0) => \counter3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[4]_i_1_n_4\,
      O(2) => \counter3_reg[4]_i_1_n_5\,
      O(1) => \counter3_reg[4]_i_1_n_6\,
      O(0) => \counter3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(7 downto 4)
    );
\counter3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[4]_i_1_n_6\,
      Q => counter3_reg(5),
      R => globalReset
    );
\counter3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[4]_i_1_n_5\,
      Q => counter3_reg(6),
      R => globalReset
    );
\counter3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[4]_i_1_n_4\,
      Q => counter3_reg(7),
      R => globalReset
    );
\counter3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[8]_i_1_n_7\,
      Q => counter3_reg(8),
      R => globalReset
    );
\counter3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter3_reg[4]_i_1_n_0\,
      CO(3) => \counter3_reg[8]_i_1_n_0\,
      CO(2) => \counter3_reg[8]_i_1_n_1\,
      CO(1) => \counter3_reg[8]_i_1_n_2\,
      CO(0) => \counter3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter3_reg[8]_i_1_n_4\,
      O(2) => \counter3_reg[8]_i_1_n_5\,
      O(1) => \counter3_reg[8]_i_1_n_6\,
      O(0) => \counter3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(11 downto 8)
    );
\counter3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => gateSync3,
      D => \counter3_reg[8]_i_1_n_6\,
      Q => counter3_reg(9),
      R => globalReset
    );
\counter4[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter4_reg(0),
      O => \counter4[0]_i_2_n_0\
    );
\counter4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[0]_i_1_n_7\,
      Q => counter4_reg(0),
      R => globalReset
    );
\counter4_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter4_reg[0]_i_1_n_0\,
      CO(2) => \counter4_reg[0]_i_1_n_1\,
      CO(1) => \counter4_reg[0]_i_1_n_2\,
      CO(0) => \counter4_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter4_reg[0]_i_1_n_4\,
      O(2) => \counter4_reg[0]_i_1_n_5\,
      O(1) => \counter4_reg[0]_i_1_n_6\,
      O(0) => \counter4_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter4_reg(3 downto 1),
      S(0) => \counter4[0]_i_2_n_0\
    );
\counter4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[8]_i_1_n_5\,
      Q => counter4_reg(10),
      R => globalReset
    );
\counter4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[8]_i_1_n_4\,
      Q => counter4_reg(11),
      R => globalReset
    );
\counter4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[12]_i_1_n_7\,
      Q => counter4_reg(12),
      R => globalReset
    );
\counter4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[8]_i_1_n_0\,
      CO(3) => \counter4_reg[12]_i_1_n_0\,
      CO(2) => \counter4_reg[12]_i_1_n_1\,
      CO(1) => \counter4_reg[12]_i_1_n_2\,
      CO(0) => \counter4_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[12]_i_1_n_4\,
      O(2) => \counter4_reg[12]_i_1_n_5\,
      O(1) => \counter4_reg[12]_i_1_n_6\,
      O(0) => \counter4_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(15 downto 12)
    );
\counter4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[12]_i_1_n_6\,
      Q => counter4_reg(13),
      R => globalReset
    );
\counter4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[12]_i_1_n_5\,
      Q => counter4_reg(14),
      R => globalReset
    );
\counter4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[12]_i_1_n_4\,
      Q => counter4_reg(15),
      R => globalReset
    );
\counter4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[16]_i_1_n_7\,
      Q => counter4_reg(16),
      R => globalReset
    );
\counter4_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[12]_i_1_n_0\,
      CO(3) => \counter4_reg[16]_i_1_n_0\,
      CO(2) => \counter4_reg[16]_i_1_n_1\,
      CO(1) => \counter4_reg[16]_i_1_n_2\,
      CO(0) => \counter4_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[16]_i_1_n_4\,
      O(2) => \counter4_reg[16]_i_1_n_5\,
      O(1) => \counter4_reg[16]_i_1_n_6\,
      O(0) => \counter4_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(19 downto 16)
    );
\counter4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[16]_i_1_n_6\,
      Q => counter4_reg(17),
      R => globalReset
    );
\counter4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[16]_i_1_n_5\,
      Q => counter4_reg(18),
      R => globalReset
    );
\counter4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[16]_i_1_n_4\,
      Q => counter4_reg(19),
      R => globalReset
    );
\counter4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[0]_i_1_n_6\,
      Q => counter4_reg(1),
      R => globalReset
    );
\counter4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[20]_i_1_n_7\,
      Q => counter4_reg(20),
      R => globalReset
    );
\counter4_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[16]_i_1_n_0\,
      CO(3) => \counter4_reg[20]_i_1_n_0\,
      CO(2) => \counter4_reg[20]_i_1_n_1\,
      CO(1) => \counter4_reg[20]_i_1_n_2\,
      CO(0) => \counter4_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[20]_i_1_n_4\,
      O(2) => \counter4_reg[20]_i_1_n_5\,
      O(1) => \counter4_reg[20]_i_1_n_6\,
      O(0) => \counter4_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(23 downto 20)
    );
\counter4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[20]_i_1_n_6\,
      Q => counter4_reg(21),
      R => globalReset
    );
\counter4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[20]_i_1_n_5\,
      Q => counter4_reg(22),
      R => globalReset
    );
\counter4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[20]_i_1_n_4\,
      Q => counter4_reg(23),
      R => globalReset
    );
\counter4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[24]_i_1_n_7\,
      Q => counter4_reg(24),
      R => globalReset
    );
\counter4_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[20]_i_1_n_0\,
      CO(3) => \counter4_reg[24]_i_1_n_0\,
      CO(2) => \counter4_reg[24]_i_1_n_1\,
      CO(1) => \counter4_reg[24]_i_1_n_2\,
      CO(0) => \counter4_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[24]_i_1_n_4\,
      O(2) => \counter4_reg[24]_i_1_n_5\,
      O(1) => \counter4_reg[24]_i_1_n_6\,
      O(0) => \counter4_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(27 downto 24)
    );
\counter4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[24]_i_1_n_6\,
      Q => counter4_reg(25),
      R => globalReset
    );
\counter4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[24]_i_1_n_5\,
      Q => counter4_reg(26),
      R => globalReset
    );
\counter4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[24]_i_1_n_4\,
      Q => counter4_reg(27),
      R => globalReset
    );
\counter4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[28]_i_1_n_7\,
      Q => counter4_reg(28),
      R => globalReset
    );
\counter4_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[24]_i_1_n_0\,
      CO(3) => \counter4_reg[28]_i_1_n_0\,
      CO(2) => \counter4_reg[28]_i_1_n_1\,
      CO(1) => \counter4_reg[28]_i_1_n_2\,
      CO(0) => \counter4_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[28]_i_1_n_4\,
      O(2) => \counter4_reg[28]_i_1_n_5\,
      O(1) => \counter4_reg[28]_i_1_n_6\,
      O(0) => \counter4_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(31 downto 28)
    );
\counter4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[28]_i_1_n_6\,
      Q => counter4_reg(29),
      R => globalReset
    );
\counter4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[0]_i_1_n_5\,
      Q => counter4_reg(2),
      R => globalReset
    );
\counter4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[28]_i_1_n_5\,
      Q => counter4_reg(30),
      R => globalReset
    );
\counter4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[28]_i_1_n_4\,
      Q => counter4_reg(31),
      R => globalReset
    );
\counter4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[32]_i_1_n_7\,
      Q => counter4_reg(32),
      R => globalReset
    );
\counter4_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[28]_i_1_n_0\,
      CO(3) => \counter4_reg[32]_i_1_n_0\,
      CO(2) => \counter4_reg[32]_i_1_n_1\,
      CO(1) => \counter4_reg[32]_i_1_n_2\,
      CO(0) => \counter4_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[32]_i_1_n_4\,
      O(2) => \counter4_reg[32]_i_1_n_5\,
      O(1) => \counter4_reg[32]_i_1_n_6\,
      O(0) => \counter4_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(35 downto 32)
    );
\counter4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[32]_i_1_n_6\,
      Q => counter4_reg(33),
      R => globalReset
    );
\counter4_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[32]_i_1_n_5\,
      Q => counter4_reg(34),
      R => globalReset
    );
\counter4_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[32]_i_1_n_4\,
      Q => counter4_reg(35),
      R => globalReset
    );
\counter4_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[36]_i_1_n_7\,
      Q => counter4_reg(36),
      R => globalReset
    );
\counter4_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[32]_i_1_n_0\,
      CO(3) => \counter4_reg[36]_i_1_n_0\,
      CO(2) => \counter4_reg[36]_i_1_n_1\,
      CO(1) => \counter4_reg[36]_i_1_n_2\,
      CO(0) => \counter4_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[36]_i_1_n_4\,
      O(2) => \counter4_reg[36]_i_1_n_5\,
      O(1) => \counter4_reg[36]_i_1_n_6\,
      O(0) => \counter4_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(39 downto 36)
    );
\counter4_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[36]_i_1_n_6\,
      Q => counter4_reg(37),
      R => globalReset
    );
\counter4_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[36]_i_1_n_5\,
      Q => counter4_reg(38),
      R => globalReset
    );
\counter4_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[36]_i_1_n_4\,
      Q => counter4_reg(39),
      R => globalReset
    );
\counter4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[0]_i_1_n_4\,
      Q => counter4_reg(3),
      R => globalReset
    );
\counter4_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[40]_i_1_n_7\,
      Q => counter4_reg(40),
      R => globalReset
    );
\counter4_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[36]_i_1_n_0\,
      CO(3) => \counter4_reg[40]_i_1_n_0\,
      CO(2) => \counter4_reg[40]_i_1_n_1\,
      CO(1) => \counter4_reg[40]_i_1_n_2\,
      CO(0) => \counter4_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[40]_i_1_n_4\,
      O(2) => \counter4_reg[40]_i_1_n_5\,
      O(1) => \counter4_reg[40]_i_1_n_6\,
      O(0) => \counter4_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(43 downto 40)
    );
\counter4_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[40]_i_1_n_6\,
      Q => counter4_reg(41),
      R => globalReset
    );
\counter4_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[40]_i_1_n_5\,
      Q => counter4_reg(42),
      R => globalReset
    );
\counter4_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[40]_i_1_n_4\,
      Q => counter4_reg(43),
      R => globalReset
    );
\counter4_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[44]_i_1_n_7\,
      Q => counter4_reg(44),
      R => globalReset
    );
\counter4_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter4_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter4_reg[44]_i_1_n_1\,
      CO(1) => \counter4_reg[44]_i_1_n_2\,
      CO(0) => \counter4_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[44]_i_1_n_4\,
      O(2) => \counter4_reg[44]_i_1_n_5\,
      O(1) => \counter4_reg[44]_i_1_n_6\,
      O(0) => \counter4_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(47 downto 44)
    );
\counter4_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[44]_i_1_n_6\,
      Q => counter4_reg(45),
      R => globalReset
    );
\counter4_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[44]_i_1_n_5\,
      Q => counter4_reg(46),
      R => globalReset
    );
\counter4_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[44]_i_1_n_4\,
      Q => counter4_reg(47),
      R => globalReset
    );
\counter4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[4]_i_1_n_7\,
      Q => counter4_reg(4),
      R => globalReset
    );
\counter4_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[0]_i_1_n_0\,
      CO(3) => \counter4_reg[4]_i_1_n_0\,
      CO(2) => \counter4_reg[4]_i_1_n_1\,
      CO(1) => \counter4_reg[4]_i_1_n_2\,
      CO(0) => \counter4_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[4]_i_1_n_4\,
      O(2) => \counter4_reg[4]_i_1_n_5\,
      O(1) => \counter4_reg[4]_i_1_n_6\,
      O(0) => \counter4_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(7 downto 4)
    );
\counter4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[4]_i_1_n_6\,
      Q => counter4_reg(5),
      R => globalReset
    );
\counter4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[4]_i_1_n_5\,
      Q => counter4_reg(6),
      R => globalReset
    );
\counter4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[4]_i_1_n_4\,
      Q => counter4_reg(7),
      R => globalReset
    );
\counter4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[8]_i_1_n_7\,
      Q => counter4_reg(8),
      R => globalReset
    );
\counter4_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter4_reg[4]_i_1_n_0\,
      CO(3) => \counter4_reg[8]_i_1_n_0\,
      CO(2) => \counter4_reg[8]_i_1_n_1\,
      CO(1) => \counter4_reg[8]_i_1_n_2\,
      CO(0) => \counter4_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter4_reg[8]_i_1_n_4\,
      O(2) => \counter4_reg[8]_i_1_n_5\,
      O(1) => \counter4_reg[8]_i_1_n_6\,
      O(0) => \counter4_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(11 downto 8)
    );
\counter4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => gateSync4,
      D => \counter4_reg[8]_i_1_n_6\,
      Q => counter4_reg(9),
      R => globalReset
    );
\counter5[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter5_reg(0),
      O => \counter5[0]_i_2_n_0\
    );
\counter5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[0]_i_1_n_7\,
      Q => counter5_reg(0),
      R => globalReset
    );
\counter5_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter5_reg[0]_i_1_n_0\,
      CO(2) => \counter5_reg[0]_i_1_n_1\,
      CO(1) => \counter5_reg[0]_i_1_n_2\,
      CO(0) => \counter5_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter5_reg[0]_i_1_n_4\,
      O(2) => \counter5_reg[0]_i_1_n_5\,
      O(1) => \counter5_reg[0]_i_1_n_6\,
      O(0) => \counter5_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter5_reg(3 downto 1),
      S(0) => \counter5[0]_i_2_n_0\
    );
\counter5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[8]_i_1_n_5\,
      Q => counter5_reg(10),
      R => globalReset
    );
\counter5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[8]_i_1_n_4\,
      Q => counter5_reg(11),
      R => globalReset
    );
\counter5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[12]_i_1_n_7\,
      Q => counter5_reg(12),
      R => globalReset
    );
\counter5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[8]_i_1_n_0\,
      CO(3) => \counter5_reg[12]_i_1_n_0\,
      CO(2) => \counter5_reg[12]_i_1_n_1\,
      CO(1) => \counter5_reg[12]_i_1_n_2\,
      CO(0) => \counter5_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[12]_i_1_n_4\,
      O(2) => \counter5_reg[12]_i_1_n_5\,
      O(1) => \counter5_reg[12]_i_1_n_6\,
      O(0) => \counter5_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(15 downto 12)
    );
\counter5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[12]_i_1_n_6\,
      Q => counter5_reg(13),
      R => globalReset
    );
\counter5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[12]_i_1_n_5\,
      Q => counter5_reg(14),
      R => globalReset
    );
\counter5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[12]_i_1_n_4\,
      Q => counter5_reg(15),
      R => globalReset
    );
\counter5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[16]_i_1_n_7\,
      Q => counter5_reg(16),
      R => globalReset
    );
\counter5_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[12]_i_1_n_0\,
      CO(3) => \counter5_reg[16]_i_1_n_0\,
      CO(2) => \counter5_reg[16]_i_1_n_1\,
      CO(1) => \counter5_reg[16]_i_1_n_2\,
      CO(0) => \counter5_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[16]_i_1_n_4\,
      O(2) => \counter5_reg[16]_i_1_n_5\,
      O(1) => \counter5_reg[16]_i_1_n_6\,
      O(0) => \counter5_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(19 downto 16)
    );
\counter5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[16]_i_1_n_6\,
      Q => counter5_reg(17),
      R => globalReset
    );
\counter5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[16]_i_1_n_5\,
      Q => counter5_reg(18),
      R => globalReset
    );
\counter5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[16]_i_1_n_4\,
      Q => counter5_reg(19),
      R => globalReset
    );
\counter5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[0]_i_1_n_6\,
      Q => counter5_reg(1),
      R => globalReset
    );
\counter5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[20]_i_1_n_7\,
      Q => counter5_reg(20),
      R => globalReset
    );
\counter5_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[16]_i_1_n_0\,
      CO(3) => \counter5_reg[20]_i_1_n_0\,
      CO(2) => \counter5_reg[20]_i_1_n_1\,
      CO(1) => \counter5_reg[20]_i_1_n_2\,
      CO(0) => \counter5_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[20]_i_1_n_4\,
      O(2) => \counter5_reg[20]_i_1_n_5\,
      O(1) => \counter5_reg[20]_i_1_n_6\,
      O(0) => \counter5_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(23 downto 20)
    );
\counter5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[20]_i_1_n_6\,
      Q => counter5_reg(21),
      R => globalReset
    );
\counter5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[20]_i_1_n_5\,
      Q => counter5_reg(22),
      R => globalReset
    );
\counter5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[20]_i_1_n_4\,
      Q => counter5_reg(23),
      R => globalReset
    );
\counter5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[24]_i_1_n_7\,
      Q => counter5_reg(24),
      R => globalReset
    );
\counter5_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[20]_i_1_n_0\,
      CO(3) => \counter5_reg[24]_i_1_n_0\,
      CO(2) => \counter5_reg[24]_i_1_n_1\,
      CO(1) => \counter5_reg[24]_i_1_n_2\,
      CO(0) => \counter5_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[24]_i_1_n_4\,
      O(2) => \counter5_reg[24]_i_1_n_5\,
      O(1) => \counter5_reg[24]_i_1_n_6\,
      O(0) => \counter5_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(27 downto 24)
    );
\counter5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[24]_i_1_n_6\,
      Q => counter5_reg(25),
      R => globalReset
    );
\counter5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[24]_i_1_n_5\,
      Q => counter5_reg(26),
      R => globalReset
    );
\counter5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[24]_i_1_n_4\,
      Q => counter5_reg(27),
      R => globalReset
    );
\counter5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[28]_i_1_n_7\,
      Q => counter5_reg(28),
      R => globalReset
    );
\counter5_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[24]_i_1_n_0\,
      CO(3) => \counter5_reg[28]_i_1_n_0\,
      CO(2) => \counter5_reg[28]_i_1_n_1\,
      CO(1) => \counter5_reg[28]_i_1_n_2\,
      CO(0) => \counter5_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[28]_i_1_n_4\,
      O(2) => \counter5_reg[28]_i_1_n_5\,
      O(1) => \counter5_reg[28]_i_1_n_6\,
      O(0) => \counter5_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(31 downto 28)
    );
\counter5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[28]_i_1_n_6\,
      Q => counter5_reg(29),
      R => globalReset
    );
\counter5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[0]_i_1_n_5\,
      Q => counter5_reg(2),
      R => globalReset
    );
\counter5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[28]_i_1_n_5\,
      Q => counter5_reg(30),
      R => globalReset
    );
\counter5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[28]_i_1_n_4\,
      Q => counter5_reg(31),
      R => globalReset
    );
\counter5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[32]_i_1_n_7\,
      Q => counter5_reg(32),
      R => globalReset
    );
\counter5_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[28]_i_1_n_0\,
      CO(3) => \counter5_reg[32]_i_1_n_0\,
      CO(2) => \counter5_reg[32]_i_1_n_1\,
      CO(1) => \counter5_reg[32]_i_1_n_2\,
      CO(0) => \counter5_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[32]_i_1_n_4\,
      O(2) => \counter5_reg[32]_i_1_n_5\,
      O(1) => \counter5_reg[32]_i_1_n_6\,
      O(0) => \counter5_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(35 downto 32)
    );
\counter5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[32]_i_1_n_6\,
      Q => counter5_reg(33),
      R => globalReset
    );
\counter5_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[32]_i_1_n_5\,
      Q => counter5_reg(34),
      R => globalReset
    );
\counter5_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[32]_i_1_n_4\,
      Q => counter5_reg(35),
      R => globalReset
    );
\counter5_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[36]_i_1_n_7\,
      Q => counter5_reg(36),
      R => globalReset
    );
\counter5_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[32]_i_1_n_0\,
      CO(3) => \counter5_reg[36]_i_1_n_0\,
      CO(2) => \counter5_reg[36]_i_1_n_1\,
      CO(1) => \counter5_reg[36]_i_1_n_2\,
      CO(0) => \counter5_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[36]_i_1_n_4\,
      O(2) => \counter5_reg[36]_i_1_n_5\,
      O(1) => \counter5_reg[36]_i_1_n_6\,
      O(0) => \counter5_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(39 downto 36)
    );
\counter5_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[36]_i_1_n_6\,
      Q => counter5_reg(37),
      R => globalReset
    );
\counter5_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[36]_i_1_n_5\,
      Q => counter5_reg(38),
      R => globalReset
    );
\counter5_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[36]_i_1_n_4\,
      Q => counter5_reg(39),
      R => globalReset
    );
\counter5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[0]_i_1_n_4\,
      Q => counter5_reg(3),
      R => globalReset
    );
\counter5_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[40]_i_1_n_7\,
      Q => counter5_reg(40),
      R => globalReset
    );
\counter5_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[36]_i_1_n_0\,
      CO(3) => \counter5_reg[40]_i_1_n_0\,
      CO(2) => \counter5_reg[40]_i_1_n_1\,
      CO(1) => \counter5_reg[40]_i_1_n_2\,
      CO(0) => \counter5_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[40]_i_1_n_4\,
      O(2) => \counter5_reg[40]_i_1_n_5\,
      O(1) => \counter5_reg[40]_i_1_n_6\,
      O(0) => \counter5_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(43 downto 40)
    );
\counter5_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[40]_i_1_n_6\,
      Q => counter5_reg(41),
      R => globalReset
    );
\counter5_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[40]_i_1_n_5\,
      Q => counter5_reg(42),
      R => globalReset
    );
\counter5_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[40]_i_1_n_4\,
      Q => counter5_reg(43),
      R => globalReset
    );
\counter5_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[44]_i_1_n_7\,
      Q => counter5_reg(44),
      R => globalReset
    );
\counter5_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter5_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter5_reg[44]_i_1_n_1\,
      CO(1) => \counter5_reg[44]_i_1_n_2\,
      CO(0) => \counter5_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[44]_i_1_n_4\,
      O(2) => \counter5_reg[44]_i_1_n_5\,
      O(1) => \counter5_reg[44]_i_1_n_6\,
      O(0) => \counter5_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(47 downto 44)
    );
\counter5_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[44]_i_1_n_6\,
      Q => counter5_reg(45),
      R => globalReset
    );
\counter5_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[44]_i_1_n_5\,
      Q => counter5_reg(46),
      R => globalReset
    );
\counter5_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[44]_i_1_n_4\,
      Q => counter5_reg(47),
      R => globalReset
    );
\counter5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[4]_i_1_n_7\,
      Q => counter5_reg(4),
      R => globalReset
    );
\counter5_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[0]_i_1_n_0\,
      CO(3) => \counter5_reg[4]_i_1_n_0\,
      CO(2) => \counter5_reg[4]_i_1_n_1\,
      CO(1) => \counter5_reg[4]_i_1_n_2\,
      CO(0) => \counter5_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[4]_i_1_n_4\,
      O(2) => \counter5_reg[4]_i_1_n_5\,
      O(1) => \counter5_reg[4]_i_1_n_6\,
      O(0) => \counter5_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(7 downto 4)
    );
\counter5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[4]_i_1_n_6\,
      Q => counter5_reg(5),
      R => globalReset
    );
\counter5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[4]_i_1_n_5\,
      Q => counter5_reg(6),
      R => globalReset
    );
\counter5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[4]_i_1_n_4\,
      Q => counter5_reg(7),
      R => globalReset
    );
\counter5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[8]_i_1_n_7\,
      Q => counter5_reg(8),
      R => globalReset
    );
\counter5_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter5_reg[4]_i_1_n_0\,
      CO(3) => \counter5_reg[8]_i_1_n_0\,
      CO(2) => \counter5_reg[8]_i_1_n_1\,
      CO(1) => \counter5_reg[8]_i_1_n_2\,
      CO(0) => \counter5_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter5_reg[8]_i_1_n_4\,
      O(2) => \counter5_reg[8]_i_1_n_5\,
      O(1) => \counter5_reg[8]_i_1_n_6\,
      O(0) => \counter5_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(11 downto 8)
    );
\counter5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => gateSync5,
      D => \counter5_reg[8]_i_1_n_6\,
      Q => counter5_reg(9),
      R => globalReset
    );
\counter6[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter6_reg(0),
      O => \counter6[0]_i_2_n_0\
    );
\counter6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[0]_i_1_n_7\,
      Q => counter6_reg(0),
      R => globalReset
    );
\counter6_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter6_reg[0]_i_1_n_0\,
      CO(2) => \counter6_reg[0]_i_1_n_1\,
      CO(1) => \counter6_reg[0]_i_1_n_2\,
      CO(0) => \counter6_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter6_reg[0]_i_1_n_4\,
      O(2) => \counter6_reg[0]_i_1_n_5\,
      O(1) => \counter6_reg[0]_i_1_n_6\,
      O(0) => \counter6_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter6_reg(3 downto 1),
      S(0) => \counter6[0]_i_2_n_0\
    );
\counter6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[8]_i_1_n_5\,
      Q => counter6_reg(10),
      R => globalReset
    );
\counter6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[8]_i_1_n_4\,
      Q => counter6_reg(11),
      R => globalReset
    );
\counter6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[12]_i_1_n_7\,
      Q => counter6_reg(12),
      R => globalReset
    );
\counter6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[8]_i_1_n_0\,
      CO(3) => \counter6_reg[12]_i_1_n_0\,
      CO(2) => \counter6_reg[12]_i_1_n_1\,
      CO(1) => \counter6_reg[12]_i_1_n_2\,
      CO(0) => \counter6_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[12]_i_1_n_4\,
      O(2) => \counter6_reg[12]_i_1_n_5\,
      O(1) => \counter6_reg[12]_i_1_n_6\,
      O(0) => \counter6_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(15 downto 12)
    );
\counter6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[12]_i_1_n_6\,
      Q => counter6_reg(13),
      R => globalReset
    );
\counter6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[12]_i_1_n_5\,
      Q => counter6_reg(14),
      R => globalReset
    );
\counter6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[12]_i_1_n_4\,
      Q => counter6_reg(15),
      R => globalReset
    );
\counter6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[16]_i_1_n_7\,
      Q => counter6_reg(16),
      R => globalReset
    );
\counter6_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[12]_i_1_n_0\,
      CO(3) => \counter6_reg[16]_i_1_n_0\,
      CO(2) => \counter6_reg[16]_i_1_n_1\,
      CO(1) => \counter6_reg[16]_i_1_n_2\,
      CO(0) => \counter6_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[16]_i_1_n_4\,
      O(2) => \counter6_reg[16]_i_1_n_5\,
      O(1) => \counter6_reg[16]_i_1_n_6\,
      O(0) => \counter6_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(19 downto 16)
    );
\counter6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[16]_i_1_n_6\,
      Q => counter6_reg(17),
      R => globalReset
    );
\counter6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[16]_i_1_n_5\,
      Q => counter6_reg(18),
      R => globalReset
    );
\counter6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[16]_i_1_n_4\,
      Q => counter6_reg(19),
      R => globalReset
    );
\counter6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[0]_i_1_n_6\,
      Q => counter6_reg(1),
      R => globalReset
    );
\counter6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[20]_i_1_n_7\,
      Q => counter6_reg(20),
      R => globalReset
    );
\counter6_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[16]_i_1_n_0\,
      CO(3) => \counter6_reg[20]_i_1_n_0\,
      CO(2) => \counter6_reg[20]_i_1_n_1\,
      CO(1) => \counter6_reg[20]_i_1_n_2\,
      CO(0) => \counter6_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[20]_i_1_n_4\,
      O(2) => \counter6_reg[20]_i_1_n_5\,
      O(1) => \counter6_reg[20]_i_1_n_6\,
      O(0) => \counter6_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(23 downto 20)
    );
\counter6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[20]_i_1_n_6\,
      Q => counter6_reg(21),
      R => globalReset
    );
\counter6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[20]_i_1_n_5\,
      Q => counter6_reg(22),
      R => globalReset
    );
\counter6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[20]_i_1_n_4\,
      Q => counter6_reg(23),
      R => globalReset
    );
\counter6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[24]_i_1_n_7\,
      Q => counter6_reg(24),
      R => globalReset
    );
\counter6_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[20]_i_1_n_0\,
      CO(3) => \counter6_reg[24]_i_1_n_0\,
      CO(2) => \counter6_reg[24]_i_1_n_1\,
      CO(1) => \counter6_reg[24]_i_1_n_2\,
      CO(0) => \counter6_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[24]_i_1_n_4\,
      O(2) => \counter6_reg[24]_i_1_n_5\,
      O(1) => \counter6_reg[24]_i_1_n_6\,
      O(0) => \counter6_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(27 downto 24)
    );
\counter6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[24]_i_1_n_6\,
      Q => counter6_reg(25),
      R => globalReset
    );
\counter6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[24]_i_1_n_5\,
      Q => counter6_reg(26),
      R => globalReset
    );
\counter6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[24]_i_1_n_4\,
      Q => counter6_reg(27),
      R => globalReset
    );
\counter6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[28]_i_1_n_7\,
      Q => counter6_reg(28),
      R => globalReset
    );
\counter6_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[24]_i_1_n_0\,
      CO(3) => \counter6_reg[28]_i_1_n_0\,
      CO(2) => \counter6_reg[28]_i_1_n_1\,
      CO(1) => \counter6_reg[28]_i_1_n_2\,
      CO(0) => \counter6_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[28]_i_1_n_4\,
      O(2) => \counter6_reg[28]_i_1_n_5\,
      O(1) => \counter6_reg[28]_i_1_n_6\,
      O(0) => \counter6_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(31 downto 28)
    );
\counter6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[28]_i_1_n_6\,
      Q => counter6_reg(29),
      R => globalReset
    );
\counter6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[0]_i_1_n_5\,
      Q => counter6_reg(2),
      R => globalReset
    );
\counter6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[28]_i_1_n_5\,
      Q => counter6_reg(30),
      R => globalReset
    );
\counter6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[28]_i_1_n_4\,
      Q => counter6_reg(31),
      R => globalReset
    );
\counter6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[32]_i_1_n_7\,
      Q => counter6_reg(32),
      R => globalReset
    );
\counter6_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[28]_i_1_n_0\,
      CO(3) => \counter6_reg[32]_i_1_n_0\,
      CO(2) => \counter6_reg[32]_i_1_n_1\,
      CO(1) => \counter6_reg[32]_i_1_n_2\,
      CO(0) => \counter6_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[32]_i_1_n_4\,
      O(2) => \counter6_reg[32]_i_1_n_5\,
      O(1) => \counter6_reg[32]_i_1_n_6\,
      O(0) => \counter6_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(35 downto 32)
    );
\counter6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[32]_i_1_n_6\,
      Q => counter6_reg(33),
      R => globalReset
    );
\counter6_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[32]_i_1_n_5\,
      Q => counter6_reg(34),
      R => globalReset
    );
\counter6_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[32]_i_1_n_4\,
      Q => counter6_reg(35),
      R => globalReset
    );
\counter6_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[36]_i_1_n_7\,
      Q => counter6_reg(36),
      R => globalReset
    );
\counter6_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[32]_i_1_n_0\,
      CO(3) => \counter6_reg[36]_i_1_n_0\,
      CO(2) => \counter6_reg[36]_i_1_n_1\,
      CO(1) => \counter6_reg[36]_i_1_n_2\,
      CO(0) => \counter6_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[36]_i_1_n_4\,
      O(2) => \counter6_reg[36]_i_1_n_5\,
      O(1) => \counter6_reg[36]_i_1_n_6\,
      O(0) => \counter6_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(39 downto 36)
    );
\counter6_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[36]_i_1_n_6\,
      Q => counter6_reg(37),
      R => globalReset
    );
\counter6_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[36]_i_1_n_5\,
      Q => counter6_reg(38),
      R => globalReset
    );
\counter6_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[36]_i_1_n_4\,
      Q => counter6_reg(39),
      R => globalReset
    );
\counter6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[0]_i_1_n_4\,
      Q => counter6_reg(3),
      R => globalReset
    );
\counter6_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[40]_i_1_n_7\,
      Q => counter6_reg(40),
      R => globalReset
    );
\counter6_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[36]_i_1_n_0\,
      CO(3) => \counter6_reg[40]_i_1_n_0\,
      CO(2) => \counter6_reg[40]_i_1_n_1\,
      CO(1) => \counter6_reg[40]_i_1_n_2\,
      CO(0) => \counter6_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[40]_i_1_n_4\,
      O(2) => \counter6_reg[40]_i_1_n_5\,
      O(1) => \counter6_reg[40]_i_1_n_6\,
      O(0) => \counter6_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(43 downto 40)
    );
\counter6_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[40]_i_1_n_6\,
      Q => counter6_reg(41),
      R => globalReset
    );
\counter6_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[40]_i_1_n_5\,
      Q => counter6_reg(42),
      R => globalReset
    );
\counter6_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[40]_i_1_n_4\,
      Q => counter6_reg(43),
      R => globalReset
    );
\counter6_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[44]_i_1_n_7\,
      Q => counter6_reg(44),
      R => globalReset
    );
\counter6_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter6_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter6_reg[44]_i_1_n_1\,
      CO(1) => \counter6_reg[44]_i_1_n_2\,
      CO(0) => \counter6_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[44]_i_1_n_4\,
      O(2) => \counter6_reg[44]_i_1_n_5\,
      O(1) => \counter6_reg[44]_i_1_n_6\,
      O(0) => \counter6_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(47 downto 44)
    );
\counter6_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[44]_i_1_n_6\,
      Q => counter6_reg(45),
      R => globalReset
    );
\counter6_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[44]_i_1_n_5\,
      Q => counter6_reg(46),
      R => globalReset
    );
\counter6_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[44]_i_1_n_4\,
      Q => counter6_reg(47),
      R => globalReset
    );
\counter6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[4]_i_1_n_7\,
      Q => counter6_reg(4),
      R => globalReset
    );
\counter6_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[0]_i_1_n_0\,
      CO(3) => \counter6_reg[4]_i_1_n_0\,
      CO(2) => \counter6_reg[4]_i_1_n_1\,
      CO(1) => \counter6_reg[4]_i_1_n_2\,
      CO(0) => \counter6_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[4]_i_1_n_4\,
      O(2) => \counter6_reg[4]_i_1_n_5\,
      O(1) => \counter6_reg[4]_i_1_n_6\,
      O(0) => \counter6_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(7 downto 4)
    );
\counter6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[4]_i_1_n_6\,
      Q => counter6_reg(5),
      R => globalReset
    );
\counter6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[4]_i_1_n_5\,
      Q => counter6_reg(6),
      R => globalReset
    );
\counter6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[4]_i_1_n_4\,
      Q => counter6_reg(7),
      R => globalReset
    );
\counter6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[8]_i_1_n_7\,
      Q => counter6_reg(8),
      R => globalReset
    );
\counter6_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter6_reg[4]_i_1_n_0\,
      CO(3) => \counter6_reg[8]_i_1_n_0\,
      CO(2) => \counter6_reg[8]_i_1_n_1\,
      CO(1) => \counter6_reg[8]_i_1_n_2\,
      CO(0) => \counter6_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter6_reg[8]_i_1_n_4\,
      O(2) => \counter6_reg[8]_i_1_n_5\,
      O(1) => \counter6_reg[8]_i_1_n_6\,
      O(0) => \counter6_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(11 downto 8)
    );
\counter6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => gateSync6,
      D => \counter6_reg[8]_i_1_n_6\,
      Q => counter6_reg(9),
      R => globalReset
    );
\counter7[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter7_reg(0),
      O => \counter7[0]_i_2_n_0\
    );
\counter7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[0]_i_1_n_7\,
      Q => counter7_reg(0),
      R => globalReset
    );
\counter7_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter7_reg[0]_i_1_n_0\,
      CO(2) => \counter7_reg[0]_i_1_n_1\,
      CO(1) => \counter7_reg[0]_i_1_n_2\,
      CO(0) => \counter7_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter7_reg[0]_i_1_n_4\,
      O(2) => \counter7_reg[0]_i_1_n_5\,
      O(1) => \counter7_reg[0]_i_1_n_6\,
      O(0) => \counter7_reg[0]_i_1_n_7\,
      S(3 downto 1) => counter7_reg(3 downto 1),
      S(0) => \counter7[0]_i_2_n_0\
    );
\counter7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[8]_i_1_n_5\,
      Q => counter7_reg(10),
      R => globalReset
    );
\counter7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[8]_i_1_n_4\,
      Q => counter7_reg(11),
      R => globalReset
    );
\counter7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[12]_i_1_n_7\,
      Q => counter7_reg(12),
      R => globalReset
    );
\counter7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[8]_i_1_n_0\,
      CO(3) => \counter7_reg[12]_i_1_n_0\,
      CO(2) => \counter7_reg[12]_i_1_n_1\,
      CO(1) => \counter7_reg[12]_i_1_n_2\,
      CO(0) => \counter7_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[12]_i_1_n_4\,
      O(2) => \counter7_reg[12]_i_1_n_5\,
      O(1) => \counter7_reg[12]_i_1_n_6\,
      O(0) => \counter7_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(15 downto 12)
    );
\counter7_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[12]_i_1_n_6\,
      Q => counter7_reg(13),
      R => globalReset
    );
\counter7_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[12]_i_1_n_5\,
      Q => counter7_reg(14),
      R => globalReset
    );
\counter7_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[12]_i_1_n_4\,
      Q => counter7_reg(15),
      R => globalReset
    );
\counter7_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[16]_i_1_n_7\,
      Q => counter7_reg(16),
      R => globalReset
    );
\counter7_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[12]_i_1_n_0\,
      CO(3) => \counter7_reg[16]_i_1_n_0\,
      CO(2) => \counter7_reg[16]_i_1_n_1\,
      CO(1) => \counter7_reg[16]_i_1_n_2\,
      CO(0) => \counter7_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[16]_i_1_n_4\,
      O(2) => \counter7_reg[16]_i_1_n_5\,
      O(1) => \counter7_reg[16]_i_1_n_6\,
      O(0) => \counter7_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(19 downto 16)
    );
\counter7_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[16]_i_1_n_6\,
      Q => counter7_reg(17),
      R => globalReset
    );
\counter7_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[16]_i_1_n_5\,
      Q => counter7_reg(18),
      R => globalReset
    );
\counter7_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[16]_i_1_n_4\,
      Q => counter7_reg(19),
      R => globalReset
    );
\counter7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[0]_i_1_n_6\,
      Q => counter7_reg(1),
      R => globalReset
    );
\counter7_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[20]_i_1_n_7\,
      Q => counter7_reg(20),
      R => globalReset
    );
\counter7_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[16]_i_1_n_0\,
      CO(3) => \counter7_reg[20]_i_1_n_0\,
      CO(2) => \counter7_reg[20]_i_1_n_1\,
      CO(1) => \counter7_reg[20]_i_1_n_2\,
      CO(0) => \counter7_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[20]_i_1_n_4\,
      O(2) => \counter7_reg[20]_i_1_n_5\,
      O(1) => \counter7_reg[20]_i_1_n_6\,
      O(0) => \counter7_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(23 downto 20)
    );
\counter7_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[20]_i_1_n_6\,
      Q => counter7_reg(21),
      R => globalReset
    );
\counter7_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[20]_i_1_n_5\,
      Q => counter7_reg(22),
      R => globalReset
    );
\counter7_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[20]_i_1_n_4\,
      Q => counter7_reg(23),
      R => globalReset
    );
\counter7_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[24]_i_1_n_7\,
      Q => counter7_reg(24),
      R => globalReset
    );
\counter7_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[20]_i_1_n_0\,
      CO(3) => \counter7_reg[24]_i_1_n_0\,
      CO(2) => \counter7_reg[24]_i_1_n_1\,
      CO(1) => \counter7_reg[24]_i_1_n_2\,
      CO(0) => \counter7_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[24]_i_1_n_4\,
      O(2) => \counter7_reg[24]_i_1_n_5\,
      O(1) => \counter7_reg[24]_i_1_n_6\,
      O(0) => \counter7_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(27 downto 24)
    );
\counter7_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[24]_i_1_n_6\,
      Q => counter7_reg(25),
      R => globalReset
    );
\counter7_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[24]_i_1_n_5\,
      Q => counter7_reg(26),
      R => globalReset
    );
\counter7_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[24]_i_1_n_4\,
      Q => counter7_reg(27),
      R => globalReset
    );
\counter7_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[28]_i_1_n_7\,
      Q => counter7_reg(28),
      R => globalReset
    );
\counter7_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[24]_i_1_n_0\,
      CO(3) => \counter7_reg[28]_i_1_n_0\,
      CO(2) => \counter7_reg[28]_i_1_n_1\,
      CO(1) => \counter7_reg[28]_i_1_n_2\,
      CO(0) => \counter7_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[28]_i_1_n_4\,
      O(2) => \counter7_reg[28]_i_1_n_5\,
      O(1) => \counter7_reg[28]_i_1_n_6\,
      O(0) => \counter7_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(31 downto 28)
    );
\counter7_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[28]_i_1_n_6\,
      Q => counter7_reg(29),
      R => globalReset
    );
\counter7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[0]_i_1_n_5\,
      Q => counter7_reg(2),
      R => globalReset
    );
\counter7_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[28]_i_1_n_5\,
      Q => counter7_reg(30),
      R => globalReset
    );
\counter7_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[28]_i_1_n_4\,
      Q => counter7_reg(31),
      R => globalReset
    );
\counter7_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[32]_i_1_n_7\,
      Q => counter7_reg(32),
      R => globalReset
    );
\counter7_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[28]_i_1_n_0\,
      CO(3) => \counter7_reg[32]_i_1_n_0\,
      CO(2) => \counter7_reg[32]_i_1_n_1\,
      CO(1) => \counter7_reg[32]_i_1_n_2\,
      CO(0) => \counter7_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[32]_i_1_n_4\,
      O(2) => \counter7_reg[32]_i_1_n_5\,
      O(1) => \counter7_reg[32]_i_1_n_6\,
      O(0) => \counter7_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(35 downto 32)
    );
\counter7_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[32]_i_1_n_6\,
      Q => counter7_reg(33),
      R => globalReset
    );
\counter7_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[32]_i_1_n_5\,
      Q => counter7_reg(34),
      R => globalReset
    );
\counter7_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[32]_i_1_n_4\,
      Q => counter7_reg(35),
      R => globalReset
    );
\counter7_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[36]_i_1_n_7\,
      Q => counter7_reg(36),
      R => globalReset
    );
\counter7_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[32]_i_1_n_0\,
      CO(3) => \counter7_reg[36]_i_1_n_0\,
      CO(2) => \counter7_reg[36]_i_1_n_1\,
      CO(1) => \counter7_reg[36]_i_1_n_2\,
      CO(0) => \counter7_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[36]_i_1_n_4\,
      O(2) => \counter7_reg[36]_i_1_n_5\,
      O(1) => \counter7_reg[36]_i_1_n_6\,
      O(0) => \counter7_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(39 downto 36)
    );
\counter7_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[36]_i_1_n_6\,
      Q => counter7_reg(37),
      R => globalReset
    );
\counter7_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[36]_i_1_n_5\,
      Q => counter7_reg(38),
      R => globalReset
    );
\counter7_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[36]_i_1_n_4\,
      Q => counter7_reg(39),
      R => globalReset
    );
\counter7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[0]_i_1_n_4\,
      Q => counter7_reg(3),
      R => globalReset
    );
\counter7_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[40]_i_1_n_7\,
      Q => counter7_reg(40),
      R => globalReset
    );
\counter7_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[36]_i_1_n_0\,
      CO(3) => \counter7_reg[40]_i_1_n_0\,
      CO(2) => \counter7_reg[40]_i_1_n_1\,
      CO(1) => \counter7_reg[40]_i_1_n_2\,
      CO(0) => \counter7_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[40]_i_1_n_4\,
      O(2) => \counter7_reg[40]_i_1_n_5\,
      O(1) => \counter7_reg[40]_i_1_n_6\,
      O(0) => \counter7_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(43 downto 40)
    );
\counter7_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[40]_i_1_n_6\,
      Q => counter7_reg(41),
      R => globalReset
    );
\counter7_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[40]_i_1_n_5\,
      Q => counter7_reg(42),
      R => globalReset
    );
\counter7_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[40]_i_1_n_4\,
      Q => counter7_reg(43),
      R => globalReset
    );
\counter7_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[44]_i_1_n_7\,
      Q => counter7_reg(44),
      R => globalReset
    );
\counter7_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[40]_i_1_n_0\,
      CO(3) => \NLW_counter7_reg[44]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter7_reg[44]_i_1_n_1\,
      CO(1) => \counter7_reg[44]_i_1_n_2\,
      CO(0) => \counter7_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[44]_i_1_n_4\,
      O(2) => \counter7_reg[44]_i_1_n_5\,
      O(1) => \counter7_reg[44]_i_1_n_6\,
      O(0) => \counter7_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(47 downto 44)
    );
\counter7_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[44]_i_1_n_6\,
      Q => counter7_reg(45),
      R => globalReset
    );
\counter7_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[44]_i_1_n_5\,
      Q => counter7_reg(46),
      R => globalReset
    );
\counter7_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[44]_i_1_n_4\,
      Q => counter7_reg(47),
      R => globalReset
    );
\counter7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[4]_i_1_n_7\,
      Q => counter7_reg(4),
      R => globalReset
    );
\counter7_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[0]_i_1_n_0\,
      CO(3) => \counter7_reg[4]_i_1_n_0\,
      CO(2) => \counter7_reg[4]_i_1_n_1\,
      CO(1) => \counter7_reg[4]_i_1_n_2\,
      CO(0) => \counter7_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[4]_i_1_n_4\,
      O(2) => \counter7_reg[4]_i_1_n_5\,
      O(1) => \counter7_reg[4]_i_1_n_6\,
      O(0) => \counter7_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(7 downto 4)
    );
\counter7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[4]_i_1_n_6\,
      Q => counter7_reg(5),
      R => globalReset
    );
\counter7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[4]_i_1_n_5\,
      Q => counter7_reg(6),
      R => globalReset
    );
\counter7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[4]_i_1_n_4\,
      Q => counter7_reg(7),
      R => globalReset
    );
\counter7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[8]_i_1_n_7\,
      Q => counter7_reg(8),
      R => globalReset
    );
\counter7_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter7_reg[4]_i_1_n_0\,
      CO(3) => \counter7_reg[8]_i_1_n_0\,
      CO(2) => \counter7_reg[8]_i_1_n_1\,
      CO(1) => \counter7_reg[8]_i_1_n_2\,
      CO(0) => \counter7_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter7_reg[8]_i_1_n_4\,
      O(2) => \counter7_reg[8]_i_1_n_5\,
      O(1) => \counter7_reg[8]_i_1_n_6\,
      O(0) => \counter7_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(11 downto 8)
    );
\counter7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => gateSync7,
      D => \counter7_reg[8]_i_1_n_6\,
      Q => counter7_reg(9),
      R => globalReset
    );
\data_FPGA2uC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk0,
      CE => '1',
      D => SYNC_GATE_MAP_0_n_2,
      Q => \^data_fpga2uc\(0),
      R => '0'
    );
\data_FPGA2uC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk0,
      CE => '1',
      D => SYNC_GATE_MAP_0_n_1,
      Q => \^data_fpga2uc\(1),
      R => '0'
    );
gateSync0_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => gateSync0,
      Q => gateSync0_old,
      R => '0'
    );
globalReset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => data_uC2FPGA(0),
      Q => globalReset,
      R => '0'
    );
\memAddr0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^memaddr0_out\(0),
      O => \plusOp__0\(0)
    );
\memAddr0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^memaddr0_out\(0),
      I1 => \^memaddr0_out\(1),
      O => \plusOp__0\(1)
    );
\memAddr0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^memaddr0_out\(0),
      I1 => \^memaddr0_out\(1),
      I2 => \^memaddr0_out\(2),
      O => \plusOp__0\(2)
    );
\memAddr0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^memaddr0_out\(1),
      I1 => \^memaddr0_out\(0),
      I2 => \^memaddr0_out\(2),
      I3 => \^memaddr0_out\(3),
      O => \plusOp__0\(3)
    );
\memAddr0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^memaddr0_out\(2),
      I1 => \^memaddr0_out\(0),
      I2 => \^memaddr0_out\(1),
      I3 => \^memaddr0_out\(3),
      I4 => \^memaddr0_out\(4),
      O => \plusOp__0\(4)
    );
\memAddr0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^memaddr0_out\(3),
      I1 => \^memaddr0_out\(1),
      I2 => \^memaddr0_out\(0),
      I3 => \^memaddr0_out\(2),
      I4 => \^memaddr0_out\(4),
      I5 => \^memaddr0_out\(5),
      O => \plusOp__0\(5)
    );
\memAddr0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \memAddr0[7]_i_3_n_0\,
      I1 => \^memaddr0_out\(6),
      O => \plusOp__0\(6)
    );
\memAddr0[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \memAddr0[7]_i_3_n_0\,
      I1 => \^memaddr0_out\(6),
      I2 => \^memaddr0_out\(7),
      O => \plusOp__0\(7)
    );
\memAddr0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^memaddr0_out\(5),
      I1 => \^memaddr0_out\(3),
      I2 => \^memaddr0_out\(1),
      I3 => \^memaddr0_out\(0),
      I4 => \^memaddr0_out\(2),
      I5 => \^memaddr0_out\(4),
      O => \memAddr0[7]_i_3_n_0\
    );
\memAddr0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(0),
      Q => \^memaddr0_out\(0),
      R => globalReset
    );
\memAddr0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(1),
      Q => \^memaddr0_out\(1),
      R => globalReset
    );
\memAddr0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(2),
      Q => \^memaddr0_out\(2),
      R => globalReset
    );
\memAddr0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(3),
      Q => \^memaddr0_out\(3),
      R => globalReset
    );
\memAddr0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(4),
      Q => \^memaddr0_out\(4),
      R => globalReset
    );
\memAddr0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(5),
      Q => \^memaddr0_out\(5),
      R => globalReset
    );
\memAddr0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(6),
      Q => \^memaddr0_out\(6),
      R => globalReset
    );
\memAddr0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \plusOp__0\(7),
      Q => \^memaddr0_out\(7),
      R => globalReset
    );
\memAddr1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^memaddr1_out\(0),
      O => \plusOp__1\(0)
    );
\memAddr1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^memaddr1_out\(0),
      I1 => \^memaddr1_out\(1),
      O => \plusOp__1\(1)
    );
\memAddr1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^memaddr1_out\(0),
      I1 => \^memaddr1_out\(1),
      I2 => \^memaddr1_out\(2),
      O => \plusOp__1\(2)
    );
\memAddr1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^memaddr1_out\(1),
      I1 => \^memaddr1_out\(0),
      I2 => \^memaddr1_out\(2),
      I3 => \^memaddr1_out\(3),
      O => \plusOp__1\(3)
    );
\memAddr1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^memaddr1_out\(2),
      I1 => \^memaddr1_out\(0),
      I2 => \^memaddr1_out\(1),
      I3 => \^memaddr1_out\(3),
      I4 => \^memaddr1_out\(4),
      O => \plusOp__1\(4)
    );
\memAddr1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^memaddr1_out\(3),
      I1 => \^memaddr1_out\(1),
      I2 => \^memaddr1_out\(0),
      I3 => \^memaddr1_out\(2),
      I4 => \^memaddr1_out\(4),
      I5 => \^memaddr1_out\(5),
      O => \plusOp__1\(5)
    );
\memAddr1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \memAddr1[7]_i_3_n_0\,
      I1 => \^memaddr1_out\(6),
      O => \plusOp__1\(6)
    );
\memAddr1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \memAddr1[7]_i_3_n_0\,
      I1 => \^memaddr1_out\(6),
      I2 => \^memaddr1_out\(7),
      O => \plusOp__1\(7)
    );
\memAddr1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^memaddr1_out\(5),
      I1 => \^memaddr1_out\(3),
      I2 => \^memaddr1_out\(1),
      I3 => \^memaddr1_out\(0),
      I4 => \^memaddr1_out\(2),
      I5 => \^memaddr1_out\(4),
      O => \memAddr1[7]_i_3_n_0\
    );
\memAddr1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(0),
      Q => \^memaddr1_out\(0),
      R => globalReset
    );
\memAddr1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(1),
      Q => \^memaddr1_out\(1),
      R => globalReset
    );
\memAddr1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(2),
      Q => \^memaddr1_out\(2),
      R => globalReset
    );
\memAddr1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(3),
      Q => \^memaddr1_out\(3),
      R => globalReset
    );
\memAddr1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(4),
      Q => \^memaddr1_out\(4),
      R => globalReset
    );
\memAddr1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(5),
      Q => \^memaddr1_out\(5),
      R => globalReset
    );
\memAddr1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(6),
      Q => \^memaddr1_out\(6),
      R => globalReset
    );
\memAddr1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \plusOp__1\(7),
      Q => \^memaddr1_out\(7),
      R => globalReset
    );
\memAddr2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^memaddr2_out\(0),
      O => \plusOp__2\(0)
    );
\memAddr2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^memaddr2_out\(0),
      I1 => \^memaddr2_out\(1),
      O => \plusOp__2\(1)
    );
\memAddr2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^memaddr2_out\(0),
      I1 => \^memaddr2_out\(1),
      I2 => \^memaddr2_out\(2),
      O => \plusOp__2\(2)
    );
\memAddr2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^memaddr2_out\(1),
      I1 => \^memaddr2_out\(0),
      I2 => \^memaddr2_out\(2),
      I3 => \^memaddr2_out\(3),
      O => \plusOp__2\(3)
    );
\memAddr2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^memaddr2_out\(2),
      I1 => \^memaddr2_out\(0),
      I2 => \^memaddr2_out\(1),
      I3 => \^memaddr2_out\(3),
      I4 => \^memaddr2_out\(4),
      O => \plusOp__2\(4)
    );
\memAddr2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^memaddr2_out\(3),
      I1 => \^memaddr2_out\(1),
      I2 => \^memaddr2_out\(0),
      I3 => \^memaddr2_out\(2),
      I4 => \^memaddr2_out\(4),
      I5 => \^memaddr2_out\(5),
      O => \plusOp__2\(5)
    );
\memAddr2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \memAddr2[7]_i_3_n_0\,
      I1 => \^memaddr2_out\(6),
      O => \plusOp__2\(6)
    );
\memAddr2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \memAddr2[7]_i_3_n_0\,
      I1 => \^memaddr2_out\(6),
      I2 => \^memaddr2_out\(7),
      O => \plusOp__2\(7)
    );
\memAddr2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^memaddr2_out\(5),
      I1 => \^memaddr2_out\(3),
      I2 => \^memaddr2_out\(1),
      I3 => \^memaddr2_out\(0),
      I4 => \^memaddr2_out\(2),
      I5 => \^memaddr2_out\(4),
      O => \memAddr2[7]_i_3_n_0\
    );
\memAddr2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(0),
      Q => \^memaddr2_out\(0),
      R => globalReset
    );
\memAddr2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(1),
      Q => \^memaddr2_out\(1),
      R => globalReset
    );
\memAddr2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(2),
      Q => \^memaddr2_out\(2),
      R => globalReset
    );
\memAddr2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(3),
      Q => \^memaddr2_out\(3),
      R => globalReset
    );
\memAddr2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(4),
      Q => \^memaddr2_out\(4),
      R => globalReset
    );
\memAddr2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(5),
      Q => \^memaddr2_out\(5),
      R => globalReset
    );
\memAddr2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(6),
      Q => \^memaddr2_out\(6),
      R => globalReset
    );
\memAddr2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \plusOp__2\(7),
      Q => \^memaddr2_out\(7),
      R => globalReset
    );
\memAddr3[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^memaddr3_out\(0),
      O => \plusOp__3\(0)
    );
\memAddr3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^memaddr3_out\(0),
      I1 => \^memaddr3_out\(1),
      O => \plusOp__3\(1)
    );
\memAddr3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^memaddr3_out\(0),
      I1 => \^memaddr3_out\(1),
      I2 => \^memaddr3_out\(2),
      O => \plusOp__3\(2)
    );
\memAddr3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^memaddr3_out\(1),
      I1 => \^memaddr3_out\(0),
      I2 => \^memaddr3_out\(2),
      I3 => \^memaddr3_out\(3),
      O => \plusOp__3\(3)
    );
\memAddr3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^memaddr3_out\(2),
      I1 => \^memaddr3_out\(0),
      I2 => \^memaddr3_out\(1),
      I3 => \^memaddr3_out\(3),
      I4 => \^memaddr3_out\(4),
      O => \plusOp__3\(4)
    );
\memAddr3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^memaddr3_out\(3),
      I1 => \^memaddr3_out\(1),
      I2 => \^memaddr3_out\(0),
      I3 => \^memaddr3_out\(2),
      I4 => \^memaddr3_out\(4),
      I5 => \^memaddr3_out\(5),
      O => \plusOp__3\(5)
    );
\memAddr3[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \memAddr3[7]_i_3_n_0\,
      I1 => \^memaddr3_out\(6),
      O => \plusOp__3\(6)
    );
\memAddr3[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \memAddr3[7]_i_3_n_0\,
      I1 => \^memaddr3_out\(6),
      I2 => \^memaddr3_out\(7),
      O => \plusOp__3\(7)
    );
\memAddr3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^memaddr3_out\(5),
      I1 => \^memaddr3_out\(3),
      I2 => \^memaddr3_out\(1),
      I3 => \^memaddr3_out\(0),
      I4 => \^memaddr3_out\(2),
      I5 => \^memaddr3_out\(4),
      O => \memAddr3[7]_i_3_n_0\
    );
\memAddr3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(0),
      Q => \^memaddr3_out\(0),
      R => globalReset
    );
\memAddr3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(1),
      Q => \^memaddr3_out\(1),
      R => globalReset
    );
\memAddr3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(2),
      Q => \^memaddr3_out\(2),
      R => globalReset
    );
\memAddr3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(3),
      Q => \^memaddr3_out\(3),
      R => globalReset
    );
\memAddr3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(4),
      Q => \^memaddr3_out\(4),
      R => globalReset
    );
\memAddr3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(5),
      Q => \^memaddr3_out\(5),
      R => globalReset
    );
\memAddr3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(6),
      Q => \^memaddr3_out\(6),
      R => globalReset
    );
\memAddr3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \plusOp__3\(7),
      Q => \^memaddr3_out\(7),
      R => globalReset
    );
\pin0Event0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter0_reg(0),
      O => \pin0Event0[0]_i_1_n_0\
    );
\pin0Event0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0[0]_i_1_n_0\,
      Q => \pin0Event0_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[12]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[12]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[12]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[12]_i_1_n_4\,
      O(2) => \pin0Event0_reg[12]_i_1_n_5\,
      O(1) => \pin0Event0_reg[12]_i_1_n_6\,
      O(0) => \pin0Event0_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(12 downto 9)
    );
\pin0Event0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[16]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[16]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[16]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[16]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event0_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[16]_i_1_n_4\,
      O(2) => \pin0Event0_reg[16]_i_1_n_5\,
      O(1) => \pin0Event0_reg[16]_i_1_n_6\,
      O(0) => \pin0Event0_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(16 downto 13)
    );
\pin0Event0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[20]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[20]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[20]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[4]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[20]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event0_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[20]_i_1_n_4\,
      O(2) => \pin0Event0_reg[20]_i_1_n_5\,
      O(1) => \pin0Event0_reg[20]_i_1_n_6\,
      O(0) => \pin0Event0_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(20 downto 17)
    );
\pin0Event0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[24]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[24]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[24]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[24]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[24]_i_1_n_4\,
      O(2) => \pin0Event0_reg[24]_i_1_n_5\,
      O(1) => \pin0Event0_reg[24]_i_1_n_6\,
      O(0) => \pin0Event0_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(24 downto 21)
    );
\pin0Event0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[28]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[28]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[28]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[28]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event0_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[28]_i_1_n_4\,
      O(2) => \pin0Event0_reg[28]_i_1_n_5\,
      O(1) => \pin0Event0_reg[28]_i_1_n_6\,
      O(0) => \pin0Event0_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(28 downto 25)
    );
\pin0Event0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[32]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[4]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[32]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[32]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[32]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event0_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[32]_i_1_n_4\,
      O(2) => \pin0Event0_reg[32]_i_1_n_5\,
      O(1) => \pin0Event0_reg[32]_i_1_n_6\,
      O(0) => \pin0Event0_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(32 downto 29)
    );
\pin0Event0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[36]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[36]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[36]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[36]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event0_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[36]_i_1_n_4\,
      O(2) => \pin0Event0_reg[36]_i_1_n_5\,
      O(1) => \pin0Event0_reg[36]_i_1_n_6\,
      O(0) => \pin0Event0_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(36 downto 33)
    );
\pin0Event0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[40]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[40]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[40]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[4]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[40]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event0_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[40]_i_1_n_4\,
      O(2) => \pin0Event0_reg[40]_i_1_n_5\,
      O(1) => \pin0Event0_reg[40]_i_1_n_6\,
      O(0) => \pin0Event0_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(40 downto 37)
    );
\pin0Event0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[44]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event0_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[44]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event0_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[44]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event0_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[44]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event0_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[44]_i_1_n_4\,
      O(2) => \pin0Event0_reg[44]_i_1_n_5\,
      O(1) => \pin0Event0_reg[44]_i_1_n_6\,
      O(0) => \pin0Event0_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(44 downto 41)
    );
\pin0Event0_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[47]_i_2_n_7\,
      Q => \pin0Event0_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event0_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[47]_i_2_n_6\,
      Q => \pin0Event0_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event0_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[47]_i_2_n_5\,
      Q => \pin0Event0_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event0_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event0_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event0_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event0_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event0_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2) => \pin0Event0_reg[47]_i_2_n_5\,
      O(1) => \pin0Event0_reg[47]_i_2_n_6\,
      O(0) => \pin0Event0_reg[47]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter0_reg(47 downto 45)
    );
\pin0Event0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[4]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event0_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event0_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[4]_i_1_n_3\,
      CYINIT => counter0_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[4]_i_1_n_4\,
      O(2) => \pin0Event0_reg[4]_i_1_n_5\,
      O(1) => \pin0Event0_reg[4]_i_1_n_6\,
      O(0) => \pin0Event0_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(4 downto 1)
    );
\pin0Event0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[8]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[8]_i_1_n_6\,
      Q => \pin0Event0_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[8]_i_1_n_5\,
      Q => \pin0Event0_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[8]_i_1_n_4\,
      Q => \pin0Event0_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event0_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event0_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event0_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event0_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event0_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event0_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event0_reg[8]_i_1_n_4\,
      O(2) => \pin0Event0_reg[8]_i_1_n_5\,
      O(1) => \pin0Event0_reg[8]_i_1_n_6\,
      O(0) => \pin0Event0_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter0_reg(8 downto 5)
    );
\pin0Event0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin0Event0,
      D => \pin0Event0_reg[12]_i_1_n_7\,
      Q => \pin0Event0_reg_n_0_[9]\,
      R => globalReset
    );
\pin0Event1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter1_reg(0),
      O => plusOp(0)
    );
\pin0Event1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(0),
      Q => \pin0Event1_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(10),
      Q => \pin0Event1_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(11),
      Q => \pin0Event1_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(12),
      Q => \pin0Event1_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => counter1_reg(12 downto 9)
    );
\pin0Event1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(13),
      Q => \pin0Event1_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(14),
      Q => \pin0Event1_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(15),
      Q => \pin0Event1_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(16),
      Q => \pin0Event1_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => counter1_reg(16 downto 13)
    );
\pin0Event1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(17),
      Q => \pin0Event1_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(18),
      Q => \pin0Event1_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(19),
      Q => \pin0Event1_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(1),
      Q => \pin0Event1_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(20),
      Q => \pin0Event1_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event1_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => counter1_reg(20 downto 17)
    );
\pin0Event1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(21),
      Q => \pin0Event1_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(22),
      Q => \pin0Event1_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(23),
      Q => \pin0Event1_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(24),
      Q => \pin0Event1_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3 downto 0) => counter1_reg(24 downto 21)
    );
\pin0Event1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(25),
      Q => \pin0Event1_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(26),
      Q => \pin0Event1_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(27),
      Q => \pin0Event1_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(28),
      Q => \pin0Event1_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event1_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3 downto 0) => counter1_reg(28 downto 25)
    );
\pin0Event1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(29),
      Q => \pin0Event1_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(2),
      Q => \pin0Event1_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(30),
      Q => \pin0Event1_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(31),
      Q => \pin0Event1_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(32),
      Q => \pin0Event1_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event1_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(32 downto 29),
      S(3 downto 0) => counter1_reg(32 downto 29)
    );
\pin0Event1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(33),
      Q => \pin0Event1_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(34),
      Q => \pin0Event1_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(35),
      Q => \pin0Event1_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(36),
      Q => \pin0Event1_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event1_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(36 downto 33),
      S(3 downto 0) => counter1_reg(36 downto 33)
    );
\pin0Event1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(37),
      Q => \pin0Event1_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(38),
      Q => \pin0Event1_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(39),
      Q => \pin0Event1_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(3),
      Q => \pin0Event1_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(40),
      Q => \pin0Event1_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event1_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(40 downto 37),
      S(3 downto 0) => counter1_reg(40 downto 37)
    );
\pin0Event1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(41),
      Q => \pin0Event1_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(42),
      Q => \pin0Event1_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(43),
      Q => \pin0Event1_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(44),
      Q => \pin0Event1_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event1_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(44 downto 41),
      S(3 downto 0) => counter1_reg(44 downto 41)
    );
\pin0Event1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(45),
      Q => \pin0Event1_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(46),
      Q => \pin0Event1_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(47),
      Q => \pin0Event1_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event1_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event1_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event1_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event1_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event1_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(47 downto 45),
      S(3) => '0',
      S(2 downto 0) => counter1_reg(47 downto 45)
    );
\pin0Event1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(4),
      Q => \pin0Event1_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event1_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[4]_i_1_n_3\,
      CYINIT => counter1_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => counter1_reg(4 downto 1)
    );
\pin0Event1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(5),
      Q => \pin0Event1_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(6),
      Q => \pin0Event1_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(7),
      Q => \pin0Event1_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(8),
      Q => \pin0Event1_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event1_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event1_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event1_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event1_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => counter1_reg(8 downto 5)
    );
\pin0Event1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin0Event1,
      D => plusOp(9),
      Q => \pin0Event1_reg_n_0_[9]\,
      R => globalReset
    );
\pin0Event2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_reg(0),
      O => \pin0Event2[0]_i_1_n_0\
    );
\pin0Event2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2[0]_i_1_n_0\,
      Q => \pin0Event2_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[12]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[12]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[12]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[12]_i_1_n_4\,
      O(2) => \pin0Event2_reg[12]_i_1_n_5\,
      O(1) => \pin0Event2_reg[12]_i_1_n_6\,
      O(0) => \pin0Event2_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(12 downto 9)
    );
\pin0Event2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[16]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[16]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[16]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[16]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event2_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[16]_i_1_n_4\,
      O(2) => \pin0Event2_reg[16]_i_1_n_5\,
      O(1) => \pin0Event2_reg[16]_i_1_n_6\,
      O(0) => \pin0Event2_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(16 downto 13)
    );
\pin0Event2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[20]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[20]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[20]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[4]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[20]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event2_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[20]_i_1_n_4\,
      O(2) => \pin0Event2_reg[20]_i_1_n_5\,
      O(1) => \pin0Event2_reg[20]_i_1_n_6\,
      O(0) => \pin0Event2_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(20 downto 17)
    );
\pin0Event2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[24]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[24]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[24]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[24]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event2_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[24]_i_1_n_4\,
      O(2) => \pin0Event2_reg[24]_i_1_n_5\,
      O(1) => \pin0Event2_reg[24]_i_1_n_6\,
      O(0) => \pin0Event2_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(24 downto 21)
    );
\pin0Event2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[28]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[28]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[28]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[28]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event2_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[28]_i_1_n_4\,
      O(2) => \pin0Event2_reg[28]_i_1_n_5\,
      O(1) => \pin0Event2_reg[28]_i_1_n_6\,
      O(0) => \pin0Event2_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(28 downto 25)
    );
\pin0Event2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[32]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[4]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[32]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[32]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[32]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event2_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[32]_i_1_n_4\,
      O(2) => \pin0Event2_reg[32]_i_1_n_5\,
      O(1) => \pin0Event2_reg[32]_i_1_n_6\,
      O(0) => \pin0Event2_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(32 downto 29)
    );
\pin0Event2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[36]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[36]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[36]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[36]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event2_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[36]_i_1_n_4\,
      O(2) => \pin0Event2_reg[36]_i_1_n_5\,
      O(1) => \pin0Event2_reg[36]_i_1_n_6\,
      O(0) => \pin0Event2_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(36 downto 33)
    );
\pin0Event2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[40]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[40]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[40]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[4]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[40]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event2_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[40]_i_1_n_4\,
      O(2) => \pin0Event2_reg[40]_i_1_n_5\,
      O(1) => \pin0Event2_reg[40]_i_1_n_6\,
      O(0) => \pin0Event2_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(40 downto 37)
    );
\pin0Event2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[44]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[44]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[44]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[44]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event2_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[44]_i_1_n_4\,
      O(2) => \pin0Event2_reg[44]_i_1_n_5\,
      O(1) => \pin0Event2_reg[44]_i_1_n_6\,
      O(0) => \pin0Event2_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(44 downto 41)
    );
\pin0Event2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[47]_i_2_n_7\,
      Q => \pin0Event2_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[47]_i_2_n_6\,
      Q => \pin0Event2_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[47]_i_2_n_5\,
      Q => \pin0Event2_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event2_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event2_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event2_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event2_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event2_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2) => \pin0Event2_reg[47]_i_2_n_5\,
      O(1) => \pin0Event2_reg[47]_i_2_n_6\,
      O(0) => \pin0Event2_reg[47]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter2_reg(47 downto 45)
    );
\pin0Event2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[4]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event2_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[4]_i_1_n_3\,
      CYINIT => counter2_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[4]_i_1_n_4\,
      O(2) => \pin0Event2_reg[4]_i_1_n_5\,
      O(1) => \pin0Event2_reg[4]_i_1_n_6\,
      O(0) => \pin0Event2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(4 downto 1)
    );
\pin0Event2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[8]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[8]_i_1_n_6\,
      Q => \pin0Event2_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[8]_i_1_n_5\,
      Q => \pin0Event2_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[8]_i_1_n_4\,
      Q => \pin0Event2_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event2_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event2_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event2_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event2_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event2_reg[8]_i_1_n_4\,
      O(2) => \pin0Event2_reg[8]_i_1_n_5\,
      O(1) => \pin0Event2_reg[8]_i_1_n_6\,
      O(0) => \pin0Event2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter2_reg(8 downto 5)
    );
\pin0Event2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin0Event2,
      D => \pin0Event2_reg[12]_i_1_n_7\,
      Q => \pin0Event2_reg_n_0_[9]\,
      R => globalReset
    );
\pin0Event3[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter3_reg(0),
      O => \pin0Event3[0]_i_1_n_0\
    );
\pin0Event3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3[0]_i_1_n_0\,
      Q => \pin0Event3_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[12]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[12]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[12]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[12]_i_1_n_4\,
      O(2) => \pin0Event3_reg[12]_i_1_n_5\,
      O(1) => \pin0Event3_reg[12]_i_1_n_6\,
      O(0) => \pin0Event3_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(12 downto 9)
    );
\pin0Event3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[16]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[16]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[16]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[16]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event3_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[16]_i_1_n_4\,
      O(2) => \pin0Event3_reg[16]_i_1_n_5\,
      O(1) => \pin0Event3_reg[16]_i_1_n_6\,
      O(0) => \pin0Event3_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(16 downto 13)
    );
\pin0Event3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[20]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[20]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[20]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[4]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[20]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event3_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[20]_i_1_n_4\,
      O(2) => \pin0Event3_reg[20]_i_1_n_5\,
      O(1) => \pin0Event3_reg[20]_i_1_n_6\,
      O(0) => \pin0Event3_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(20 downto 17)
    );
\pin0Event3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[24]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[24]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[24]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[24]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event3_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[24]_i_1_n_4\,
      O(2) => \pin0Event3_reg[24]_i_1_n_5\,
      O(1) => \pin0Event3_reg[24]_i_1_n_6\,
      O(0) => \pin0Event3_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(24 downto 21)
    );
\pin0Event3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[28]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[28]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[28]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[28]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event3_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[28]_i_1_n_4\,
      O(2) => \pin0Event3_reg[28]_i_1_n_5\,
      O(1) => \pin0Event3_reg[28]_i_1_n_6\,
      O(0) => \pin0Event3_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(28 downto 25)
    );
\pin0Event3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[32]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[4]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[32]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[32]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[32]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event3_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[32]_i_1_n_4\,
      O(2) => \pin0Event3_reg[32]_i_1_n_5\,
      O(1) => \pin0Event3_reg[32]_i_1_n_6\,
      O(0) => \pin0Event3_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(32 downto 29)
    );
\pin0Event3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[36]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[36]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[36]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[36]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event3_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[36]_i_1_n_4\,
      O(2) => \pin0Event3_reg[36]_i_1_n_5\,
      O(1) => \pin0Event3_reg[36]_i_1_n_6\,
      O(0) => \pin0Event3_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(36 downto 33)
    );
\pin0Event3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[40]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[40]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[40]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[4]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[40]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event3_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[40]_i_1_n_4\,
      O(2) => \pin0Event3_reg[40]_i_1_n_5\,
      O(1) => \pin0Event3_reg[40]_i_1_n_6\,
      O(0) => \pin0Event3_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(40 downto 37)
    );
\pin0Event3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[44]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[44]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[44]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[44]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event3_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[44]_i_1_n_4\,
      O(2) => \pin0Event3_reg[44]_i_1_n_5\,
      O(1) => \pin0Event3_reg[44]_i_1_n_6\,
      O(0) => \pin0Event3_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(44 downto 41)
    );
\pin0Event3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[47]_i_2_n_7\,
      Q => \pin0Event3_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[47]_i_2_n_6\,
      Q => \pin0Event3_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[47]_i_2_n_5\,
      Q => \pin0Event3_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event3_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event3_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event3_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event3_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event3_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2) => \pin0Event3_reg[47]_i_2_n_5\,
      O(1) => \pin0Event3_reg[47]_i_2_n_6\,
      O(0) => \pin0Event3_reg[47]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter3_reg(47 downto 45)
    );
\pin0Event3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[4]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event3_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[4]_i_1_n_3\,
      CYINIT => counter3_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[4]_i_1_n_4\,
      O(2) => \pin0Event3_reg[4]_i_1_n_5\,
      O(1) => \pin0Event3_reg[4]_i_1_n_6\,
      O(0) => \pin0Event3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(4 downto 1)
    );
\pin0Event3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[8]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[8]_i_1_n_6\,
      Q => \pin0Event3_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[8]_i_1_n_5\,
      Q => \pin0Event3_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[8]_i_1_n_4\,
      Q => \pin0Event3_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event3_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event3_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event3_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event3_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event3_reg[8]_i_1_n_4\,
      O(2) => \pin0Event3_reg[8]_i_1_n_5\,
      O(1) => \pin0Event3_reg[8]_i_1_n_6\,
      O(0) => \pin0Event3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter3_reg(8 downto 5)
    );
\pin0Event3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin0Event3,
      D => \pin0Event3_reg[12]_i_1_n_7\,
      Q => \pin0Event3_reg_n_0_[9]\,
      R => globalReset
    );
\pin0Event4[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter4_reg(0),
      O => \pin0Event4[0]_i_1_n_0\
    );
\pin0Event4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4[0]_i_1_n_0\,
      Q => \pin0Event4_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[12]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[12]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[12]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[12]_i_1_n_4\,
      O(2) => \pin0Event4_reg[12]_i_1_n_5\,
      O(1) => \pin0Event4_reg[12]_i_1_n_6\,
      O(0) => \pin0Event4_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(12 downto 9)
    );
\pin0Event4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[16]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[16]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[16]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[16]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event4_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[16]_i_1_n_4\,
      O(2) => \pin0Event4_reg[16]_i_1_n_5\,
      O(1) => \pin0Event4_reg[16]_i_1_n_6\,
      O(0) => \pin0Event4_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(16 downto 13)
    );
\pin0Event4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[20]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[20]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[20]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[4]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[20]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event4_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[20]_i_1_n_4\,
      O(2) => \pin0Event4_reg[20]_i_1_n_5\,
      O(1) => \pin0Event4_reg[20]_i_1_n_6\,
      O(0) => \pin0Event4_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(20 downto 17)
    );
\pin0Event4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[24]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[24]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[24]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[24]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event4_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[24]_i_1_n_4\,
      O(2) => \pin0Event4_reg[24]_i_1_n_5\,
      O(1) => \pin0Event4_reg[24]_i_1_n_6\,
      O(0) => \pin0Event4_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(24 downto 21)
    );
\pin0Event4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[28]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[28]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[28]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[28]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event4_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[28]_i_1_n_4\,
      O(2) => \pin0Event4_reg[28]_i_1_n_5\,
      O(1) => \pin0Event4_reg[28]_i_1_n_6\,
      O(0) => \pin0Event4_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(28 downto 25)
    );
\pin0Event4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[32]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[4]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[32]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[32]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[32]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event4_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[32]_i_1_n_4\,
      O(2) => \pin0Event4_reg[32]_i_1_n_5\,
      O(1) => \pin0Event4_reg[32]_i_1_n_6\,
      O(0) => \pin0Event4_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(32 downto 29)
    );
\pin0Event4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[36]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event4_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[36]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event4_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[36]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event4_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[36]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event4_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[36]_i_1_n_4\,
      O(2) => \pin0Event4_reg[36]_i_1_n_5\,
      O(1) => \pin0Event4_reg[36]_i_1_n_6\,
      O(0) => \pin0Event4_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(36 downto 33)
    );
\pin0Event4_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[40]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event4_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[40]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event4_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[40]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[4]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event4_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[40]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event4_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[40]_i_1_n_4\,
      O(2) => \pin0Event4_reg[40]_i_1_n_5\,
      O(1) => \pin0Event4_reg[40]_i_1_n_6\,
      O(0) => \pin0Event4_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(40 downto 37)
    );
\pin0Event4_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[44]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event4_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[44]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event4_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[44]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event4_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[44]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event4_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[44]_i_1_n_4\,
      O(2) => \pin0Event4_reg[44]_i_1_n_5\,
      O(1) => \pin0Event4_reg[44]_i_1_n_6\,
      O(0) => \pin0Event4_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(44 downto 41)
    );
\pin0Event4_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[47]_i_2_n_7\,
      Q => \pin0Event4_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event4_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[47]_i_2_n_6\,
      Q => \pin0Event4_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event4_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[47]_i_2_n_5\,
      Q => \pin0Event4_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event4_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event4_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event4_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event4_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event4_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2) => \pin0Event4_reg[47]_i_2_n_5\,
      O(1) => \pin0Event4_reg[47]_i_2_n_6\,
      O(0) => \pin0Event4_reg[47]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter4_reg(47 downto 45)
    );
\pin0Event4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[4]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event4_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event4_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[4]_i_1_n_3\,
      CYINIT => counter4_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[4]_i_1_n_4\,
      O(2) => \pin0Event4_reg[4]_i_1_n_5\,
      O(1) => \pin0Event4_reg[4]_i_1_n_6\,
      O(0) => \pin0Event4_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(4 downto 1)
    );
\pin0Event4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[8]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[8]_i_1_n_6\,
      Q => \pin0Event4_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[8]_i_1_n_5\,
      Q => \pin0Event4_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[8]_i_1_n_4\,
      Q => \pin0Event4_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event4_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event4_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event4_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event4_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event4_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event4_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event4_reg[8]_i_1_n_4\,
      O(2) => \pin0Event4_reg[8]_i_1_n_5\,
      O(1) => \pin0Event4_reg[8]_i_1_n_6\,
      O(0) => \pin0Event4_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter4_reg(8 downto 5)
    );
\pin0Event4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin0Event4,
      D => \pin0Event4_reg[12]_i_1_n_7\,
      Q => \pin0Event4_reg_n_0_[9]\,
      R => globalReset
    );
\pin0Event5[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter5_reg(0),
      O => \pin0Event5[0]_i_1_n_0\
    );
\pin0Event5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5[0]_i_1_n_0\,
      Q => \pin0Event5_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[12]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[12]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[12]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[12]_i_1_n_4\,
      O(2) => \pin0Event5_reg[12]_i_1_n_5\,
      O(1) => \pin0Event5_reg[12]_i_1_n_6\,
      O(0) => \pin0Event5_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(12 downto 9)
    );
\pin0Event5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[16]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[16]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[16]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[16]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event5_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[16]_i_1_n_4\,
      O(2) => \pin0Event5_reg[16]_i_1_n_5\,
      O(1) => \pin0Event5_reg[16]_i_1_n_6\,
      O(0) => \pin0Event5_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(16 downto 13)
    );
\pin0Event5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[20]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[20]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[20]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[4]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[20]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event5_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[20]_i_1_n_4\,
      O(2) => \pin0Event5_reg[20]_i_1_n_5\,
      O(1) => \pin0Event5_reg[20]_i_1_n_6\,
      O(0) => \pin0Event5_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(20 downto 17)
    );
\pin0Event5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[24]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[24]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[24]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[24]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event5_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[24]_i_1_n_4\,
      O(2) => \pin0Event5_reg[24]_i_1_n_5\,
      O(1) => \pin0Event5_reg[24]_i_1_n_6\,
      O(0) => \pin0Event5_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(24 downto 21)
    );
\pin0Event5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[28]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[28]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[28]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[28]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event5_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[28]_i_1_n_4\,
      O(2) => \pin0Event5_reg[28]_i_1_n_5\,
      O(1) => \pin0Event5_reg[28]_i_1_n_6\,
      O(0) => \pin0Event5_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(28 downto 25)
    );
\pin0Event5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[32]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[4]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[32]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[32]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[32]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event5_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[32]_i_1_n_4\,
      O(2) => \pin0Event5_reg[32]_i_1_n_5\,
      O(1) => \pin0Event5_reg[32]_i_1_n_6\,
      O(0) => \pin0Event5_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(32 downto 29)
    );
\pin0Event5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[36]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event5_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[36]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event5_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[36]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event5_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[36]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event5_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[36]_i_1_n_4\,
      O(2) => \pin0Event5_reg[36]_i_1_n_5\,
      O(1) => \pin0Event5_reg[36]_i_1_n_6\,
      O(0) => \pin0Event5_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(36 downto 33)
    );
\pin0Event5_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[40]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event5_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[40]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event5_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[40]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[4]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event5_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[40]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event5_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[40]_i_1_n_4\,
      O(2) => \pin0Event5_reg[40]_i_1_n_5\,
      O(1) => \pin0Event5_reg[40]_i_1_n_6\,
      O(0) => \pin0Event5_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(40 downto 37)
    );
\pin0Event5_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[44]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event5_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[44]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event5_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[44]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event5_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[44]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event5_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[44]_i_1_n_4\,
      O(2) => \pin0Event5_reg[44]_i_1_n_5\,
      O(1) => \pin0Event5_reg[44]_i_1_n_6\,
      O(0) => \pin0Event5_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(44 downto 41)
    );
\pin0Event5_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[47]_i_2_n_7\,
      Q => \pin0Event5_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event5_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[47]_i_2_n_6\,
      Q => \pin0Event5_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event5_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[47]_i_2_n_5\,
      Q => \pin0Event5_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event5_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event5_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event5_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event5_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event5_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2) => \pin0Event5_reg[47]_i_2_n_5\,
      O(1) => \pin0Event5_reg[47]_i_2_n_6\,
      O(0) => \pin0Event5_reg[47]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter5_reg(47 downto 45)
    );
\pin0Event5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[4]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event5_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event5_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[4]_i_1_n_3\,
      CYINIT => counter5_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[4]_i_1_n_4\,
      O(2) => \pin0Event5_reg[4]_i_1_n_5\,
      O(1) => \pin0Event5_reg[4]_i_1_n_6\,
      O(0) => \pin0Event5_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(4 downto 1)
    );
\pin0Event5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[8]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[8]_i_1_n_6\,
      Q => \pin0Event5_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[8]_i_1_n_5\,
      Q => \pin0Event5_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[8]_i_1_n_4\,
      Q => \pin0Event5_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event5_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event5_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event5_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event5_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event5_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event5_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event5_reg[8]_i_1_n_4\,
      O(2) => \pin0Event5_reg[8]_i_1_n_5\,
      O(1) => \pin0Event5_reg[8]_i_1_n_6\,
      O(0) => \pin0Event5_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter5_reg(8 downto 5)
    );
\pin0Event5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin0Event5,
      D => \pin0Event5_reg[12]_i_1_n_7\,
      Q => \pin0Event5_reg_n_0_[9]\,
      R => globalReset
    );
\pin0Event6[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter6_reg(0),
      O => \pin0Event6[0]_i_1_n_0\
    );
\pin0Event6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6[0]_i_1_n_0\,
      Q => \pin0Event6_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[12]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[12]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[12]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[12]_i_1_n_4\,
      O(2) => \pin0Event6_reg[12]_i_1_n_5\,
      O(1) => \pin0Event6_reg[12]_i_1_n_6\,
      O(0) => \pin0Event6_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(12 downto 9)
    );
\pin0Event6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[16]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[16]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[16]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[16]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event6_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[16]_i_1_n_4\,
      O(2) => \pin0Event6_reg[16]_i_1_n_5\,
      O(1) => \pin0Event6_reg[16]_i_1_n_6\,
      O(0) => \pin0Event6_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(16 downto 13)
    );
\pin0Event6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[20]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[20]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[20]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[4]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[20]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event6_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[20]_i_1_n_4\,
      O(2) => \pin0Event6_reg[20]_i_1_n_5\,
      O(1) => \pin0Event6_reg[20]_i_1_n_6\,
      O(0) => \pin0Event6_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(20 downto 17)
    );
\pin0Event6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[24]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[24]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[24]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[24]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event6_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[24]_i_1_n_4\,
      O(2) => \pin0Event6_reg[24]_i_1_n_5\,
      O(1) => \pin0Event6_reg[24]_i_1_n_6\,
      O(0) => \pin0Event6_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(24 downto 21)
    );
\pin0Event6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[28]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[28]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[28]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[28]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event6_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[28]_i_1_n_4\,
      O(2) => \pin0Event6_reg[28]_i_1_n_5\,
      O(1) => \pin0Event6_reg[28]_i_1_n_6\,
      O(0) => \pin0Event6_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(28 downto 25)
    );
\pin0Event6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[32]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[4]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[32]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[32]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[32]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event6_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[32]_i_1_n_4\,
      O(2) => \pin0Event6_reg[32]_i_1_n_5\,
      O(1) => \pin0Event6_reg[32]_i_1_n_6\,
      O(0) => \pin0Event6_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(32 downto 29)
    );
\pin0Event6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[36]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event6_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[36]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event6_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[36]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event6_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[36]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event6_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[36]_i_1_n_4\,
      O(2) => \pin0Event6_reg[36]_i_1_n_5\,
      O(1) => \pin0Event6_reg[36]_i_1_n_6\,
      O(0) => \pin0Event6_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(36 downto 33)
    );
\pin0Event6_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[40]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event6_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[40]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event6_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[40]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[4]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event6_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[40]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event6_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[40]_i_1_n_4\,
      O(2) => \pin0Event6_reg[40]_i_1_n_5\,
      O(1) => \pin0Event6_reg[40]_i_1_n_6\,
      O(0) => \pin0Event6_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(40 downto 37)
    );
\pin0Event6_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[44]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event6_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[44]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event6_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[44]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event6_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[44]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event6_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[44]_i_1_n_4\,
      O(2) => \pin0Event6_reg[44]_i_1_n_5\,
      O(1) => \pin0Event6_reg[44]_i_1_n_6\,
      O(0) => \pin0Event6_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(44 downto 41)
    );
\pin0Event6_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[47]_i_2_n_7\,
      Q => \pin0Event6_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event6_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[47]_i_2_n_6\,
      Q => \pin0Event6_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event6_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[47]_i_2_n_5\,
      Q => \pin0Event6_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event6_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event6_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event6_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event6_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event6_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2) => \pin0Event6_reg[47]_i_2_n_5\,
      O(1) => \pin0Event6_reg[47]_i_2_n_6\,
      O(0) => \pin0Event6_reg[47]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter6_reg(47 downto 45)
    );
\pin0Event6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[4]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event6_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event6_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[4]_i_1_n_3\,
      CYINIT => counter6_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[4]_i_1_n_4\,
      O(2) => \pin0Event6_reg[4]_i_1_n_5\,
      O(1) => \pin0Event6_reg[4]_i_1_n_6\,
      O(0) => \pin0Event6_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(4 downto 1)
    );
\pin0Event6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[8]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[8]_i_1_n_6\,
      Q => \pin0Event6_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[8]_i_1_n_5\,
      Q => \pin0Event6_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[8]_i_1_n_4\,
      Q => \pin0Event6_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event6_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event6_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event6_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event6_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event6_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event6_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event6_reg[8]_i_1_n_4\,
      O(2) => \pin0Event6_reg[8]_i_1_n_5\,
      O(1) => \pin0Event6_reg[8]_i_1_n_6\,
      O(0) => \pin0Event6_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter6_reg(8 downto 5)
    );
\pin0Event6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin0Event6,
      D => \pin0Event6_reg[12]_i_1_n_7\,
      Q => \pin0Event6_reg_n_0_[9]\,
      R => globalReset
    );
\pin0Event7[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter7_reg(0),
      O => \pin0Event7[0]_i_1_n_0\
    );
\pin0Event7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7[0]_i_1_n_0\,
      Q => \pin0Event7_reg_n_0_[0]\,
      R => globalReset
    );
\pin0Event7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[12]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[10]\,
      R => globalReset
    );
\pin0Event7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[12]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[11]\,
      R => globalReset
    );
\pin0Event7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[12]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[12]\,
      R => globalReset
    );
\pin0Event7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[8]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[12]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[12]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[12]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[12]_i_1_n_4\,
      O(2) => \pin0Event7_reg[12]_i_1_n_5\,
      O(1) => \pin0Event7_reg[12]_i_1_n_6\,
      O(0) => \pin0Event7_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(12 downto 9)
    );
\pin0Event7_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[16]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[13]\,
      R => globalReset
    );
\pin0Event7_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[16]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[14]\,
      R => globalReset
    );
\pin0Event7_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[16]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[15]\,
      R => globalReset
    );
\pin0Event7_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[16]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[16]\,
      R => globalReset
    );
\pin0Event7_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[12]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[16]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[16]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[16]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[16]_i_1_n_4\,
      O(2) => \pin0Event7_reg[16]_i_1_n_5\,
      O(1) => \pin0Event7_reg[16]_i_1_n_6\,
      O(0) => \pin0Event7_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(16 downto 13)
    );
\pin0Event7_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[20]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[17]\,
      R => globalReset
    );
\pin0Event7_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[20]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[18]\,
      R => globalReset
    );
\pin0Event7_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[20]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[19]\,
      R => globalReset
    );
\pin0Event7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[4]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[1]\,
      R => globalReset
    );
\pin0Event7_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[20]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[20]\,
      R => globalReset
    );
\pin0Event7_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[16]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[20]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[20]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[20]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[20]_i_1_n_4\,
      O(2) => \pin0Event7_reg[20]_i_1_n_5\,
      O(1) => \pin0Event7_reg[20]_i_1_n_6\,
      O(0) => \pin0Event7_reg[20]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(20 downto 17)
    );
\pin0Event7_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[24]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[21]\,
      R => globalReset
    );
\pin0Event7_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[24]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[22]\,
      R => globalReset
    );
\pin0Event7_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[24]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[23]\,
      R => globalReset
    );
\pin0Event7_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[24]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[24]\,
      R => globalReset
    );
\pin0Event7_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[20]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[24]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[24]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[24]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[24]_i_1_n_4\,
      O(2) => \pin0Event7_reg[24]_i_1_n_5\,
      O(1) => \pin0Event7_reg[24]_i_1_n_6\,
      O(0) => \pin0Event7_reg[24]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(24 downto 21)
    );
\pin0Event7_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[28]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[25]\,
      R => globalReset
    );
\pin0Event7_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[28]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[26]\,
      R => globalReset
    );
\pin0Event7_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[28]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[27]\,
      R => globalReset
    );
\pin0Event7_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[28]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[28]\,
      R => globalReset
    );
\pin0Event7_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[24]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[28]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[28]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[28]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[28]_i_1_n_4\,
      O(2) => \pin0Event7_reg[28]_i_1_n_5\,
      O(1) => \pin0Event7_reg[28]_i_1_n_6\,
      O(0) => \pin0Event7_reg[28]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(28 downto 25)
    );
\pin0Event7_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[32]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[29]\,
      R => globalReset
    );
\pin0Event7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[4]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[2]\,
      R => globalReset
    );
\pin0Event7_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[32]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[30]\,
      R => globalReset
    );
\pin0Event7_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[32]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[31]\,
      R => globalReset
    );
\pin0Event7_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[32]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[32]\,
      R => globalReset
    );
\pin0Event7_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[28]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[32]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[32]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[32]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[32]_i_1_n_4\,
      O(2) => \pin0Event7_reg[32]_i_1_n_5\,
      O(1) => \pin0Event7_reg[32]_i_1_n_6\,
      O(0) => \pin0Event7_reg[32]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(32 downto 29)
    );
\pin0Event7_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[36]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[33]\,
      R => globalReset
    );
\pin0Event7_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[36]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[34]\,
      R => globalReset
    );
\pin0Event7_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[36]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[35]\,
      R => globalReset
    );
\pin0Event7_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[36]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[36]\,
      R => globalReset
    );
\pin0Event7_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[32]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[36]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[36]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[36]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[36]_i_1_n_4\,
      O(2) => \pin0Event7_reg[36]_i_1_n_5\,
      O(1) => \pin0Event7_reg[36]_i_1_n_6\,
      O(0) => \pin0Event7_reg[36]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(36 downto 33)
    );
\pin0Event7_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[40]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[37]\,
      R => globalReset
    );
\pin0Event7_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[40]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[38]\,
      R => globalReset
    );
\pin0Event7_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[40]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[39]\,
      R => globalReset
    );
\pin0Event7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[4]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[3]\,
      R => globalReset
    );
\pin0Event7_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[40]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[40]\,
      R => globalReset
    );
\pin0Event7_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[36]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[40]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[40]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[40]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[40]_i_1_n_4\,
      O(2) => \pin0Event7_reg[40]_i_1_n_5\,
      O(1) => \pin0Event7_reg[40]_i_1_n_6\,
      O(0) => \pin0Event7_reg[40]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(40 downto 37)
    );
\pin0Event7_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[44]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[41]\,
      R => globalReset
    );
\pin0Event7_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[44]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[42]\,
      R => globalReset
    );
\pin0Event7_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[44]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[43]\,
      R => globalReset
    );
\pin0Event7_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[44]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[44]\,
      R => globalReset
    );
\pin0Event7_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[40]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[44]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[44]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[44]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[44]_i_1_n_4\,
      O(2) => \pin0Event7_reg[44]_i_1_n_5\,
      O(1) => \pin0Event7_reg[44]_i_1_n_6\,
      O(0) => \pin0Event7_reg[44]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(44 downto 41)
    );
\pin0Event7_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[47]_i_2_n_7\,
      Q => \pin0Event7_reg_n_0_[45]\,
      R => globalReset
    );
\pin0Event7_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[47]_i_2_n_6\,
      Q => \pin0Event7_reg_n_0_[46]\,
      R => globalReset
    );
\pin0Event7_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[47]_i_2_n_5\,
      Q => \pin0Event7_reg_n_0_[47]\,
      R => globalReset
    );
\pin0Event7_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[44]_i_1_n_0\,
      CO(3 downto 2) => \NLW_pin0Event7_reg[47]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pin0Event7_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event7_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pin0Event7_reg[47]_i_2_O_UNCONNECTED\(3),
      O(2) => \pin0Event7_reg[47]_i_2_n_5\,
      O(1) => \pin0Event7_reg[47]_i_2_n_6\,
      O(0) => \pin0Event7_reg[47]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => counter7_reg(47 downto 45)
    );
\pin0Event7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[4]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[4]\,
      R => globalReset
    );
\pin0Event7_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event7_reg[4]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[4]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[4]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[4]_i_1_n_3\,
      CYINIT => counter7_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[4]_i_1_n_4\,
      O(2) => \pin0Event7_reg[4]_i_1_n_5\,
      O(1) => \pin0Event7_reg[4]_i_1_n_6\,
      O(0) => \pin0Event7_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(4 downto 1)
    );
\pin0Event7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[8]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[5]\,
      R => globalReset
    );
\pin0Event7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[8]_i_1_n_6\,
      Q => \pin0Event7_reg_n_0_[6]\,
      R => globalReset
    );
\pin0Event7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[8]_i_1_n_5\,
      Q => \pin0Event7_reg_n_0_[7]\,
      R => globalReset
    );
\pin0Event7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[8]_i_1_n_4\,
      Q => \pin0Event7_reg_n_0_[8]\,
      R => globalReset
    );
\pin0Event7_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event7_reg[4]_i_1_n_0\,
      CO(3) => \pin0Event7_reg[8]_i_1_n_0\,
      CO(2) => \pin0Event7_reg[8]_i_1_n_1\,
      CO(1) => \pin0Event7_reg[8]_i_1_n_2\,
      CO(0) => \pin0Event7_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0Event7_reg[8]_i_1_n_4\,
      O(2) => \pin0Event7_reg[8]_i_1_n_5\,
      O(1) => \pin0Event7_reg[8]_i_1_n_6\,
      O(0) => \pin0Event7_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter7_reg(8 downto 5)
    );
\pin0Event7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin0Event7,
      D => \pin0Event7_reg[12]_i_1_n_7\,
      Q => \pin0Event7_reg_n_0_[9]\,
      R => globalReset
    );
\pin0EventCounter[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pin0eventcounter_out\(0),
      O => \pin0EventCounter[3]_i_2_n_0\
    );
\pin0EventCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[3]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(0),
      R => globalReset
    );
\pin0EventCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[11]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(10),
      R => globalReset
    );
\pin0EventCounter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[11]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(11),
      R => globalReset
    );
\pin0EventCounter_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[7]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[11]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[11]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[11]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[11]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[11]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[11]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(11 downto 8)
    );
\pin0EventCounter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[15]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(12),
      R => globalReset
    );
\pin0EventCounter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[15]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(13),
      R => globalReset
    );
\pin0EventCounter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[15]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(14),
      R => globalReset
    );
\pin0EventCounter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[15]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(15),
      R => globalReset
    );
\pin0EventCounter_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[11]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[15]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[15]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[15]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[15]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[15]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[15]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(15 downto 12)
    );
\pin0EventCounter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[19]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(16),
      R => globalReset
    );
\pin0EventCounter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[19]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(17),
      R => globalReset
    );
\pin0EventCounter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[19]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(18),
      R => globalReset
    );
\pin0EventCounter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[19]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(19),
      R => globalReset
    );
\pin0EventCounter_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[15]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[19]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[19]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[19]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[19]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[19]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[19]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(19 downto 16)
    );
\pin0EventCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[3]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(1),
      R => globalReset
    );
\pin0EventCounter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[23]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(20),
      R => globalReset
    );
\pin0EventCounter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[23]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(21),
      R => globalReset
    );
\pin0EventCounter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[23]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(22),
      R => globalReset
    );
\pin0EventCounter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[23]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(23),
      R => globalReset
    );
\pin0EventCounter_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[19]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[23]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[23]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[23]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[23]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[23]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[23]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(23 downto 20)
    );
\pin0EventCounter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[27]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(24),
      R => globalReset
    );
\pin0EventCounter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[27]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(25),
      R => globalReset
    );
\pin0EventCounter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[27]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(26),
      R => globalReset
    );
\pin0EventCounter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[27]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(27),
      R => globalReset
    );
\pin0EventCounter_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[23]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[27]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[27]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[27]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[27]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[27]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[27]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(27 downto 24)
    );
\pin0EventCounter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[31]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(28),
      R => globalReset
    );
\pin0EventCounter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[31]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(29),
      R => globalReset
    );
\pin0EventCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[3]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(2),
      R => globalReset
    );
\pin0EventCounter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[31]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(30),
      R => globalReset
    );
\pin0EventCounter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[31]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(31),
      R => globalReset
    );
\pin0EventCounter_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[27]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[31]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[31]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[31]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[31]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[31]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[31]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(31 downto 28)
    );
\pin0EventCounter_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[35]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(32),
      R => globalReset
    );
\pin0EventCounter_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[35]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(33),
      R => globalReset
    );
\pin0EventCounter_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[35]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(34),
      R => globalReset
    );
\pin0EventCounter_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[35]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(35),
      R => globalReset
    );
\pin0EventCounter_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[31]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[35]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[35]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[35]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[35]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[35]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[35]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[35]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(35 downto 32)
    );
\pin0EventCounter_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[39]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(36),
      R => globalReset
    );
\pin0EventCounter_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[39]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(37),
      R => globalReset
    );
\pin0EventCounter_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[39]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(38),
      R => globalReset
    );
\pin0EventCounter_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[39]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(39),
      R => globalReset
    );
\pin0EventCounter_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[35]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[39]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[39]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[39]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[39]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[39]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[39]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[39]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(39 downto 36)
    );
\pin0EventCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[3]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(3),
      R => globalReset
    );
\pin0EventCounter_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0EventCounter_reg[3]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[3]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[3]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pin0EventCounter_reg[3]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[3]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[3]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^pin0eventcounter_out\(3 downto 1),
      S(0) => \pin0EventCounter[3]_i_2_n_0\
    );
\pin0EventCounter_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[43]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(40),
      R => globalReset
    );
\pin0EventCounter_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[43]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(41),
      R => globalReset
    );
\pin0EventCounter_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[43]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(42),
      R => globalReset
    );
\pin0EventCounter_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[43]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(43),
      R => globalReset
    );
\pin0EventCounter_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[39]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[43]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[43]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[43]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[43]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[43]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[43]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[43]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(43 downto 40)
    );
\pin0EventCounter_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[47]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(44),
      R => globalReset
    );
\pin0EventCounter_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[47]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(45),
      R => globalReset
    );
\pin0EventCounter_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[47]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(46),
      R => globalReset
    );
\pin0EventCounter_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[47]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(47),
      R => globalReset
    );
\pin0EventCounter_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin0EventCounter_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pin0EventCounter_reg[47]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[47]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[47]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[47]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[47]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[47]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(47 downto 44)
    );
\pin0EventCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[7]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(4),
      R => globalReset
    );
\pin0EventCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[7]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(5),
      R => globalReset
    );
\pin0EventCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[7]_i_1_n_5\,
      Q => \^pin0eventcounter_out\(6),
      R => globalReset
    );
\pin0EventCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[7]_i_1_n_4\,
      Q => \^pin0eventcounter_out\(7),
      R => globalReset
    );
\pin0EventCounter_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0EventCounter_reg[3]_i_1_n_0\,
      CO(3) => \pin0EventCounter_reg[7]_i_1_n_0\,
      CO(2) => \pin0EventCounter_reg[7]_i_1_n_1\,
      CO(1) => \pin0EventCounter_reg[7]_i_1_n_2\,
      CO(0) => \pin0EventCounter_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin0EventCounter_reg[7]_i_1_n_4\,
      O(2) => \pin0EventCounter_reg[7]_i_1_n_5\,
      O(1) => \pin0EventCounter_reg[7]_i_1_n_6\,
      O(0) => \pin0EventCounter_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^pin0eventcounter_out\(7 downto 4)
    );
\pin0EventCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[11]_i_1_n_7\,
      Q => \^pin0eventcounter_out\(8),
      R => globalReset
    );
\pin0EventCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr0,
      D => \pin0EventCounter_reg[11]_i_1_n_6\,
      Q => \^pin0eventcounter_out\(9),
      R => globalReset
    );
\pin0Event[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[9]\,
      I1 => \pin0Event_reg[15]_i_13_n_6\,
      I2 => \pin0Event_reg[15]_i_14_n_6\,
      O => \pin0Event[11]_i_10_n_0\
    );
\pin0Event[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[8]\,
      I1 => \pin0Event_reg[15]_i_13_n_7\,
      I2 => \pin0Event_reg[15]_i_14_n_7\,
      O => \pin0Event[11]_i_11_n_0\
    );
\pin0Event[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[7]\,
      I1 => \pin0Event_reg[11]_i_13_n_4\,
      I2 => \pin0Event_reg[11]_i_14_n_4\,
      O => \pin0Event[11]_i_12_n_0\
    );
\pin0Event[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[6]\,
      I1 => \pin0Event_reg[11]_i_13_n_5\,
      I2 => \pin0Event_reg[11]_i_14_n_5\,
      O => \pin0Event[11]_i_15_n_0\
    );
\pin0Event[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[6]\,
      I1 => \pin0Event5_reg_n_0_[6]\,
      I2 => \pin0Event3_reg_n_0_[6]\,
      O => \pin0Event[11]_i_16_n_0\
    );
\pin0Event[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[5]\,
      I1 => \pin0Event5_reg_n_0_[5]\,
      I2 => \pin0Event3_reg_n_0_[5]\,
      O => \pin0Event[11]_i_17_n_0\
    );
\pin0Event[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[4]\,
      I1 => \pin0Event5_reg_n_0_[4]\,
      I2 => \pin0Event3_reg_n_0_[4]\,
      O => \pin0Event[11]_i_18_n_0\
    );
\pin0Event[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[3]\,
      I1 => \pin0Event5_reg_n_0_[3]\,
      I2 => \pin0Event3_reg_n_0_[3]\,
      O => \pin0Event[11]_i_19_n_0\
    );
\pin0Event[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[10]\,
      I1 => \pin0Event_reg[15]_i_13_n_5\,
      I2 => \pin0Event_reg[15]_i_14_n_5\,
      I3 => \pin0Event[11]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[10]\,
      O => \pin0Event[11]_i_2_n_0\
    );
\pin0Event[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[7]\,
      I1 => \pin0Event5_reg_n_0_[7]\,
      I2 => \pin0Event3_reg_n_0_[7]\,
      I3 => \pin0Event[11]_i_16_n_0\,
      O => \pin0Event[11]_i_20_n_0\
    );
\pin0Event[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[6]\,
      I1 => \pin0Event5_reg_n_0_[6]\,
      I2 => \pin0Event3_reg_n_0_[6]\,
      I3 => \pin0Event[11]_i_17_n_0\,
      O => \pin0Event[11]_i_21_n_0\
    );
\pin0Event[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[5]\,
      I1 => \pin0Event5_reg_n_0_[5]\,
      I2 => \pin0Event3_reg_n_0_[5]\,
      I3 => \pin0Event[11]_i_18_n_0\,
      O => \pin0Event[11]_i_22_n_0\
    );
\pin0Event[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[4]\,
      I1 => \pin0Event5_reg_n_0_[4]\,
      I2 => \pin0Event3_reg_n_0_[4]\,
      I3 => \pin0Event[11]_i_19_n_0\,
      O => \pin0Event[11]_i_23_n_0\
    );
\pin0Event[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[6]\,
      I1 => \pin0Event6_reg_n_0_[6]\,
      I2 => \pin0Event0_reg_n_0_[6]\,
      O => \pin0Event[11]_i_24_n_0\
    );
\pin0Event[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[5]\,
      I1 => \pin0Event6_reg_n_0_[5]\,
      I2 => \pin0Event0_reg_n_0_[5]\,
      O => \pin0Event[11]_i_25_n_0\
    );
\pin0Event[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[4]\,
      I1 => \pin0Event6_reg_n_0_[4]\,
      I2 => \pin0Event0_reg_n_0_[4]\,
      O => \pin0Event[11]_i_26_n_0\
    );
\pin0Event[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[3]\,
      I1 => \pin0Event6_reg_n_0_[3]\,
      I2 => \pin0Event0_reg_n_0_[3]\,
      O => \pin0Event[11]_i_27_n_0\
    );
\pin0Event[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[7]\,
      I1 => \pin0Event6_reg_n_0_[7]\,
      I2 => \pin0Event0_reg_n_0_[7]\,
      I3 => \pin0Event[11]_i_24_n_0\,
      O => \pin0Event[11]_i_28_n_0\
    );
\pin0Event[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[6]\,
      I1 => \pin0Event6_reg_n_0_[6]\,
      I2 => \pin0Event0_reg_n_0_[6]\,
      I3 => \pin0Event[11]_i_25_n_0\,
      O => \pin0Event[11]_i_29_n_0\
    );
\pin0Event[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[9]\,
      I1 => \pin0Event_reg[15]_i_13_n_6\,
      I2 => \pin0Event_reg[15]_i_14_n_6\,
      I3 => \pin0Event[11]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[9]\,
      O => \pin0Event[11]_i_3_n_0\
    );
\pin0Event[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[5]\,
      I1 => \pin0Event6_reg_n_0_[5]\,
      I2 => \pin0Event0_reg_n_0_[5]\,
      I3 => \pin0Event[11]_i_26_n_0\,
      O => \pin0Event[11]_i_30_n_0\
    );
\pin0Event[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[4]\,
      I1 => \pin0Event6_reg_n_0_[4]\,
      I2 => \pin0Event0_reg_n_0_[4]\,
      I3 => \pin0Event[11]_i_27_n_0\,
      O => \pin0Event[11]_i_31_n_0\
    );
\pin0Event[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[8]\,
      I1 => \pin0Event_reg[15]_i_13_n_7\,
      I2 => \pin0Event_reg[15]_i_14_n_7\,
      I3 => \pin0Event[11]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[8]\,
      O => \pin0Event[11]_i_4_n_0\
    );
\pin0Event[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[7]\,
      I1 => \pin0Event_reg[11]_i_13_n_4\,
      I2 => \pin0Event_reg[11]_i_14_n_4\,
      I3 => \pin0Event[11]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[7]\,
      O => \pin0Event[11]_i_5_n_0\
    );
\pin0Event[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[11]_i_2_n_0\,
      I1 => \pin0Event_reg[15]_i_14_n_4\,
      I2 => \pin0Event_reg[15]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[11]\,
      I4 => \pin0Event2_reg_n_0_[11]\,
      I5 => \pin0Event[15]_i_15_n_0\,
      O => \pin0Event[11]_i_6_n_0\
    );
\pin0Event[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[11]_i_3_n_0\,
      I1 => \pin0Event_reg[15]_i_14_n_5\,
      I2 => \pin0Event_reg[15]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[10]\,
      I4 => \pin0Event2_reg_n_0_[10]\,
      I5 => \pin0Event[11]_i_10_n_0\,
      O => \pin0Event[11]_i_7_n_0\
    );
\pin0Event[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[11]_i_4_n_0\,
      I1 => \pin0Event_reg[15]_i_14_n_6\,
      I2 => \pin0Event_reg[15]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[9]\,
      I4 => \pin0Event2_reg_n_0_[9]\,
      I5 => \pin0Event[11]_i_11_n_0\,
      O => \pin0Event[11]_i_8_n_0\
    );
\pin0Event[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[11]_i_5_n_0\,
      I1 => \pin0Event_reg[15]_i_14_n_7\,
      I2 => \pin0Event_reg[15]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[8]\,
      I4 => \pin0Event2_reg_n_0_[8]\,
      I5 => \pin0Event[11]_i_12_n_0\,
      O => \pin0Event[11]_i_9_n_0\
    );
\pin0Event[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[13]\,
      I1 => \pin0Event_reg[19]_i_13_n_6\,
      I2 => \pin0Event_reg[19]_i_14_n_6\,
      O => \pin0Event[15]_i_10_n_0\
    );
\pin0Event[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[12]\,
      I1 => \pin0Event_reg[19]_i_13_n_7\,
      I2 => \pin0Event_reg[19]_i_14_n_7\,
      O => \pin0Event[15]_i_11_n_0\
    );
\pin0Event[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[11]\,
      I1 => \pin0Event_reg[15]_i_13_n_4\,
      I2 => \pin0Event_reg[15]_i_14_n_4\,
      O => \pin0Event[15]_i_12_n_0\
    );
\pin0Event[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[10]\,
      I1 => \pin0Event_reg[15]_i_14_n_5\,
      I2 => \pin0Event_reg[15]_i_13_n_5\,
      O => \pin0Event[15]_i_15_n_0\
    );
\pin0Event[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[10]\,
      I1 => \pin0Event5_reg_n_0_[10]\,
      I2 => \pin0Event3_reg_n_0_[10]\,
      O => \pin0Event[15]_i_16_n_0\
    );
\pin0Event[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[9]\,
      I1 => \pin0Event5_reg_n_0_[9]\,
      I2 => \pin0Event3_reg_n_0_[9]\,
      O => \pin0Event[15]_i_17_n_0\
    );
\pin0Event[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[8]\,
      I1 => \pin0Event5_reg_n_0_[8]\,
      I2 => \pin0Event3_reg_n_0_[8]\,
      O => \pin0Event[15]_i_18_n_0\
    );
\pin0Event[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[7]\,
      I1 => \pin0Event5_reg_n_0_[7]\,
      I2 => \pin0Event3_reg_n_0_[7]\,
      O => \pin0Event[15]_i_19_n_0\
    );
\pin0Event[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[14]\,
      I1 => \pin0Event_reg[19]_i_13_n_5\,
      I2 => \pin0Event_reg[19]_i_14_n_5\,
      I3 => \pin0Event[15]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[14]\,
      O => \pin0Event[15]_i_2_n_0\
    );
\pin0Event[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[11]\,
      I1 => \pin0Event5_reg_n_0_[11]\,
      I2 => \pin0Event3_reg_n_0_[11]\,
      I3 => \pin0Event[15]_i_16_n_0\,
      O => \pin0Event[15]_i_20_n_0\
    );
\pin0Event[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[10]\,
      I1 => \pin0Event5_reg_n_0_[10]\,
      I2 => \pin0Event3_reg_n_0_[10]\,
      I3 => \pin0Event[15]_i_17_n_0\,
      O => \pin0Event[15]_i_21_n_0\
    );
\pin0Event[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[9]\,
      I1 => \pin0Event5_reg_n_0_[9]\,
      I2 => \pin0Event3_reg_n_0_[9]\,
      I3 => \pin0Event[15]_i_18_n_0\,
      O => \pin0Event[15]_i_22_n_0\
    );
\pin0Event[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[8]\,
      I1 => \pin0Event5_reg_n_0_[8]\,
      I2 => \pin0Event3_reg_n_0_[8]\,
      I3 => \pin0Event[15]_i_19_n_0\,
      O => \pin0Event[15]_i_23_n_0\
    );
\pin0Event[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[10]\,
      I1 => \pin0Event6_reg_n_0_[10]\,
      I2 => \pin0Event0_reg_n_0_[10]\,
      O => \pin0Event[15]_i_24_n_0\
    );
\pin0Event[15]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[9]\,
      I1 => \pin0Event6_reg_n_0_[9]\,
      I2 => \pin0Event0_reg_n_0_[9]\,
      O => \pin0Event[15]_i_25_n_0\
    );
\pin0Event[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[8]\,
      I1 => \pin0Event6_reg_n_0_[8]\,
      I2 => \pin0Event0_reg_n_0_[8]\,
      O => \pin0Event[15]_i_26_n_0\
    );
\pin0Event[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[7]\,
      I1 => \pin0Event6_reg_n_0_[7]\,
      I2 => \pin0Event0_reg_n_0_[7]\,
      O => \pin0Event[15]_i_27_n_0\
    );
\pin0Event[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[11]\,
      I1 => \pin0Event6_reg_n_0_[11]\,
      I2 => \pin0Event0_reg_n_0_[11]\,
      I3 => \pin0Event[15]_i_24_n_0\,
      O => \pin0Event[15]_i_28_n_0\
    );
\pin0Event[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[10]\,
      I1 => \pin0Event6_reg_n_0_[10]\,
      I2 => \pin0Event0_reg_n_0_[10]\,
      I3 => \pin0Event[15]_i_25_n_0\,
      O => \pin0Event[15]_i_29_n_0\
    );
\pin0Event[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[13]\,
      I1 => \pin0Event_reg[19]_i_13_n_6\,
      I2 => \pin0Event_reg[19]_i_14_n_6\,
      I3 => \pin0Event[15]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[13]\,
      O => \pin0Event[15]_i_3_n_0\
    );
\pin0Event[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[9]\,
      I1 => \pin0Event6_reg_n_0_[9]\,
      I2 => \pin0Event0_reg_n_0_[9]\,
      I3 => \pin0Event[15]_i_26_n_0\,
      O => \pin0Event[15]_i_30_n_0\
    );
\pin0Event[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[8]\,
      I1 => \pin0Event6_reg_n_0_[8]\,
      I2 => \pin0Event0_reg_n_0_[8]\,
      I3 => \pin0Event[15]_i_27_n_0\,
      O => \pin0Event[15]_i_31_n_0\
    );
\pin0Event[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[12]\,
      I1 => \pin0Event_reg[19]_i_13_n_7\,
      I2 => \pin0Event_reg[19]_i_14_n_7\,
      I3 => \pin0Event[15]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[12]\,
      O => \pin0Event[15]_i_4_n_0\
    );
\pin0Event[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[11]\,
      I1 => \pin0Event_reg[15]_i_13_n_4\,
      I2 => \pin0Event_reg[15]_i_14_n_4\,
      I3 => \pin0Event[15]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[11]\,
      O => \pin0Event[15]_i_5_n_0\
    );
\pin0Event[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[15]_i_2_n_0\,
      I1 => \pin0Event_reg[19]_i_14_n_4\,
      I2 => \pin0Event_reg[19]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[15]\,
      I4 => \pin0Event2_reg_n_0_[15]\,
      I5 => \pin0Event[19]_i_15_n_0\,
      O => \pin0Event[15]_i_6_n_0\
    );
\pin0Event[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[15]_i_3_n_0\,
      I1 => \pin0Event_reg[19]_i_14_n_5\,
      I2 => \pin0Event_reg[19]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[14]\,
      I4 => \pin0Event2_reg_n_0_[14]\,
      I5 => \pin0Event[15]_i_10_n_0\,
      O => \pin0Event[15]_i_7_n_0\
    );
\pin0Event[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[15]_i_4_n_0\,
      I1 => \pin0Event_reg[19]_i_14_n_6\,
      I2 => \pin0Event_reg[19]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[13]\,
      I4 => \pin0Event2_reg_n_0_[13]\,
      I5 => \pin0Event[15]_i_11_n_0\,
      O => \pin0Event[15]_i_8_n_0\
    );
\pin0Event[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[15]_i_5_n_0\,
      I1 => \pin0Event_reg[19]_i_14_n_7\,
      I2 => \pin0Event_reg[19]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[12]\,
      I4 => \pin0Event2_reg_n_0_[12]\,
      I5 => \pin0Event[15]_i_12_n_0\,
      O => \pin0Event[15]_i_9_n_0\
    );
\pin0Event[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[17]\,
      I1 => \pin0Event_reg[23]_i_13_n_6\,
      I2 => \pin0Event_reg[23]_i_14_n_6\,
      O => \pin0Event[19]_i_10_n_0\
    );
\pin0Event[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[16]\,
      I1 => \pin0Event_reg[23]_i_13_n_7\,
      I2 => \pin0Event_reg[23]_i_14_n_7\,
      O => \pin0Event[19]_i_11_n_0\
    );
\pin0Event[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[15]\,
      I1 => \pin0Event_reg[19]_i_13_n_4\,
      I2 => \pin0Event_reg[19]_i_14_n_4\,
      O => \pin0Event[19]_i_12_n_0\
    );
\pin0Event[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[14]\,
      I1 => \pin0Event_reg[19]_i_13_n_5\,
      I2 => \pin0Event_reg[19]_i_14_n_5\,
      O => \pin0Event[19]_i_15_n_0\
    );
\pin0Event[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[14]\,
      I1 => \pin0Event5_reg_n_0_[14]\,
      I2 => \pin0Event3_reg_n_0_[14]\,
      O => \pin0Event[19]_i_16_n_0\
    );
\pin0Event[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[13]\,
      I1 => \pin0Event5_reg_n_0_[13]\,
      I2 => \pin0Event3_reg_n_0_[13]\,
      O => \pin0Event[19]_i_17_n_0\
    );
\pin0Event[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[12]\,
      I1 => \pin0Event5_reg_n_0_[12]\,
      I2 => \pin0Event3_reg_n_0_[12]\,
      O => \pin0Event[19]_i_18_n_0\
    );
\pin0Event[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[11]\,
      I1 => \pin0Event5_reg_n_0_[11]\,
      I2 => \pin0Event3_reg_n_0_[11]\,
      O => \pin0Event[19]_i_19_n_0\
    );
\pin0Event[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[18]\,
      I1 => \pin0Event_reg[23]_i_13_n_5\,
      I2 => \pin0Event_reg[23]_i_14_n_5\,
      I3 => \pin0Event[19]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[18]\,
      O => \pin0Event[19]_i_2_n_0\
    );
\pin0Event[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[15]\,
      I1 => \pin0Event5_reg_n_0_[15]\,
      I2 => \pin0Event3_reg_n_0_[15]\,
      I3 => \pin0Event[19]_i_16_n_0\,
      O => \pin0Event[19]_i_20_n_0\
    );
\pin0Event[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[14]\,
      I1 => \pin0Event5_reg_n_0_[14]\,
      I2 => \pin0Event3_reg_n_0_[14]\,
      I3 => \pin0Event[19]_i_17_n_0\,
      O => \pin0Event[19]_i_21_n_0\
    );
\pin0Event[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[13]\,
      I1 => \pin0Event5_reg_n_0_[13]\,
      I2 => \pin0Event3_reg_n_0_[13]\,
      I3 => \pin0Event[19]_i_18_n_0\,
      O => \pin0Event[19]_i_22_n_0\
    );
\pin0Event[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[12]\,
      I1 => \pin0Event5_reg_n_0_[12]\,
      I2 => \pin0Event3_reg_n_0_[12]\,
      I3 => \pin0Event[19]_i_19_n_0\,
      O => \pin0Event[19]_i_23_n_0\
    );
\pin0Event[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[14]\,
      I1 => \pin0Event6_reg_n_0_[14]\,
      I2 => \pin0Event0_reg_n_0_[14]\,
      O => \pin0Event[19]_i_24_n_0\
    );
\pin0Event[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[13]\,
      I1 => \pin0Event6_reg_n_0_[13]\,
      I2 => \pin0Event0_reg_n_0_[13]\,
      O => \pin0Event[19]_i_25_n_0\
    );
\pin0Event[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[12]\,
      I1 => \pin0Event6_reg_n_0_[12]\,
      I2 => \pin0Event0_reg_n_0_[12]\,
      O => \pin0Event[19]_i_26_n_0\
    );
\pin0Event[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[11]\,
      I1 => \pin0Event6_reg_n_0_[11]\,
      I2 => \pin0Event0_reg_n_0_[11]\,
      O => \pin0Event[19]_i_27_n_0\
    );
\pin0Event[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[15]\,
      I1 => \pin0Event6_reg_n_0_[15]\,
      I2 => \pin0Event0_reg_n_0_[15]\,
      I3 => \pin0Event[19]_i_24_n_0\,
      O => \pin0Event[19]_i_28_n_0\
    );
\pin0Event[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[14]\,
      I1 => \pin0Event6_reg_n_0_[14]\,
      I2 => \pin0Event0_reg_n_0_[14]\,
      I3 => \pin0Event[19]_i_25_n_0\,
      O => \pin0Event[19]_i_29_n_0\
    );
\pin0Event[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[17]\,
      I1 => \pin0Event_reg[23]_i_13_n_6\,
      I2 => \pin0Event_reg[23]_i_14_n_6\,
      I3 => \pin0Event[19]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[17]\,
      O => \pin0Event[19]_i_3_n_0\
    );
\pin0Event[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[13]\,
      I1 => \pin0Event6_reg_n_0_[13]\,
      I2 => \pin0Event0_reg_n_0_[13]\,
      I3 => \pin0Event[19]_i_26_n_0\,
      O => \pin0Event[19]_i_30_n_0\
    );
\pin0Event[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[12]\,
      I1 => \pin0Event6_reg_n_0_[12]\,
      I2 => \pin0Event0_reg_n_0_[12]\,
      I3 => \pin0Event[19]_i_27_n_0\,
      O => \pin0Event[19]_i_31_n_0\
    );
\pin0Event[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[16]\,
      I1 => \pin0Event_reg[23]_i_13_n_7\,
      I2 => \pin0Event_reg[23]_i_14_n_7\,
      I3 => \pin0Event[19]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[16]\,
      O => \pin0Event[19]_i_4_n_0\
    );
\pin0Event[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[15]\,
      I1 => \pin0Event_reg[19]_i_13_n_4\,
      I2 => \pin0Event_reg[19]_i_14_n_4\,
      I3 => \pin0Event[19]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[15]\,
      O => \pin0Event[19]_i_5_n_0\
    );
\pin0Event[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[19]_i_2_n_0\,
      I1 => \pin0Event_reg[23]_i_14_n_4\,
      I2 => \pin0Event_reg[23]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[19]\,
      I4 => \pin0Event2_reg_n_0_[19]\,
      I5 => \pin0Event[23]_i_15_n_0\,
      O => \pin0Event[19]_i_6_n_0\
    );
\pin0Event[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[19]_i_3_n_0\,
      I1 => \pin0Event_reg[23]_i_14_n_5\,
      I2 => \pin0Event_reg[23]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[18]\,
      I4 => \pin0Event2_reg_n_0_[18]\,
      I5 => \pin0Event[19]_i_10_n_0\,
      O => \pin0Event[19]_i_7_n_0\
    );
\pin0Event[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[19]_i_4_n_0\,
      I1 => \pin0Event_reg[23]_i_14_n_6\,
      I2 => \pin0Event_reg[23]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[17]\,
      I4 => \pin0Event2_reg_n_0_[17]\,
      I5 => \pin0Event[19]_i_11_n_0\,
      O => \pin0Event[19]_i_8_n_0\
    );
\pin0Event[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[19]_i_5_n_0\,
      I1 => \pin0Event_reg[23]_i_14_n_7\,
      I2 => \pin0Event_reg[23]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[16]\,
      I4 => \pin0Event2_reg_n_0_[16]\,
      I5 => \pin0Event[19]_i_12_n_0\,
      O => \pin0Event[19]_i_9_n_0\
    );
\pin0Event[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[21]\,
      I1 => \pin0Event_reg[27]_i_13_n_6\,
      I2 => \pin0Event_reg[27]_i_14_n_6\,
      O => \pin0Event[23]_i_10_n_0\
    );
\pin0Event[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[20]\,
      I1 => \pin0Event_reg[27]_i_13_n_7\,
      I2 => \pin0Event_reg[27]_i_14_n_7\,
      O => \pin0Event[23]_i_11_n_0\
    );
\pin0Event[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[19]\,
      I1 => \pin0Event_reg[23]_i_13_n_4\,
      I2 => \pin0Event_reg[23]_i_14_n_4\,
      O => \pin0Event[23]_i_12_n_0\
    );
\pin0Event[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[18]\,
      I1 => \pin0Event_reg[23]_i_13_n_5\,
      I2 => \pin0Event_reg[23]_i_14_n_5\,
      O => \pin0Event[23]_i_15_n_0\
    );
\pin0Event[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[18]\,
      I1 => \pin0Event5_reg_n_0_[18]\,
      I2 => \pin0Event3_reg_n_0_[18]\,
      O => \pin0Event[23]_i_16_n_0\
    );
\pin0Event[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[17]\,
      I1 => \pin0Event5_reg_n_0_[17]\,
      I2 => \pin0Event3_reg_n_0_[17]\,
      O => \pin0Event[23]_i_17_n_0\
    );
\pin0Event[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[16]\,
      I1 => \pin0Event5_reg_n_0_[16]\,
      I2 => \pin0Event3_reg_n_0_[16]\,
      O => \pin0Event[23]_i_18_n_0\
    );
\pin0Event[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[15]\,
      I1 => \pin0Event5_reg_n_0_[15]\,
      I2 => \pin0Event3_reg_n_0_[15]\,
      O => \pin0Event[23]_i_19_n_0\
    );
\pin0Event[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[22]\,
      I1 => \pin0Event_reg[27]_i_13_n_5\,
      I2 => \pin0Event_reg[27]_i_14_n_5\,
      I3 => \pin0Event[23]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[22]\,
      O => \pin0Event[23]_i_2_n_0\
    );
\pin0Event[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[19]\,
      I1 => \pin0Event5_reg_n_0_[19]\,
      I2 => \pin0Event3_reg_n_0_[19]\,
      I3 => \pin0Event[23]_i_16_n_0\,
      O => \pin0Event[23]_i_20_n_0\
    );
\pin0Event[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[18]\,
      I1 => \pin0Event5_reg_n_0_[18]\,
      I2 => \pin0Event3_reg_n_0_[18]\,
      I3 => \pin0Event[23]_i_17_n_0\,
      O => \pin0Event[23]_i_21_n_0\
    );
\pin0Event[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[17]\,
      I1 => \pin0Event5_reg_n_0_[17]\,
      I2 => \pin0Event3_reg_n_0_[17]\,
      I3 => \pin0Event[23]_i_18_n_0\,
      O => \pin0Event[23]_i_22_n_0\
    );
\pin0Event[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[16]\,
      I1 => \pin0Event5_reg_n_0_[16]\,
      I2 => \pin0Event3_reg_n_0_[16]\,
      I3 => \pin0Event[23]_i_19_n_0\,
      O => \pin0Event[23]_i_23_n_0\
    );
\pin0Event[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[18]\,
      I1 => \pin0Event6_reg_n_0_[18]\,
      I2 => \pin0Event0_reg_n_0_[18]\,
      O => \pin0Event[23]_i_24_n_0\
    );
\pin0Event[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[17]\,
      I1 => \pin0Event6_reg_n_0_[17]\,
      I2 => \pin0Event0_reg_n_0_[17]\,
      O => \pin0Event[23]_i_25_n_0\
    );
\pin0Event[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[16]\,
      I1 => \pin0Event6_reg_n_0_[16]\,
      I2 => \pin0Event0_reg_n_0_[16]\,
      O => \pin0Event[23]_i_26_n_0\
    );
\pin0Event[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[15]\,
      I1 => \pin0Event6_reg_n_0_[15]\,
      I2 => \pin0Event0_reg_n_0_[15]\,
      O => \pin0Event[23]_i_27_n_0\
    );
\pin0Event[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[19]\,
      I1 => \pin0Event6_reg_n_0_[19]\,
      I2 => \pin0Event0_reg_n_0_[19]\,
      I3 => \pin0Event[23]_i_24_n_0\,
      O => \pin0Event[23]_i_28_n_0\
    );
\pin0Event[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[18]\,
      I1 => \pin0Event6_reg_n_0_[18]\,
      I2 => \pin0Event0_reg_n_0_[18]\,
      I3 => \pin0Event[23]_i_25_n_0\,
      O => \pin0Event[23]_i_29_n_0\
    );
\pin0Event[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[21]\,
      I1 => \pin0Event_reg[27]_i_13_n_6\,
      I2 => \pin0Event_reg[27]_i_14_n_6\,
      I3 => \pin0Event[23]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[21]\,
      O => \pin0Event[23]_i_3_n_0\
    );
\pin0Event[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[17]\,
      I1 => \pin0Event6_reg_n_0_[17]\,
      I2 => \pin0Event0_reg_n_0_[17]\,
      I3 => \pin0Event[23]_i_26_n_0\,
      O => \pin0Event[23]_i_30_n_0\
    );
\pin0Event[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[16]\,
      I1 => \pin0Event6_reg_n_0_[16]\,
      I2 => \pin0Event0_reg_n_0_[16]\,
      I3 => \pin0Event[23]_i_27_n_0\,
      O => \pin0Event[23]_i_31_n_0\
    );
\pin0Event[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[20]\,
      I1 => \pin0Event_reg[27]_i_13_n_7\,
      I2 => \pin0Event_reg[27]_i_14_n_7\,
      I3 => \pin0Event[23]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[20]\,
      O => \pin0Event[23]_i_4_n_0\
    );
\pin0Event[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[19]\,
      I1 => \pin0Event_reg[23]_i_13_n_4\,
      I2 => \pin0Event_reg[23]_i_14_n_4\,
      I3 => \pin0Event[23]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[19]\,
      O => \pin0Event[23]_i_5_n_0\
    );
\pin0Event[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[23]_i_2_n_0\,
      I1 => \pin0Event_reg[27]_i_14_n_4\,
      I2 => \pin0Event_reg[27]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[23]\,
      I4 => \pin0Event2_reg_n_0_[23]\,
      I5 => \pin0Event[27]_i_15_n_0\,
      O => \pin0Event[23]_i_6_n_0\
    );
\pin0Event[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[23]_i_3_n_0\,
      I1 => \pin0Event_reg[27]_i_14_n_5\,
      I2 => \pin0Event_reg[27]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[22]\,
      I4 => \pin0Event2_reg_n_0_[22]\,
      I5 => \pin0Event[23]_i_10_n_0\,
      O => \pin0Event[23]_i_7_n_0\
    );
\pin0Event[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[23]_i_4_n_0\,
      I1 => \pin0Event_reg[27]_i_14_n_6\,
      I2 => \pin0Event_reg[27]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[21]\,
      I4 => \pin0Event2_reg_n_0_[21]\,
      I5 => \pin0Event[23]_i_11_n_0\,
      O => \pin0Event[23]_i_8_n_0\
    );
\pin0Event[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[23]_i_5_n_0\,
      I1 => \pin0Event_reg[27]_i_14_n_7\,
      I2 => \pin0Event_reg[27]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[20]\,
      I4 => \pin0Event2_reg_n_0_[20]\,
      I5 => \pin0Event[23]_i_12_n_0\,
      O => \pin0Event[23]_i_9_n_0\
    );
\pin0Event[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[31]_i_14_n_6\,
      I1 => \pin0Event_reg[31]_i_13_n_6\,
      I2 => \pin0Event1_reg_n_0_[25]\,
      O => \pin0Event[27]_i_10_n_0\
    );
\pin0Event[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[31]_i_13_n_7\,
      I1 => \pin0Event_reg[31]_i_14_n_7\,
      I2 => \pin0Event1_reg_n_0_[24]\,
      O => \pin0Event[27]_i_11_n_0\
    );
\pin0Event[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[27]_i_14_n_4\,
      I1 => \pin0Event_reg[27]_i_13_n_4\,
      I2 => \pin0Event1_reg_n_0_[23]\,
      O => \pin0Event[27]_i_12_n_0\
    );
\pin0Event[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[27]_i_13_n_5\,
      I1 => \pin0Event_reg[27]_i_14_n_5\,
      I2 => \pin0Event1_reg_n_0_[22]\,
      O => \pin0Event[27]_i_15_n_0\
    );
\pin0Event[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[22]\,
      I1 => \pin0Event5_reg_n_0_[22]\,
      I2 => \pin0Event3_reg_n_0_[22]\,
      O => \pin0Event[27]_i_16_n_0\
    );
\pin0Event[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[21]\,
      I1 => \pin0Event5_reg_n_0_[21]\,
      I2 => \pin0Event3_reg_n_0_[21]\,
      O => \pin0Event[27]_i_17_n_0\
    );
\pin0Event[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[20]\,
      I1 => \pin0Event5_reg_n_0_[20]\,
      I2 => \pin0Event3_reg_n_0_[20]\,
      O => \pin0Event[27]_i_18_n_0\
    );
\pin0Event[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[19]\,
      I1 => \pin0Event5_reg_n_0_[19]\,
      I2 => \pin0Event3_reg_n_0_[19]\,
      O => \pin0Event[27]_i_19_n_0\
    );
\pin0Event[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[26]\,
      I1 => \pin0Event_reg[31]_i_13_n_5\,
      I2 => \pin0Event_reg[31]_i_14_n_5\,
      I3 => \pin0Event[27]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[26]\,
      O => \pin0Event[27]_i_2_n_0\
    );
\pin0Event[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[23]\,
      I1 => \pin0Event5_reg_n_0_[23]\,
      I2 => \pin0Event3_reg_n_0_[23]\,
      I3 => \pin0Event[27]_i_16_n_0\,
      O => \pin0Event[27]_i_20_n_0\
    );
\pin0Event[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[22]\,
      I1 => \pin0Event5_reg_n_0_[22]\,
      I2 => \pin0Event3_reg_n_0_[22]\,
      I3 => \pin0Event[27]_i_17_n_0\,
      O => \pin0Event[27]_i_21_n_0\
    );
\pin0Event[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[21]\,
      I1 => \pin0Event5_reg_n_0_[21]\,
      I2 => \pin0Event3_reg_n_0_[21]\,
      I3 => \pin0Event[27]_i_18_n_0\,
      O => \pin0Event[27]_i_22_n_0\
    );
\pin0Event[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[20]\,
      I1 => \pin0Event5_reg_n_0_[20]\,
      I2 => \pin0Event3_reg_n_0_[20]\,
      I3 => \pin0Event[27]_i_19_n_0\,
      O => \pin0Event[27]_i_23_n_0\
    );
\pin0Event[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[22]\,
      I1 => \pin0Event6_reg_n_0_[22]\,
      I2 => \pin0Event0_reg_n_0_[22]\,
      O => \pin0Event[27]_i_24_n_0\
    );
\pin0Event[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[21]\,
      I1 => \pin0Event6_reg_n_0_[21]\,
      I2 => \pin0Event0_reg_n_0_[21]\,
      O => \pin0Event[27]_i_25_n_0\
    );
\pin0Event[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[20]\,
      I1 => \pin0Event6_reg_n_0_[20]\,
      I2 => \pin0Event0_reg_n_0_[20]\,
      O => \pin0Event[27]_i_26_n_0\
    );
\pin0Event[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[19]\,
      I1 => \pin0Event6_reg_n_0_[19]\,
      I2 => \pin0Event0_reg_n_0_[19]\,
      O => \pin0Event[27]_i_27_n_0\
    );
\pin0Event[27]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[23]\,
      I1 => \pin0Event6_reg_n_0_[23]\,
      I2 => \pin0Event0_reg_n_0_[23]\,
      I3 => \pin0Event[27]_i_24_n_0\,
      O => \pin0Event[27]_i_28_n_0\
    );
\pin0Event[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[22]\,
      I1 => \pin0Event6_reg_n_0_[22]\,
      I2 => \pin0Event0_reg_n_0_[22]\,
      I3 => \pin0Event[27]_i_25_n_0\,
      O => \pin0Event[27]_i_29_n_0\
    );
\pin0Event[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[25]\,
      I1 => \pin0Event_reg[31]_i_13_n_6\,
      I2 => \pin0Event_reg[31]_i_14_n_6\,
      I3 => \pin0Event[27]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[25]\,
      O => \pin0Event[27]_i_3_n_0\
    );
\pin0Event[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[21]\,
      I1 => \pin0Event6_reg_n_0_[21]\,
      I2 => \pin0Event0_reg_n_0_[21]\,
      I3 => \pin0Event[27]_i_26_n_0\,
      O => \pin0Event[27]_i_30_n_0\
    );
\pin0Event[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[20]\,
      I1 => \pin0Event6_reg_n_0_[20]\,
      I2 => \pin0Event0_reg_n_0_[20]\,
      I3 => \pin0Event[27]_i_27_n_0\,
      O => \pin0Event[27]_i_31_n_0\
    );
\pin0Event[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[24]\,
      I1 => \pin0Event_reg[31]_i_13_n_7\,
      I2 => \pin0Event_reg[31]_i_14_n_7\,
      I3 => \pin0Event[27]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[24]\,
      O => \pin0Event[27]_i_4_n_0\
    );
\pin0Event[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[23]\,
      I1 => \pin0Event_reg[27]_i_13_n_4\,
      I2 => \pin0Event_reg[27]_i_14_n_4\,
      I3 => \pin0Event[27]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[23]\,
      O => \pin0Event[27]_i_5_n_0\
    );
\pin0Event[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[27]_i_2_n_0\,
      I1 => \pin0Event_reg[31]_i_14_n_4\,
      I2 => \pin0Event_reg[31]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[27]\,
      I4 => \pin0Event2_reg_n_0_[27]\,
      I5 => \pin0Event[31]_i_15_n_0\,
      O => \pin0Event[27]_i_6_n_0\
    );
\pin0Event[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[27]_i_3_n_0\,
      I1 => \pin0Event_reg[31]_i_14_n_5\,
      I2 => \pin0Event_reg[31]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[26]\,
      I4 => \pin0Event2_reg_n_0_[26]\,
      I5 => \pin0Event[27]_i_10_n_0\,
      O => \pin0Event[27]_i_7_n_0\
    );
\pin0Event[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[27]_i_4_n_0\,
      I1 => \pin0Event_reg[31]_i_14_n_6\,
      I2 => \pin0Event_reg[31]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[25]\,
      I4 => \pin0Event2_reg_n_0_[25]\,
      I5 => \pin0Event[27]_i_11_n_0\,
      O => \pin0Event[27]_i_8_n_0\
    );
\pin0Event[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[27]_i_5_n_0\,
      I1 => \pin0Event_reg[31]_i_14_n_7\,
      I2 => \pin0Event_reg[31]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[24]\,
      I4 => \pin0Event2_reg_n_0_[24]\,
      I5 => \pin0Event[27]_i_12_n_0\,
      O => \pin0Event[27]_i_9_n_0\
    );
\pin0Event[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[35]_i_14_n_6\,
      I1 => \pin0Event_reg[35]_i_13_n_6\,
      I2 => \pin0Event1_reg_n_0_[29]\,
      O => \pin0Event[31]_i_10_n_0\
    );
\pin0Event[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[35]_i_13_n_7\,
      I1 => \pin0Event_reg[35]_i_14_n_7\,
      I2 => \pin0Event1_reg_n_0_[28]\,
      O => \pin0Event[31]_i_11_n_0\
    );
\pin0Event[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[31]_i_14_n_4\,
      I1 => \pin0Event_reg[31]_i_13_n_4\,
      I2 => \pin0Event1_reg_n_0_[27]\,
      O => \pin0Event[31]_i_12_n_0\
    );
\pin0Event[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[31]_i_13_n_5\,
      I1 => \pin0Event_reg[31]_i_14_n_5\,
      I2 => \pin0Event1_reg_n_0_[26]\,
      O => \pin0Event[31]_i_15_n_0\
    );
\pin0Event[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[26]\,
      I1 => \pin0Event5_reg_n_0_[26]\,
      I2 => \pin0Event3_reg_n_0_[26]\,
      O => \pin0Event[31]_i_16_n_0\
    );
\pin0Event[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[25]\,
      I1 => \pin0Event5_reg_n_0_[25]\,
      I2 => \pin0Event3_reg_n_0_[25]\,
      O => \pin0Event[31]_i_17_n_0\
    );
\pin0Event[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[24]\,
      I1 => \pin0Event5_reg_n_0_[24]\,
      I2 => \pin0Event3_reg_n_0_[24]\,
      O => \pin0Event[31]_i_18_n_0\
    );
\pin0Event[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[23]\,
      I1 => \pin0Event5_reg_n_0_[23]\,
      I2 => \pin0Event3_reg_n_0_[23]\,
      O => \pin0Event[31]_i_19_n_0\
    );
\pin0Event[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[30]\,
      I1 => \pin0Event_reg[35]_i_13_n_5\,
      I2 => \pin0Event_reg[35]_i_14_n_5\,
      I3 => \pin0Event[31]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[30]\,
      O => \pin0Event[31]_i_2_n_0\
    );
\pin0Event[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[27]\,
      I1 => \pin0Event5_reg_n_0_[27]\,
      I2 => \pin0Event3_reg_n_0_[27]\,
      I3 => \pin0Event[31]_i_16_n_0\,
      O => \pin0Event[31]_i_20_n_0\
    );
\pin0Event[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[26]\,
      I1 => \pin0Event5_reg_n_0_[26]\,
      I2 => \pin0Event3_reg_n_0_[26]\,
      I3 => \pin0Event[31]_i_17_n_0\,
      O => \pin0Event[31]_i_21_n_0\
    );
\pin0Event[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[25]\,
      I1 => \pin0Event5_reg_n_0_[25]\,
      I2 => \pin0Event3_reg_n_0_[25]\,
      I3 => \pin0Event[31]_i_18_n_0\,
      O => \pin0Event[31]_i_22_n_0\
    );
\pin0Event[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[24]\,
      I1 => \pin0Event5_reg_n_0_[24]\,
      I2 => \pin0Event3_reg_n_0_[24]\,
      I3 => \pin0Event[31]_i_19_n_0\,
      O => \pin0Event[31]_i_23_n_0\
    );
\pin0Event[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[26]\,
      I1 => \pin0Event6_reg_n_0_[26]\,
      I2 => \pin0Event0_reg_n_0_[26]\,
      O => \pin0Event[31]_i_24_n_0\
    );
\pin0Event[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[25]\,
      I1 => \pin0Event6_reg_n_0_[25]\,
      I2 => \pin0Event0_reg_n_0_[25]\,
      O => \pin0Event[31]_i_25_n_0\
    );
\pin0Event[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[24]\,
      I1 => \pin0Event6_reg_n_0_[24]\,
      I2 => \pin0Event0_reg_n_0_[24]\,
      O => \pin0Event[31]_i_26_n_0\
    );
\pin0Event[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[23]\,
      I1 => \pin0Event6_reg_n_0_[23]\,
      I2 => \pin0Event0_reg_n_0_[23]\,
      O => \pin0Event[31]_i_27_n_0\
    );
\pin0Event[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[27]\,
      I1 => \pin0Event6_reg_n_0_[27]\,
      I2 => \pin0Event0_reg_n_0_[27]\,
      I3 => \pin0Event[31]_i_24_n_0\,
      O => \pin0Event[31]_i_28_n_0\
    );
\pin0Event[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[26]\,
      I1 => \pin0Event6_reg_n_0_[26]\,
      I2 => \pin0Event0_reg_n_0_[26]\,
      I3 => \pin0Event[31]_i_25_n_0\,
      O => \pin0Event[31]_i_29_n_0\
    );
\pin0Event[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[29]\,
      I1 => \pin0Event_reg[35]_i_13_n_6\,
      I2 => \pin0Event_reg[35]_i_14_n_6\,
      I3 => \pin0Event[31]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[29]\,
      O => \pin0Event[31]_i_3_n_0\
    );
\pin0Event[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[25]\,
      I1 => \pin0Event6_reg_n_0_[25]\,
      I2 => \pin0Event0_reg_n_0_[25]\,
      I3 => \pin0Event[31]_i_26_n_0\,
      O => \pin0Event[31]_i_30_n_0\
    );
\pin0Event[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[24]\,
      I1 => \pin0Event6_reg_n_0_[24]\,
      I2 => \pin0Event0_reg_n_0_[24]\,
      I3 => \pin0Event[31]_i_27_n_0\,
      O => \pin0Event[31]_i_31_n_0\
    );
\pin0Event[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[28]\,
      I1 => \pin0Event_reg[35]_i_13_n_7\,
      I2 => \pin0Event_reg[35]_i_14_n_7\,
      I3 => \pin0Event[31]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[28]\,
      O => \pin0Event[31]_i_4_n_0\
    );
\pin0Event[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[27]\,
      I1 => \pin0Event_reg[31]_i_13_n_4\,
      I2 => \pin0Event_reg[31]_i_14_n_4\,
      I3 => \pin0Event[31]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[27]\,
      O => \pin0Event[31]_i_5_n_0\
    );
\pin0Event[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[31]_i_2_n_0\,
      I1 => \pin0Event_reg[35]_i_14_n_4\,
      I2 => \pin0Event_reg[35]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[31]\,
      I4 => \pin0Event2_reg_n_0_[31]\,
      I5 => \pin0Event[35]_i_15_n_0\,
      O => \pin0Event[31]_i_6_n_0\
    );
\pin0Event[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[31]_i_3_n_0\,
      I1 => \pin0Event_reg[35]_i_14_n_5\,
      I2 => \pin0Event_reg[35]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[30]\,
      I4 => \pin0Event2_reg_n_0_[30]\,
      I5 => \pin0Event[31]_i_10_n_0\,
      O => \pin0Event[31]_i_7_n_0\
    );
\pin0Event[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[31]_i_4_n_0\,
      I1 => \pin0Event_reg[35]_i_14_n_6\,
      I2 => \pin0Event_reg[35]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[29]\,
      I4 => \pin0Event2_reg_n_0_[29]\,
      I5 => \pin0Event[31]_i_11_n_0\,
      O => \pin0Event[31]_i_8_n_0\
    );
\pin0Event[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[31]_i_5_n_0\,
      I1 => \pin0Event_reg[35]_i_14_n_7\,
      I2 => \pin0Event_reg[35]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[28]\,
      I4 => \pin0Event2_reg_n_0_[28]\,
      I5 => \pin0Event[31]_i_12_n_0\,
      O => \pin0Event[31]_i_9_n_0\
    );
\pin0Event[35]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[39]_i_14_n_6\,
      I1 => \pin0Event_reg[39]_i_13_n_6\,
      I2 => \pin0Event1_reg_n_0_[33]\,
      O => \pin0Event[35]_i_10_n_0\
    );
\pin0Event[35]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[39]_i_13_n_7\,
      I1 => \pin0Event_reg[39]_i_14_n_7\,
      I2 => \pin0Event1_reg_n_0_[32]\,
      O => \pin0Event[35]_i_11_n_0\
    );
\pin0Event[35]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[35]_i_14_n_4\,
      I1 => \pin0Event_reg[35]_i_13_n_4\,
      I2 => \pin0Event1_reg_n_0_[31]\,
      O => \pin0Event[35]_i_12_n_0\
    );
\pin0Event[35]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[35]_i_13_n_5\,
      I1 => \pin0Event_reg[35]_i_14_n_5\,
      I2 => \pin0Event1_reg_n_0_[30]\,
      O => \pin0Event[35]_i_15_n_0\
    );
\pin0Event[35]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[30]\,
      I1 => \pin0Event5_reg_n_0_[30]\,
      I2 => \pin0Event3_reg_n_0_[30]\,
      O => \pin0Event[35]_i_16_n_0\
    );
\pin0Event[35]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[29]\,
      I1 => \pin0Event5_reg_n_0_[29]\,
      I2 => \pin0Event3_reg_n_0_[29]\,
      O => \pin0Event[35]_i_17_n_0\
    );
\pin0Event[35]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[28]\,
      I1 => \pin0Event5_reg_n_0_[28]\,
      I2 => \pin0Event3_reg_n_0_[28]\,
      O => \pin0Event[35]_i_18_n_0\
    );
\pin0Event[35]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[27]\,
      I1 => \pin0Event5_reg_n_0_[27]\,
      I2 => \pin0Event3_reg_n_0_[27]\,
      O => \pin0Event[35]_i_19_n_0\
    );
\pin0Event[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[34]\,
      I1 => \pin0Event_reg[39]_i_13_n_5\,
      I2 => \pin0Event_reg[39]_i_14_n_5\,
      I3 => \pin0Event[35]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[34]\,
      O => \pin0Event[35]_i_2_n_0\
    );
\pin0Event[35]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[31]\,
      I1 => \pin0Event5_reg_n_0_[31]\,
      I2 => \pin0Event3_reg_n_0_[31]\,
      I3 => \pin0Event[35]_i_16_n_0\,
      O => \pin0Event[35]_i_20_n_0\
    );
\pin0Event[35]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[30]\,
      I1 => \pin0Event5_reg_n_0_[30]\,
      I2 => \pin0Event3_reg_n_0_[30]\,
      I3 => \pin0Event[35]_i_17_n_0\,
      O => \pin0Event[35]_i_21_n_0\
    );
\pin0Event[35]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[29]\,
      I1 => \pin0Event5_reg_n_0_[29]\,
      I2 => \pin0Event3_reg_n_0_[29]\,
      I3 => \pin0Event[35]_i_18_n_0\,
      O => \pin0Event[35]_i_22_n_0\
    );
\pin0Event[35]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[28]\,
      I1 => \pin0Event5_reg_n_0_[28]\,
      I2 => \pin0Event3_reg_n_0_[28]\,
      I3 => \pin0Event[35]_i_19_n_0\,
      O => \pin0Event[35]_i_23_n_0\
    );
\pin0Event[35]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[30]\,
      I1 => \pin0Event6_reg_n_0_[30]\,
      I2 => \pin0Event0_reg_n_0_[30]\,
      O => \pin0Event[35]_i_24_n_0\
    );
\pin0Event[35]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[29]\,
      I1 => \pin0Event6_reg_n_0_[29]\,
      I2 => \pin0Event0_reg_n_0_[29]\,
      O => \pin0Event[35]_i_25_n_0\
    );
\pin0Event[35]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[28]\,
      I1 => \pin0Event6_reg_n_0_[28]\,
      I2 => \pin0Event0_reg_n_0_[28]\,
      O => \pin0Event[35]_i_26_n_0\
    );
\pin0Event[35]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[27]\,
      I1 => \pin0Event6_reg_n_0_[27]\,
      I2 => \pin0Event0_reg_n_0_[27]\,
      O => \pin0Event[35]_i_27_n_0\
    );
\pin0Event[35]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[31]\,
      I1 => \pin0Event6_reg_n_0_[31]\,
      I2 => \pin0Event0_reg_n_0_[31]\,
      I3 => \pin0Event[35]_i_24_n_0\,
      O => \pin0Event[35]_i_28_n_0\
    );
\pin0Event[35]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[30]\,
      I1 => \pin0Event6_reg_n_0_[30]\,
      I2 => \pin0Event0_reg_n_0_[30]\,
      I3 => \pin0Event[35]_i_25_n_0\,
      O => \pin0Event[35]_i_29_n_0\
    );
\pin0Event[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[33]\,
      I1 => \pin0Event_reg[39]_i_13_n_6\,
      I2 => \pin0Event_reg[39]_i_14_n_6\,
      I3 => \pin0Event[35]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[33]\,
      O => \pin0Event[35]_i_3_n_0\
    );
\pin0Event[35]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[29]\,
      I1 => \pin0Event6_reg_n_0_[29]\,
      I2 => \pin0Event0_reg_n_0_[29]\,
      I3 => \pin0Event[35]_i_26_n_0\,
      O => \pin0Event[35]_i_30_n_0\
    );
\pin0Event[35]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[28]\,
      I1 => \pin0Event6_reg_n_0_[28]\,
      I2 => \pin0Event0_reg_n_0_[28]\,
      I3 => \pin0Event[35]_i_27_n_0\,
      O => \pin0Event[35]_i_31_n_0\
    );
\pin0Event[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[32]\,
      I1 => \pin0Event_reg[39]_i_13_n_7\,
      I2 => \pin0Event_reg[39]_i_14_n_7\,
      I3 => \pin0Event[35]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[32]\,
      O => \pin0Event[35]_i_4_n_0\
    );
\pin0Event[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[31]\,
      I1 => \pin0Event_reg[35]_i_13_n_4\,
      I2 => \pin0Event_reg[35]_i_14_n_4\,
      I3 => \pin0Event[35]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[31]\,
      O => \pin0Event[35]_i_5_n_0\
    );
\pin0Event[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[35]_i_2_n_0\,
      I1 => \pin0Event_reg[39]_i_14_n_4\,
      I2 => \pin0Event_reg[39]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[35]\,
      I4 => \pin0Event2_reg_n_0_[35]\,
      I5 => \pin0Event[39]_i_15_n_0\,
      O => \pin0Event[35]_i_6_n_0\
    );
\pin0Event[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[35]_i_3_n_0\,
      I1 => \pin0Event_reg[39]_i_14_n_5\,
      I2 => \pin0Event_reg[39]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[34]\,
      I4 => \pin0Event2_reg_n_0_[34]\,
      I5 => \pin0Event[35]_i_10_n_0\,
      O => \pin0Event[35]_i_7_n_0\
    );
\pin0Event[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[35]_i_4_n_0\,
      I1 => \pin0Event_reg[39]_i_14_n_6\,
      I2 => \pin0Event_reg[39]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[33]\,
      I4 => \pin0Event2_reg_n_0_[33]\,
      I5 => \pin0Event[35]_i_11_n_0\,
      O => \pin0Event[35]_i_8_n_0\
    );
\pin0Event[35]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[35]_i_5_n_0\,
      I1 => \pin0Event_reg[39]_i_14_n_7\,
      I2 => \pin0Event_reg[39]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[32]\,
      I4 => \pin0Event2_reg_n_0_[32]\,
      I5 => \pin0Event[35]_i_12_n_0\,
      O => \pin0Event[35]_i_9_n_0\
    );
\pin0Event[39]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[43]_i_13_n_6\,
      I1 => \pin0Event_reg[43]_i_14_n_6\,
      I2 => \pin0Event1_reg_n_0_[37]\,
      O => \pin0Event[39]_i_10_n_0\
    );
\pin0Event[39]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[43]_i_13_n_7\,
      I1 => \pin0Event_reg[43]_i_14_n_7\,
      I2 => \pin0Event1_reg_n_0_[36]\,
      O => \pin0Event[39]_i_11_n_0\
    );
\pin0Event[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[39]_i_13_n_4\,
      I1 => \pin0Event_reg[39]_i_14_n_4\,
      I2 => \pin0Event1_reg_n_0_[35]\,
      O => \pin0Event[39]_i_12_n_0\
    );
\pin0Event[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[39]_i_13_n_5\,
      I1 => \pin0Event_reg[39]_i_14_n_5\,
      I2 => \pin0Event1_reg_n_0_[34]\,
      O => \pin0Event[39]_i_15_n_0\
    );
\pin0Event[39]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[34]\,
      I1 => \pin0Event5_reg_n_0_[34]\,
      I2 => \pin0Event3_reg_n_0_[34]\,
      O => \pin0Event[39]_i_16_n_0\
    );
\pin0Event[39]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[33]\,
      I1 => \pin0Event5_reg_n_0_[33]\,
      I2 => \pin0Event3_reg_n_0_[33]\,
      O => \pin0Event[39]_i_17_n_0\
    );
\pin0Event[39]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[32]\,
      I1 => \pin0Event5_reg_n_0_[32]\,
      I2 => \pin0Event3_reg_n_0_[32]\,
      O => \pin0Event[39]_i_18_n_0\
    );
\pin0Event[39]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[31]\,
      I1 => \pin0Event5_reg_n_0_[31]\,
      I2 => \pin0Event3_reg_n_0_[31]\,
      O => \pin0Event[39]_i_19_n_0\
    );
\pin0Event[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[38]\,
      I1 => \pin0Event_reg[43]_i_13_n_5\,
      I2 => \pin0Event_reg[43]_i_14_n_5\,
      I3 => \pin0Event[39]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[38]\,
      O => \pin0Event[39]_i_2_n_0\
    );
\pin0Event[39]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[35]\,
      I1 => \pin0Event5_reg_n_0_[35]\,
      I2 => \pin0Event3_reg_n_0_[35]\,
      I3 => \pin0Event[39]_i_16_n_0\,
      O => \pin0Event[39]_i_20_n_0\
    );
\pin0Event[39]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[34]\,
      I1 => \pin0Event5_reg_n_0_[34]\,
      I2 => \pin0Event3_reg_n_0_[34]\,
      I3 => \pin0Event[39]_i_17_n_0\,
      O => \pin0Event[39]_i_21_n_0\
    );
\pin0Event[39]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[33]\,
      I1 => \pin0Event5_reg_n_0_[33]\,
      I2 => \pin0Event3_reg_n_0_[33]\,
      I3 => \pin0Event[39]_i_18_n_0\,
      O => \pin0Event[39]_i_22_n_0\
    );
\pin0Event[39]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[32]\,
      I1 => \pin0Event5_reg_n_0_[32]\,
      I2 => \pin0Event3_reg_n_0_[32]\,
      I3 => \pin0Event[39]_i_19_n_0\,
      O => \pin0Event[39]_i_23_n_0\
    );
\pin0Event[39]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[34]\,
      I1 => \pin0Event6_reg_n_0_[34]\,
      I2 => \pin0Event0_reg_n_0_[34]\,
      O => \pin0Event[39]_i_24_n_0\
    );
\pin0Event[39]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[33]\,
      I1 => \pin0Event6_reg_n_0_[33]\,
      I2 => \pin0Event0_reg_n_0_[33]\,
      O => \pin0Event[39]_i_25_n_0\
    );
\pin0Event[39]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[32]\,
      I1 => \pin0Event6_reg_n_0_[32]\,
      I2 => \pin0Event0_reg_n_0_[32]\,
      O => \pin0Event[39]_i_26_n_0\
    );
\pin0Event[39]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[31]\,
      I1 => \pin0Event6_reg_n_0_[31]\,
      I2 => \pin0Event0_reg_n_0_[31]\,
      O => \pin0Event[39]_i_27_n_0\
    );
\pin0Event[39]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[35]\,
      I1 => \pin0Event6_reg_n_0_[35]\,
      I2 => \pin0Event0_reg_n_0_[35]\,
      I3 => \pin0Event[39]_i_24_n_0\,
      O => \pin0Event[39]_i_28_n_0\
    );
\pin0Event[39]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[34]\,
      I1 => \pin0Event6_reg_n_0_[34]\,
      I2 => \pin0Event0_reg_n_0_[34]\,
      I3 => \pin0Event[39]_i_25_n_0\,
      O => \pin0Event[39]_i_29_n_0\
    );
\pin0Event[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[37]\,
      I1 => \pin0Event_reg[43]_i_13_n_6\,
      I2 => \pin0Event_reg[43]_i_14_n_6\,
      I3 => \pin0Event[39]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[37]\,
      O => \pin0Event[39]_i_3_n_0\
    );
\pin0Event[39]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[33]\,
      I1 => \pin0Event6_reg_n_0_[33]\,
      I2 => \pin0Event0_reg_n_0_[33]\,
      I3 => \pin0Event[39]_i_26_n_0\,
      O => \pin0Event[39]_i_30_n_0\
    );
\pin0Event[39]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[32]\,
      I1 => \pin0Event6_reg_n_0_[32]\,
      I2 => \pin0Event0_reg_n_0_[32]\,
      I3 => \pin0Event[39]_i_27_n_0\,
      O => \pin0Event[39]_i_31_n_0\
    );
\pin0Event[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[36]\,
      I1 => \pin0Event_reg[43]_i_13_n_7\,
      I2 => \pin0Event_reg[43]_i_14_n_7\,
      I3 => \pin0Event[39]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[36]\,
      O => \pin0Event[39]_i_4_n_0\
    );
\pin0Event[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[35]\,
      I1 => \pin0Event_reg[39]_i_13_n_4\,
      I2 => \pin0Event_reg[39]_i_14_n_4\,
      I3 => \pin0Event[39]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[35]\,
      O => \pin0Event[39]_i_5_n_0\
    );
\pin0Event[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[39]_i_2_n_0\,
      I1 => \pin0Event_reg[43]_i_14_n_4\,
      I2 => \pin0Event_reg[43]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[39]\,
      I4 => \pin0Event2_reg_n_0_[39]\,
      I5 => \pin0Event[43]_i_15_n_0\,
      O => \pin0Event[39]_i_6_n_0\
    );
\pin0Event[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[39]_i_3_n_0\,
      I1 => \pin0Event_reg[43]_i_14_n_5\,
      I2 => \pin0Event_reg[43]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[38]\,
      I4 => \pin0Event2_reg_n_0_[38]\,
      I5 => \pin0Event[39]_i_10_n_0\,
      O => \pin0Event[39]_i_7_n_0\
    );
\pin0Event[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[39]_i_4_n_0\,
      I1 => \pin0Event_reg[43]_i_14_n_6\,
      I2 => \pin0Event_reg[43]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[37]\,
      I4 => \pin0Event2_reg_n_0_[37]\,
      I5 => \pin0Event[39]_i_11_n_0\,
      O => \pin0Event[39]_i_8_n_0\
    );
\pin0Event[39]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[39]_i_5_n_0\,
      I1 => \pin0Event_reg[43]_i_14_n_7\,
      I2 => \pin0Event_reg[43]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[36]\,
      I4 => \pin0Event2_reg_n_0_[36]\,
      I5 => \pin0Event[39]_i_12_n_0\,
      O => \pin0Event[39]_i_9_n_0\
    );
\pin0Event[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[2]\,
      I1 => \pin0Event_reg[7]_i_13_n_5\,
      I2 => \pin0Event_reg[7]_i_14_n_5\,
      O => \pin0Event[3]_i_10_n_0\
    );
\pin0Event[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[2]\,
      I1 => \pin0Event_reg[7]_i_13_n_5\,
      I2 => \pin0Event_reg[7]_i_14_n_5\,
      I3 => \pin0Event[3]_i_9_n_0\,
      I4 => \pin0Event2_reg_n_0_[2]\,
      O => \pin0Event[3]_i_2_n_0\
    );
\pin0Event[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \pin0Event[3]_i_9_n_0\,
      I1 => \pin0Event2_reg_n_0_[2]\,
      I2 => \pin0Event1_reg_n_0_[2]\,
      I3 => \pin0Event_reg[7]_i_13_n_5\,
      I4 => \pin0Event_reg[7]_i_14_n_5\,
      O => \pin0Event[3]_i_3_n_0\
    );
\pin0Event[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event_reg[7]_i_14_n_6\,
      I1 => \pin0Event_reg[7]_i_13_n_6\,
      I2 => \pin0Event1_reg_n_0_[1]\,
      I3 => \pin0Event2_reg_n_0_[1]\,
      O => \pin0Event[3]_i_4_n_0\
    );
\pin0Event[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[3]_i_2_n_0\,
      I1 => \pin0Event_reg[7]_i_14_n_4\,
      I2 => \pin0Event_reg[7]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[3]\,
      I4 => \pin0Event2_reg_n_0_[3]\,
      I5 => \pin0Event[7]_i_15_n_0\,
      O => \pin0Event[3]_i_5_n_0\
    );
\pin0Event[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \pin0Event[3]_i_10_n_0\,
      I1 => \pin0Event2_reg_n_0_[2]\,
      I2 => \pin0Event1_reg_n_0_[1]\,
      I3 => \pin0Event_reg[7]_i_13_n_6\,
      I4 => \pin0Event_reg[7]_i_14_n_6\,
      I5 => \pin0Event2_reg_n_0_[1]\,
      O => \pin0Event[3]_i_6_n_0\
    );
\pin0Event[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \pin0Event[3]_i_4_n_0\,
      I1 => \pin0Event_reg[7]_i_14_n_7\,
      I2 => \pin0Event_reg[7]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[0]\,
      O => \pin0Event[3]_i_7_n_0\
    );
\pin0Event[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event_reg[7]_i_14_n_7\,
      I1 => \pin0Event_reg[7]_i_13_n_7\,
      I2 => \pin0Event1_reg_n_0_[0]\,
      I3 => \pin0Event2_reg_n_0_[0]\,
      O => \pin0Event[3]_i_8_n_0\
    );
\pin0Event[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[1]\,
      I1 => \pin0Event_reg[7]_i_13_n_6\,
      I2 => \pin0Event_reg[7]_i_14_n_6\,
      O => \pin0Event[3]_i_9_n_0\
    );
\pin0Event[43]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[47]_i_14_n_6\,
      I1 => \pin0Event1_reg_n_0_[41]\,
      I2 => \pin0Event_reg[47]_i_15_n_6\,
      O => \pin0Event[43]_i_10_n_0\
    );
\pin0Event[43]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[47]_i_14_n_7\,
      I1 => \pin0Event_reg[47]_i_15_n_7\,
      I2 => \pin0Event1_reg_n_0_[40]\,
      O => \pin0Event[43]_i_11_n_0\
    );
\pin0Event[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[43]_i_13_n_4\,
      I1 => \pin0Event1_reg_n_0_[39]\,
      I2 => \pin0Event_reg[43]_i_14_n_4\,
      O => \pin0Event[43]_i_12_n_0\
    );
\pin0Event[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[43]_i_13_n_5\,
      I1 => \pin0Event_reg[43]_i_14_n_5\,
      I2 => \pin0Event1_reg_n_0_[38]\,
      O => \pin0Event[43]_i_15_n_0\
    );
\pin0Event[43]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[38]\,
      I1 => \pin0Event5_reg_n_0_[38]\,
      I2 => \pin0Event3_reg_n_0_[38]\,
      O => \pin0Event[43]_i_16_n_0\
    );
\pin0Event[43]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[37]\,
      I1 => \pin0Event5_reg_n_0_[37]\,
      I2 => \pin0Event3_reg_n_0_[37]\,
      O => \pin0Event[43]_i_17_n_0\
    );
\pin0Event[43]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[36]\,
      I1 => \pin0Event5_reg_n_0_[36]\,
      I2 => \pin0Event3_reg_n_0_[36]\,
      O => \pin0Event[43]_i_18_n_0\
    );
\pin0Event[43]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[35]\,
      I1 => \pin0Event5_reg_n_0_[35]\,
      I2 => \pin0Event3_reg_n_0_[35]\,
      O => \pin0Event[43]_i_19_n_0\
    );
\pin0Event[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[42]\,
      I1 => \pin0Event_reg[47]_i_14_n_5\,
      I2 => \pin0Event_reg[47]_i_15_n_5\,
      I3 => \pin0Event[43]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[42]\,
      O => \pin0Event[43]_i_2_n_0\
    );
\pin0Event[43]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[39]\,
      I1 => \pin0Event5_reg_n_0_[39]\,
      I2 => \pin0Event3_reg_n_0_[39]\,
      I3 => \pin0Event[43]_i_16_n_0\,
      O => \pin0Event[43]_i_20_n_0\
    );
\pin0Event[43]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[38]\,
      I1 => \pin0Event5_reg_n_0_[38]\,
      I2 => \pin0Event3_reg_n_0_[38]\,
      I3 => \pin0Event[43]_i_17_n_0\,
      O => \pin0Event[43]_i_21_n_0\
    );
\pin0Event[43]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[37]\,
      I1 => \pin0Event5_reg_n_0_[37]\,
      I2 => \pin0Event3_reg_n_0_[37]\,
      I3 => \pin0Event[43]_i_18_n_0\,
      O => \pin0Event[43]_i_22_n_0\
    );
\pin0Event[43]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[36]\,
      I1 => \pin0Event5_reg_n_0_[36]\,
      I2 => \pin0Event3_reg_n_0_[36]\,
      I3 => \pin0Event[43]_i_19_n_0\,
      O => \pin0Event[43]_i_23_n_0\
    );
\pin0Event[43]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[38]\,
      I1 => \pin0Event6_reg_n_0_[38]\,
      I2 => \pin0Event0_reg_n_0_[38]\,
      O => \pin0Event[43]_i_24_n_0\
    );
\pin0Event[43]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[37]\,
      I1 => \pin0Event6_reg_n_0_[37]\,
      I2 => \pin0Event0_reg_n_0_[37]\,
      O => \pin0Event[43]_i_25_n_0\
    );
\pin0Event[43]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[36]\,
      I1 => \pin0Event6_reg_n_0_[36]\,
      I2 => \pin0Event0_reg_n_0_[36]\,
      O => \pin0Event[43]_i_26_n_0\
    );
\pin0Event[43]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[35]\,
      I1 => \pin0Event6_reg_n_0_[35]\,
      I2 => \pin0Event0_reg_n_0_[35]\,
      O => \pin0Event[43]_i_27_n_0\
    );
\pin0Event[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[39]\,
      I1 => \pin0Event6_reg_n_0_[39]\,
      I2 => \pin0Event0_reg_n_0_[39]\,
      I3 => \pin0Event[43]_i_24_n_0\,
      O => \pin0Event[43]_i_28_n_0\
    );
\pin0Event[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[38]\,
      I1 => \pin0Event6_reg_n_0_[38]\,
      I2 => \pin0Event0_reg_n_0_[38]\,
      I3 => \pin0Event[43]_i_25_n_0\,
      O => \pin0Event[43]_i_29_n_0\
    );
\pin0Event[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[41]\,
      I1 => \pin0Event_reg[47]_i_14_n_6\,
      I2 => \pin0Event_reg[47]_i_15_n_6\,
      I3 => \pin0Event[43]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[41]\,
      O => \pin0Event[43]_i_3_n_0\
    );
\pin0Event[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[37]\,
      I1 => \pin0Event6_reg_n_0_[37]\,
      I2 => \pin0Event0_reg_n_0_[37]\,
      I3 => \pin0Event[43]_i_26_n_0\,
      O => \pin0Event[43]_i_30_n_0\
    );
\pin0Event[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[36]\,
      I1 => \pin0Event6_reg_n_0_[36]\,
      I2 => \pin0Event0_reg_n_0_[36]\,
      I3 => \pin0Event[43]_i_27_n_0\,
      O => \pin0Event[43]_i_31_n_0\
    );
\pin0Event[43]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[40]\,
      I1 => \pin0Event_reg[47]_i_14_n_7\,
      I2 => \pin0Event_reg[47]_i_15_n_7\,
      I3 => \pin0Event[43]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[40]\,
      O => \pin0Event[43]_i_4_n_0\
    );
\pin0Event[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[39]\,
      I1 => \pin0Event_reg[43]_i_13_n_4\,
      I2 => \pin0Event_reg[43]_i_14_n_4\,
      I3 => \pin0Event[43]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[39]\,
      O => \pin0Event[43]_i_5_n_0\
    );
\pin0Event[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[43]_i_2_n_0\,
      I1 => \pin0Event_reg[47]_i_15_n_4\,
      I2 => \pin0Event_reg[47]_i_14_n_4\,
      I3 => \pin0Event1_reg_n_0_[43]\,
      I4 => \pin0Event2_reg_n_0_[43]\,
      I5 => \pin0Event[47]_i_16_n_0\,
      O => \pin0Event[43]_i_6_n_0\
    );
\pin0Event[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[43]_i_3_n_0\,
      I1 => \pin0Event_reg[47]_i_15_n_5\,
      I2 => \pin0Event_reg[47]_i_14_n_5\,
      I3 => \pin0Event1_reg_n_0_[42]\,
      I4 => \pin0Event2_reg_n_0_[42]\,
      I5 => \pin0Event[43]_i_10_n_0\,
      O => \pin0Event[43]_i_7_n_0\
    );
\pin0Event[43]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[43]_i_4_n_0\,
      I1 => \pin0Event_reg[47]_i_15_n_6\,
      I2 => \pin0Event_reg[47]_i_14_n_6\,
      I3 => \pin0Event1_reg_n_0_[41]\,
      I4 => \pin0Event2_reg_n_0_[41]\,
      I5 => \pin0Event[43]_i_11_n_0\,
      O => \pin0Event[43]_i_8_n_0\
    );
\pin0Event[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[43]_i_5_n_0\,
      I1 => \pin0Event_reg[47]_i_15_n_7\,
      I2 => \pin0Event_reg[47]_i_14_n_7\,
      I3 => \pin0Event1_reg_n_0_[40]\,
      I4 => \pin0Event2_reg_n_0_[40]\,
      I5 => \pin0Event[43]_i_12_n_0\,
      O => \pin0Event[43]_i_9_n_0\
    );
\pin0Event[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[47]_i_10_n_7\,
      I1 => \pin0Event1_reg_n_0_[44]\,
      I2 => \pin0Event_reg[47]_i_11_n_7\,
      O => \pin0Event[47]_i_12_n_0\
    );
\pin0Event[47]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[47]_i_14_n_4\,
      I1 => \pin0Event1_reg_n_0_[43]\,
      I2 => \pin0Event_reg[47]_i_15_n_4\,
      O => \pin0Event[47]_i_13_n_0\
    );
\pin0Event[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[47]_i_15_n_5\,
      I1 => \pin0Event1_reg_n_0_[42]\,
      I2 => \pin0Event_reg[47]_i_14_n_5\,
      O => \pin0Event[47]_i_16_n_0\
    );
\pin0Event[47]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event_reg[47]_i_10_n_6\,
      I1 => \pin0Event1_reg_n_0_[45]\,
      I2 => \pin0Event_reg[47]_i_11_n_6\,
      O => \pin0Event[47]_i_17_n_0\
    );
\pin0Event[47]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event_reg[47]_i_11_n_4\,
      I1 => \pin0Event_reg[47]_i_10_n_4\,
      I2 => \pin0Event1_reg_n_0_[47]\,
      I3 => \pin0Event2_reg_n_0_[47]\,
      O => \pin0Event[47]_i_18_n_0\
    );
\pin0Event[47]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event3_reg_n_0_[45]\,
      I1 => \pin0Event4_reg_n_0_[45]\,
      I2 => \pin0Event5_reg_n_0_[45]\,
      O => \pin0Event[47]_i_19_n_0\
    );
\pin0Event[47]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event3_reg_n_0_[44]\,
      I1 => \pin0Event4_reg_n_0_[44]\,
      I2 => \pin0Event5_reg_n_0_[44]\,
      O => \pin0Event[47]_i_20_n_0\
    );
\pin0Event[47]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event3_reg_n_0_[43]\,
      I1 => \pin0Event4_reg_n_0_[43]\,
      I2 => \pin0Event5_reg_n_0_[43]\,
      O => \pin0Event[47]_i_21_n_0\
    );
\pin0Event[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin0Event5_reg_n_0_[46]\,
      I1 => \pin0Event4_reg_n_0_[46]\,
      I2 => \pin0Event3_reg_n_0_[46]\,
      I3 => \pin0Event4_reg_n_0_[47]\,
      I4 => \pin0Event3_reg_n_0_[47]\,
      I5 => \pin0Event5_reg_n_0_[47]\,
      O => \pin0Event[47]_i_22_n_0\
    );
\pin0Event[47]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event[47]_i_19_n_0\,
      I1 => \pin0Event4_reg_n_0_[46]\,
      I2 => \pin0Event3_reg_n_0_[46]\,
      I3 => \pin0Event5_reg_n_0_[46]\,
      O => \pin0Event[47]_i_23_n_0\
    );
\pin0Event[47]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event3_reg_n_0_[45]\,
      I1 => \pin0Event4_reg_n_0_[45]\,
      I2 => \pin0Event5_reg_n_0_[45]\,
      I3 => \pin0Event[47]_i_20_n_0\,
      O => \pin0Event[47]_i_24_n_0\
    );
\pin0Event[47]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event3_reg_n_0_[44]\,
      I1 => \pin0Event4_reg_n_0_[44]\,
      I2 => \pin0Event5_reg_n_0_[44]\,
      I3 => \pin0Event[47]_i_21_n_0\,
      O => \pin0Event[47]_i_25_n_0\
    );
\pin0Event[47]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event0_reg_n_0_[45]\,
      I1 => \pin0Event7_reg_n_0_[45]\,
      I2 => \pin0Event6_reg_n_0_[45]\,
      O => \pin0Event[47]_i_26_n_0\
    );
\pin0Event[47]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[44]\,
      I1 => \pin0Event6_reg_n_0_[44]\,
      I2 => \pin0Event0_reg_n_0_[44]\,
      O => \pin0Event[47]_i_27_n_0\
    );
\pin0Event[47]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[43]\,
      I1 => \pin0Event6_reg_n_0_[43]\,
      I2 => \pin0Event0_reg_n_0_[43]\,
      O => \pin0Event[47]_i_28_n_0\
    );
\pin0Event[47]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin0Event0_reg_n_0_[46]\,
      I1 => \pin0Event7_reg_n_0_[46]\,
      I2 => \pin0Event6_reg_n_0_[46]\,
      I3 => \pin0Event7_reg_n_0_[47]\,
      I4 => \pin0Event6_reg_n_0_[47]\,
      I5 => \pin0Event0_reg_n_0_[47]\,
      O => \pin0Event[47]_i_29_n_0\
    );
\pin0Event[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[45]\,
      I1 => \pin0Event_reg[47]_i_10_n_6\,
      I2 => \pin0Event_reg[47]_i_11_n_6\,
      I3 => \pin0Event[47]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[45]\,
      O => \pin0Event[47]_i_3_n_0\
    );
\pin0Event[47]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event[47]_i_26_n_0\,
      I1 => \pin0Event7_reg_n_0_[46]\,
      I2 => \pin0Event6_reg_n_0_[46]\,
      I3 => \pin0Event0_reg_n_0_[46]\,
      O => \pin0Event[47]_i_30_n_0\
    );
\pin0Event[47]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event0_reg_n_0_[45]\,
      I1 => \pin0Event7_reg_n_0_[45]\,
      I2 => \pin0Event6_reg_n_0_[45]\,
      I3 => \pin0Event[47]_i_27_n_0\,
      O => \pin0Event[47]_i_31_n_0\
    );
\pin0Event[47]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[44]\,
      I1 => \pin0Event6_reg_n_0_[44]\,
      I2 => \pin0Event0_reg_n_0_[44]\,
      I3 => \pin0Event[47]_i_28_n_0\,
      O => \pin0Event[47]_i_32_n_0\
    );
\pin0Event[47]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event5_reg_n_0_[42]\,
      I1 => \pin0Event3_reg_n_0_[42]\,
      I2 => \pin0Event4_reg_n_0_[42]\,
      O => \pin0Event[47]_i_33_n_0\
    );
\pin0Event[47]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[41]\,
      I1 => \pin0Event5_reg_n_0_[41]\,
      I2 => \pin0Event3_reg_n_0_[41]\,
      O => \pin0Event[47]_i_34_n_0\
    );
\pin0Event[47]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[40]\,
      I1 => \pin0Event5_reg_n_0_[40]\,
      I2 => \pin0Event3_reg_n_0_[40]\,
      O => \pin0Event[47]_i_35_n_0\
    );
\pin0Event[47]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[39]\,
      I1 => \pin0Event5_reg_n_0_[39]\,
      I2 => \pin0Event3_reg_n_0_[39]\,
      O => \pin0Event[47]_i_36_n_0\
    );
\pin0Event[47]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event3_reg_n_0_[43]\,
      I1 => \pin0Event4_reg_n_0_[43]\,
      I2 => \pin0Event5_reg_n_0_[43]\,
      I3 => \pin0Event[47]_i_33_n_0\,
      O => \pin0Event[47]_i_37_n_0\
    );
\pin0Event[47]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event5_reg_n_0_[42]\,
      I1 => \pin0Event3_reg_n_0_[42]\,
      I2 => \pin0Event4_reg_n_0_[42]\,
      I3 => \pin0Event[47]_i_34_n_0\,
      O => \pin0Event[47]_i_38_n_0\
    );
\pin0Event[47]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[41]\,
      I1 => \pin0Event5_reg_n_0_[41]\,
      I2 => \pin0Event3_reg_n_0_[41]\,
      I3 => \pin0Event[47]_i_35_n_0\,
      O => \pin0Event[47]_i_39_n_0\
    );
\pin0Event[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[44]\,
      I1 => \pin0Event_reg[47]_i_10_n_7\,
      I2 => \pin0Event_reg[47]_i_11_n_7\,
      I3 => \pin0Event[47]_i_13_n_0\,
      I4 => \pin0Event2_reg_n_0_[44]\,
      O => \pin0Event[47]_i_4_n_0\
    );
\pin0Event[47]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[40]\,
      I1 => \pin0Event5_reg_n_0_[40]\,
      I2 => \pin0Event3_reg_n_0_[40]\,
      I3 => \pin0Event[47]_i_36_n_0\,
      O => \pin0Event[47]_i_40_n_0\
    );
\pin0Event[47]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[42]\,
      I1 => \pin0Event6_reg_n_0_[42]\,
      I2 => \pin0Event0_reg_n_0_[42]\,
      O => \pin0Event[47]_i_41_n_0\
    );
\pin0Event[47]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[41]\,
      I1 => \pin0Event6_reg_n_0_[41]\,
      I2 => \pin0Event0_reg_n_0_[41]\,
      O => \pin0Event[47]_i_42_n_0\
    );
\pin0Event[47]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[40]\,
      I1 => \pin0Event6_reg_n_0_[40]\,
      I2 => \pin0Event0_reg_n_0_[40]\,
      O => \pin0Event[47]_i_43_n_0\
    );
\pin0Event[47]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[39]\,
      I1 => \pin0Event6_reg_n_0_[39]\,
      I2 => \pin0Event0_reg_n_0_[39]\,
      O => \pin0Event[47]_i_44_n_0\
    );
\pin0Event[47]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[43]\,
      I1 => \pin0Event6_reg_n_0_[43]\,
      I2 => \pin0Event0_reg_n_0_[43]\,
      I3 => \pin0Event[47]_i_41_n_0\,
      O => \pin0Event[47]_i_45_n_0\
    );
\pin0Event[47]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[42]\,
      I1 => \pin0Event6_reg_n_0_[42]\,
      I2 => \pin0Event0_reg_n_0_[42]\,
      I3 => \pin0Event[47]_i_42_n_0\,
      O => \pin0Event[47]_i_46_n_0\
    );
\pin0Event[47]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[41]\,
      I1 => \pin0Event6_reg_n_0_[41]\,
      I2 => \pin0Event0_reg_n_0_[41]\,
      I3 => \pin0Event[47]_i_43_n_0\,
      O => \pin0Event[47]_i_47_n_0\
    );
\pin0Event[47]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[40]\,
      I1 => \pin0Event6_reg_n_0_[40]\,
      I2 => \pin0Event0_reg_n_0_[40]\,
      I3 => \pin0Event[47]_i_44_n_0\,
      O => \pin0Event[47]_i_48_n_0\
    );
\pin0Event[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[43]\,
      I1 => \pin0Event_reg[47]_i_14_n_4\,
      I2 => \pin0Event_reg[47]_i_15_n_4\,
      I3 => \pin0Event[47]_i_16_n_0\,
      I4 => \pin0Event2_reg_n_0_[43]\,
      O => \pin0Event[47]_i_5_n_0\
    );
\pin0Event[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \pin0Event2_reg_n_0_[46]\,
      I1 => \pin0Event[47]_i_17_n_0\,
      I2 => \pin0Event[47]_i_18_n_0\,
      I3 => \pin0Event_reg[47]_i_10_n_5\,
      I4 => \pin0Event1_reg_n_0_[46]\,
      I5 => \pin0Event_reg[47]_i_11_n_5\,
      O => \pin0Event[47]_i_6_n_0\
    );
\pin0Event[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[47]_i_3_n_0\,
      I1 => \pin0Event_reg[47]_i_11_n_5\,
      I2 => \pin0Event_reg[47]_i_10_n_5\,
      I3 => \pin0Event1_reg_n_0_[46]\,
      I4 => \pin0Event2_reg_n_0_[46]\,
      I5 => \pin0Event[47]_i_17_n_0\,
      O => \pin0Event[47]_i_7_n_0\
    );
\pin0Event[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[47]_i_4_n_0\,
      I1 => \pin0Event_reg[47]_i_11_n_6\,
      I2 => \pin0Event_reg[47]_i_10_n_6\,
      I3 => \pin0Event1_reg_n_0_[45]\,
      I4 => \pin0Event2_reg_n_0_[45]\,
      I5 => \pin0Event[47]_i_12_n_0\,
      O => \pin0Event[47]_i_8_n_0\
    );
\pin0Event[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[47]_i_5_n_0\,
      I1 => \pin0Event_reg[47]_i_11_n_7\,
      I2 => \pin0Event_reg[47]_i_10_n_7\,
      I3 => \pin0Event1_reg_n_0_[44]\,
      I4 => \pin0Event2_reg_n_0_[44]\,
      I5 => \pin0Event[47]_i_13_n_0\,
      O => \pin0Event[47]_i_9_n_0\
    );
\pin0Event[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[5]\,
      I1 => \pin0Event_reg[11]_i_13_n_6\,
      I2 => \pin0Event_reg[11]_i_14_n_6\,
      O => \pin0Event[7]_i_10_n_0\
    );
\pin0Event[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[4]\,
      I1 => \pin0Event_reg[11]_i_14_n_7\,
      I2 => \pin0Event_reg[11]_i_13_n_7\,
      O => \pin0Event[7]_i_11_n_0\
    );
\pin0Event[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[3]\,
      I1 => \pin0Event_reg[7]_i_13_n_4\,
      I2 => \pin0Event_reg[7]_i_14_n_4\,
      O => \pin0Event[7]_i_12_n_0\
    );
\pin0Event[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[2]\,
      I1 => \pin0Event_reg[7]_i_14_n_5\,
      I2 => \pin0Event_reg[7]_i_13_n_5\,
      O => \pin0Event[7]_i_15_n_0\
    );
\pin0Event[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[2]\,
      I1 => \pin0Event5_reg_n_0_[2]\,
      I2 => \pin0Event3_reg_n_0_[2]\,
      O => \pin0Event[7]_i_16_n_0\
    );
\pin0Event[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[1]\,
      I1 => \pin0Event5_reg_n_0_[1]\,
      I2 => \pin0Event3_reg_n_0_[1]\,
      O => \pin0Event[7]_i_17_n_0\
    );
\pin0Event[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[0]\,
      I1 => \pin0Event5_reg_n_0_[0]\,
      I2 => \pin0Event3_reg_n_0_[0]\,
      O => \pin0Event[7]_i_18_n_0\
    );
\pin0Event[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[3]\,
      I1 => \pin0Event5_reg_n_0_[3]\,
      I2 => \pin0Event3_reg_n_0_[3]\,
      I3 => \pin0Event[7]_i_16_n_0\,
      O => \pin0Event[7]_i_19_n_0\
    );
\pin0Event[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[6]\,
      I1 => \pin0Event_reg[11]_i_13_n_5\,
      I2 => \pin0Event_reg[11]_i_14_n_5\,
      I3 => \pin0Event[7]_i_10_n_0\,
      I4 => \pin0Event2_reg_n_0_[6]\,
      O => \pin0Event[7]_i_2_n_0\
    );
\pin0Event[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[2]\,
      I1 => \pin0Event5_reg_n_0_[2]\,
      I2 => \pin0Event3_reg_n_0_[2]\,
      I3 => \pin0Event[7]_i_17_n_0\,
      O => \pin0Event[7]_i_20_n_0\
    );
\pin0Event[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[1]\,
      I1 => \pin0Event5_reg_n_0_[1]\,
      I2 => \pin0Event3_reg_n_0_[1]\,
      I3 => \pin0Event[7]_i_18_n_0\,
      O => \pin0Event[7]_i_21_n_0\
    );
\pin0Event[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin0Event4_reg_n_0_[0]\,
      I1 => \pin0Event5_reg_n_0_[0]\,
      I2 => \pin0Event3_reg_n_0_[0]\,
      O => \pin0Event[7]_i_22_n_0\
    );
\pin0Event[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[2]\,
      I1 => \pin0Event0_reg_n_0_[2]\,
      I2 => \pin0Event6_reg_n_0_[2]\,
      O => \pin0Event[7]_i_23_n_0\
    );
\pin0Event[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[1]\,
      I1 => \pin0Event0_reg_n_0_[1]\,
      I2 => \pin0Event6_reg_n_0_[1]\,
      O => \pin0Event[7]_i_24_n_0\
    );
\pin0Event[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[0]\,
      I1 => \pin0Event0_reg_n_0_[0]\,
      I2 => \pin0Event6_reg_n_0_[0]\,
      O => \pin0Event[7]_i_25_n_0\
    );
\pin0Event[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[3]\,
      I1 => \pin0Event6_reg_n_0_[3]\,
      I2 => \pin0Event0_reg_n_0_[3]\,
      I3 => \pin0Event[7]_i_23_n_0\,
      O => \pin0Event[7]_i_26_n_0\
    );
\pin0Event[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[2]\,
      I1 => \pin0Event0_reg_n_0_[2]\,
      I2 => \pin0Event6_reg_n_0_[2]\,
      I3 => \pin0Event[7]_i_24_n_0\,
      O => \pin0Event[7]_i_27_n_0\
    );
\pin0Event[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[1]\,
      I1 => \pin0Event0_reg_n_0_[1]\,
      I2 => \pin0Event6_reg_n_0_[1]\,
      I3 => \pin0Event[7]_i_25_n_0\,
      O => \pin0Event[7]_i_28_n_0\
    );
\pin0Event[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin0Event7_reg_n_0_[0]\,
      I1 => \pin0Event0_reg_n_0_[0]\,
      I2 => \pin0Event6_reg_n_0_[0]\,
      O => \pin0Event[7]_i_29_n_0\
    );
\pin0Event[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[5]\,
      I1 => \pin0Event_reg[11]_i_13_n_6\,
      I2 => \pin0Event_reg[11]_i_14_n_6\,
      I3 => \pin0Event[7]_i_11_n_0\,
      I4 => \pin0Event2_reg_n_0_[5]\,
      O => \pin0Event[7]_i_3_n_0\
    );
\pin0Event[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[4]\,
      I1 => \pin0Event_reg[11]_i_13_n_7\,
      I2 => \pin0Event_reg[11]_i_14_n_7\,
      I3 => \pin0Event[7]_i_12_n_0\,
      I4 => \pin0Event2_reg_n_0_[4]\,
      O => \pin0Event[7]_i_4_n_0\
    );
\pin0Event[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin0Event1_reg_n_0_[3]\,
      I1 => \pin0Event_reg[7]_i_13_n_4\,
      I2 => \pin0Event_reg[7]_i_14_n_4\,
      I3 => \pin0Event[7]_i_15_n_0\,
      I4 => \pin0Event2_reg_n_0_[3]\,
      O => \pin0Event[7]_i_5_n_0\
    );
\pin0Event[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[7]_i_2_n_0\,
      I1 => \pin0Event_reg[11]_i_14_n_4\,
      I2 => \pin0Event_reg[11]_i_13_n_4\,
      I3 => \pin0Event1_reg_n_0_[7]\,
      I4 => \pin0Event2_reg_n_0_[7]\,
      I5 => \pin0Event[11]_i_15_n_0\,
      O => \pin0Event[7]_i_6_n_0\
    );
\pin0Event[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[7]_i_3_n_0\,
      I1 => \pin0Event_reg[11]_i_14_n_5\,
      I2 => \pin0Event_reg[11]_i_13_n_5\,
      I3 => \pin0Event1_reg_n_0_[6]\,
      I4 => \pin0Event2_reg_n_0_[6]\,
      I5 => \pin0Event[7]_i_10_n_0\,
      O => \pin0Event[7]_i_7_n_0\
    );
\pin0Event[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[7]_i_4_n_0\,
      I1 => \pin0Event_reg[11]_i_14_n_6\,
      I2 => \pin0Event_reg[11]_i_13_n_6\,
      I3 => \pin0Event1_reg_n_0_[5]\,
      I4 => \pin0Event2_reg_n_0_[5]\,
      I5 => \pin0Event[7]_i_11_n_0\,
      O => \pin0Event[7]_i_8_n_0\
    );
\pin0Event[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin0Event[7]_i_5_n_0\,
      I1 => \pin0Event_reg[11]_i_14_n_7\,
      I2 => \pin0Event_reg[11]_i_13_n_7\,
      I3 => \pin0Event1_reg_n_0_[4]\,
      I4 => \pin0Event2_reg_n_0_[4]\,
      I5 => \pin0Event[7]_i_12_n_0\,
      O => \pin0Event[7]_i_9_n_0\
    );
\pin0Event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(0),
      Q => pin0Event_out(0),
      R => '0'
    );
\pin0Event_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(10),
      Q => pin0Event_out(10),
      R => '0'
    );
\pin0Event_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(11),
      Q => pin0Event_out(11),
      R => '0'
    );
\pin0Event_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[7]_i_1_n_0\,
      CO(3) => \pin0Event_reg[11]_i_1_n_0\,
      CO(2) => \pin0Event_reg[11]_i_1_n_1\,
      CO(1) => \pin0Event_reg[11]_i_1_n_2\,
      CO(0) => \pin0Event_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[11]_i_2_n_0\,
      DI(2) => \pin0Event[11]_i_3_n_0\,
      DI(1) => \pin0Event[11]_i_4_n_0\,
      DI(0) => \pin0Event[11]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(11 downto 8),
      S(3) => \pin0Event[11]_i_6_n_0\,
      S(2) => \pin0Event[11]_i_7_n_0\,
      S(1) => \pin0Event[11]_i_8_n_0\,
      S(0) => \pin0Event[11]_i_9_n_0\
    );
\pin0Event_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[7]_i_13_n_0\,
      CO(3) => \pin0Event_reg[11]_i_13_n_0\,
      CO(2) => \pin0Event_reg[11]_i_13_n_1\,
      CO(1) => \pin0Event_reg[11]_i_13_n_2\,
      CO(0) => \pin0Event_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[11]_i_16_n_0\,
      DI(2) => \pin0Event[11]_i_17_n_0\,
      DI(1) => \pin0Event[11]_i_18_n_0\,
      DI(0) => \pin0Event[11]_i_19_n_0\,
      O(3) => \pin0Event_reg[11]_i_13_n_4\,
      O(2) => \pin0Event_reg[11]_i_13_n_5\,
      O(1) => \pin0Event_reg[11]_i_13_n_6\,
      O(0) => \pin0Event_reg[11]_i_13_n_7\,
      S(3) => \pin0Event[11]_i_20_n_0\,
      S(2) => \pin0Event[11]_i_21_n_0\,
      S(1) => \pin0Event[11]_i_22_n_0\,
      S(0) => \pin0Event[11]_i_23_n_0\
    );
\pin0Event_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[7]_i_14_n_0\,
      CO(3) => \pin0Event_reg[11]_i_14_n_0\,
      CO(2) => \pin0Event_reg[11]_i_14_n_1\,
      CO(1) => \pin0Event_reg[11]_i_14_n_2\,
      CO(0) => \pin0Event_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[11]_i_24_n_0\,
      DI(2) => \pin0Event[11]_i_25_n_0\,
      DI(1) => \pin0Event[11]_i_26_n_0\,
      DI(0) => \pin0Event[11]_i_27_n_0\,
      O(3) => \pin0Event_reg[11]_i_14_n_4\,
      O(2) => \pin0Event_reg[11]_i_14_n_5\,
      O(1) => \pin0Event_reg[11]_i_14_n_6\,
      O(0) => \pin0Event_reg[11]_i_14_n_7\,
      S(3) => \pin0Event[11]_i_28_n_0\,
      S(2) => \pin0Event[11]_i_29_n_0\,
      S(1) => \pin0Event[11]_i_30_n_0\,
      S(0) => \pin0Event[11]_i_31_n_0\
    );
\pin0Event_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(12),
      Q => pin0Event_out(12),
      R => '0'
    );
\pin0Event_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(13),
      Q => pin0Event_out(13),
      R => '0'
    );
\pin0Event_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(14),
      Q => pin0Event_out(14),
      R => '0'
    );
\pin0Event_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(15),
      Q => pin0Event_out(15),
      R => '0'
    );
\pin0Event_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[11]_i_1_n_0\,
      CO(3) => \pin0Event_reg[15]_i_1_n_0\,
      CO(2) => \pin0Event_reg[15]_i_1_n_1\,
      CO(1) => \pin0Event_reg[15]_i_1_n_2\,
      CO(0) => \pin0Event_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[15]_i_2_n_0\,
      DI(2) => \pin0Event[15]_i_3_n_0\,
      DI(1) => \pin0Event[15]_i_4_n_0\,
      DI(0) => \pin0Event[15]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(15 downto 12),
      S(3) => \pin0Event[15]_i_6_n_0\,
      S(2) => \pin0Event[15]_i_7_n_0\,
      S(1) => \pin0Event[15]_i_8_n_0\,
      S(0) => \pin0Event[15]_i_9_n_0\
    );
\pin0Event_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[11]_i_13_n_0\,
      CO(3) => \pin0Event_reg[15]_i_13_n_0\,
      CO(2) => \pin0Event_reg[15]_i_13_n_1\,
      CO(1) => \pin0Event_reg[15]_i_13_n_2\,
      CO(0) => \pin0Event_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[15]_i_16_n_0\,
      DI(2) => \pin0Event[15]_i_17_n_0\,
      DI(1) => \pin0Event[15]_i_18_n_0\,
      DI(0) => \pin0Event[15]_i_19_n_0\,
      O(3) => \pin0Event_reg[15]_i_13_n_4\,
      O(2) => \pin0Event_reg[15]_i_13_n_5\,
      O(1) => \pin0Event_reg[15]_i_13_n_6\,
      O(0) => \pin0Event_reg[15]_i_13_n_7\,
      S(3) => \pin0Event[15]_i_20_n_0\,
      S(2) => \pin0Event[15]_i_21_n_0\,
      S(1) => \pin0Event[15]_i_22_n_0\,
      S(0) => \pin0Event[15]_i_23_n_0\
    );
\pin0Event_reg[15]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[11]_i_14_n_0\,
      CO(3) => \pin0Event_reg[15]_i_14_n_0\,
      CO(2) => \pin0Event_reg[15]_i_14_n_1\,
      CO(1) => \pin0Event_reg[15]_i_14_n_2\,
      CO(0) => \pin0Event_reg[15]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[15]_i_24_n_0\,
      DI(2) => \pin0Event[15]_i_25_n_0\,
      DI(1) => \pin0Event[15]_i_26_n_0\,
      DI(0) => \pin0Event[15]_i_27_n_0\,
      O(3) => \pin0Event_reg[15]_i_14_n_4\,
      O(2) => \pin0Event_reg[15]_i_14_n_5\,
      O(1) => \pin0Event_reg[15]_i_14_n_6\,
      O(0) => \pin0Event_reg[15]_i_14_n_7\,
      S(3) => \pin0Event[15]_i_28_n_0\,
      S(2) => \pin0Event[15]_i_29_n_0\,
      S(1) => \pin0Event[15]_i_30_n_0\,
      S(0) => \pin0Event[15]_i_31_n_0\
    );
\pin0Event_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(16),
      Q => pin0Event_out(16),
      R => '0'
    );
\pin0Event_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(17),
      Q => pin0Event_out(17),
      R => '0'
    );
\pin0Event_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(18),
      Q => pin0Event_out(18),
      R => '0'
    );
\pin0Event_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(19),
      Q => pin0Event_out(19),
      R => '0'
    );
\pin0Event_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[15]_i_1_n_0\,
      CO(3) => \pin0Event_reg[19]_i_1_n_0\,
      CO(2) => \pin0Event_reg[19]_i_1_n_1\,
      CO(1) => \pin0Event_reg[19]_i_1_n_2\,
      CO(0) => \pin0Event_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[19]_i_2_n_0\,
      DI(2) => \pin0Event[19]_i_3_n_0\,
      DI(1) => \pin0Event[19]_i_4_n_0\,
      DI(0) => \pin0Event[19]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(19 downto 16),
      S(3) => \pin0Event[19]_i_6_n_0\,
      S(2) => \pin0Event[19]_i_7_n_0\,
      S(1) => \pin0Event[19]_i_8_n_0\,
      S(0) => \pin0Event[19]_i_9_n_0\
    );
\pin0Event_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[15]_i_13_n_0\,
      CO(3) => \pin0Event_reg[19]_i_13_n_0\,
      CO(2) => \pin0Event_reg[19]_i_13_n_1\,
      CO(1) => \pin0Event_reg[19]_i_13_n_2\,
      CO(0) => \pin0Event_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[19]_i_16_n_0\,
      DI(2) => \pin0Event[19]_i_17_n_0\,
      DI(1) => \pin0Event[19]_i_18_n_0\,
      DI(0) => \pin0Event[19]_i_19_n_0\,
      O(3) => \pin0Event_reg[19]_i_13_n_4\,
      O(2) => \pin0Event_reg[19]_i_13_n_5\,
      O(1) => \pin0Event_reg[19]_i_13_n_6\,
      O(0) => \pin0Event_reg[19]_i_13_n_7\,
      S(3) => \pin0Event[19]_i_20_n_0\,
      S(2) => \pin0Event[19]_i_21_n_0\,
      S(1) => \pin0Event[19]_i_22_n_0\,
      S(0) => \pin0Event[19]_i_23_n_0\
    );
\pin0Event_reg[19]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[15]_i_14_n_0\,
      CO(3) => \pin0Event_reg[19]_i_14_n_0\,
      CO(2) => \pin0Event_reg[19]_i_14_n_1\,
      CO(1) => \pin0Event_reg[19]_i_14_n_2\,
      CO(0) => \pin0Event_reg[19]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[19]_i_24_n_0\,
      DI(2) => \pin0Event[19]_i_25_n_0\,
      DI(1) => \pin0Event[19]_i_26_n_0\,
      DI(0) => \pin0Event[19]_i_27_n_0\,
      O(3) => \pin0Event_reg[19]_i_14_n_4\,
      O(2) => \pin0Event_reg[19]_i_14_n_5\,
      O(1) => \pin0Event_reg[19]_i_14_n_6\,
      O(0) => \pin0Event_reg[19]_i_14_n_7\,
      S(3) => \pin0Event[19]_i_28_n_0\,
      S(2) => \pin0Event[19]_i_29_n_0\,
      S(1) => \pin0Event[19]_i_30_n_0\,
      S(0) => \pin0Event[19]_i_31_n_0\
    );
\pin0Event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(1),
      Q => pin0Event_out(1),
      R => '0'
    );
\pin0Event_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(20),
      Q => pin0Event_out(20),
      R => '0'
    );
\pin0Event_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(21),
      Q => pin0Event_out(21),
      R => '0'
    );
\pin0Event_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(22),
      Q => pin0Event_out(22),
      R => '0'
    );
\pin0Event_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(23),
      Q => pin0Event_out(23),
      R => '0'
    );
\pin0Event_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[19]_i_1_n_0\,
      CO(3) => \pin0Event_reg[23]_i_1_n_0\,
      CO(2) => \pin0Event_reg[23]_i_1_n_1\,
      CO(1) => \pin0Event_reg[23]_i_1_n_2\,
      CO(0) => \pin0Event_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[23]_i_2_n_0\,
      DI(2) => \pin0Event[23]_i_3_n_0\,
      DI(1) => \pin0Event[23]_i_4_n_0\,
      DI(0) => \pin0Event[23]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(23 downto 20),
      S(3) => \pin0Event[23]_i_6_n_0\,
      S(2) => \pin0Event[23]_i_7_n_0\,
      S(1) => \pin0Event[23]_i_8_n_0\,
      S(0) => \pin0Event[23]_i_9_n_0\
    );
\pin0Event_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[19]_i_13_n_0\,
      CO(3) => \pin0Event_reg[23]_i_13_n_0\,
      CO(2) => \pin0Event_reg[23]_i_13_n_1\,
      CO(1) => \pin0Event_reg[23]_i_13_n_2\,
      CO(0) => \pin0Event_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[23]_i_16_n_0\,
      DI(2) => \pin0Event[23]_i_17_n_0\,
      DI(1) => \pin0Event[23]_i_18_n_0\,
      DI(0) => \pin0Event[23]_i_19_n_0\,
      O(3) => \pin0Event_reg[23]_i_13_n_4\,
      O(2) => \pin0Event_reg[23]_i_13_n_5\,
      O(1) => \pin0Event_reg[23]_i_13_n_6\,
      O(0) => \pin0Event_reg[23]_i_13_n_7\,
      S(3) => \pin0Event[23]_i_20_n_0\,
      S(2) => \pin0Event[23]_i_21_n_0\,
      S(1) => \pin0Event[23]_i_22_n_0\,
      S(0) => \pin0Event[23]_i_23_n_0\
    );
\pin0Event_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[19]_i_14_n_0\,
      CO(3) => \pin0Event_reg[23]_i_14_n_0\,
      CO(2) => \pin0Event_reg[23]_i_14_n_1\,
      CO(1) => \pin0Event_reg[23]_i_14_n_2\,
      CO(0) => \pin0Event_reg[23]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[23]_i_24_n_0\,
      DI(2) => \pin0Event[23]_i_25_n_0\,
      DI(1) => \pin0Event[23]_i_26_n_0\,
      DI(0) => \pin0Event[23]_i_27_n_0\,
      O(3) => \pin0Event_reg[23]_i_14_n_4\,
      O(2) => \pin0Event_reg[23]_i_14_n_5\,
      O(1) => \pin0Event_reg[23]_i_14_n_6\,
      O(0) => \pin0Event_reg[23]_i_14_n_7\,
      S(3) => \pin0Event[23]_i_28_n_0\,
      S(2) => \pin0Event[23]_i_29_n_0\,
      S(1) => \pin0Event[23]_i_30_n_0\,
      S(0) => \pin0Event[23]_i_31_n_0\
    );
\pin0Event_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(24),
      Q => pin0Event_out(24),
      R => '0'
    );
\pin0Event_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(25),
      Q => pin0Event_out(25),
      R => '0'
    );
\pin0Event_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(26),
      Q => pin0Event_out(26),
      R => '0'
    );
\pin0Event_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(27),
      Q => pin0Event_out(27),
      R => '0'
    );
\pin0Event_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[23]_i_1_n_0\,
      CO(3) => \pin0Event_reg[27]_i_1_n_0\,
      CO(2) => \pin0Event_reg[27]_i_1_n_1\,
      CO(1) => \pin0Event_reg[27]_i_1_n_2\,
      CO(0) => \pin0Event_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[27]_i_2_n_0\,
      DI(2) => \pin0Event[27]_i_3_n_0\,
      DI(1) => \pin0Event[27]_i_4_n_0\,
      DI(0) => \pin0Event[27]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(27 downto 24),
      S(3) => \pin0Event[27]_i_6_n_0\,
      S(2) => \pin0Event[27]_i_7_n_0\,
      S(1) => \pin0Event[27]_i_8_n_0\,
      S(0) => \pin0Event[27]_i_9_n_0\
    );
\pin0Event_reg[27]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[23]_i_13_n_0\,
      CO(3) => \pin0Event_reg[27]_i_13_n_0\,
      CO(2) => \pin0Event_reg[27]_i_13_n_1\,
      CO(1) => \pin0Event_reg[27]_i_13_n_2\,
      CO(0) => \pin0Event_reg[27]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[27]_i_16_n_0\,
      DI(2) => \pin0Event[27]_i_17_n_0\,
      DI(1) => \pin0Event[27]_i_18_n_0\,
      DI(0) => \pin0Event[27]_i_19_n_0\,
      O(3) => \pin0Event_reg[27]_i_13_n_4\,
      O(2) => \pin0Event_reg[27]_i_13_n_5\,
      O(1) => \pin0Event_reg[27]_i_13_n_6\,
      O(0) => \pin0Event_reg[27]_i_13_n_7\,
      S(3) => \pin0Event[27]_i_20_n_0\,
      S(2) => \pin0Event[27]_i_21_n_0\,
      S(1) => \pin0Event[27]_i_22_n_0\,
      S(0) => \pin0Event[27]_i_23_n_0\
    );
\pin0Event_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[23]_i_14_n_0\,
      CO(3) => \pin0Event_reg[27]_i_14_n_0\,
      CO(2) => \pin0Event_reg[27]_i_14_n_1\,
      CO(1) => \pin0Event_reg[27]_i_14_n_2\,
      CO(0) => \pin0Event_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[27]_i_24_n_0\,
      DI(2) => \pin0Event[27]_i_25_n_0\,
      DI(1) => \pin0Event[27]_i_26_n_0\,
      DI(0) => \pin0Event[27]_i_27_n_0\,
      O(3) => \pin0Event_reg[27]_i_14_n_4\,
      O(2) => \pin0Event_reg[27]_i_14_n_5\,
      O(1) => \pin0Event_reg[27]_i_14_n_6\,
      O(0) => \pin0Event_reg[27]_i_14_n_7\,
      S(3) => \pin0Event[27]_i_28_n_0\,
      S(2) => \pin0Event[27]_i_29_n_0\,
      S(1) => \pin0Event[27]_i_30_n_0\,
      S(0) => \pin0Event[27]_i_31_n_0\
    );
\pin0Event_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(28),
      Q => pin0Event_out(28),
      R => '0'
    );
\pin0Event_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(29),
      Q => pin0Event_out(29),
      R => '0'
    );
\pin0Event_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(2),
      Q => pin0Event_out(2),
      R => '0'
    );
\pin0Event_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(30),
      Q => pin0Event_out(30),
      R => '0'
    );
\pin0Event_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(31),
      Q => pin0Event_out(31),
      R => '0'
    );
\pin0Event_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[27]_i_1_n_0\,
      CO(3) => \pin0Event_reg[31]_i_1_n_0\,
      CO(2) => \pin0Event_reg[31]_i_1_n_1\,
      CO(1) => \pin0Event_reg[31]_i_1_n_2\,
      CO(0) => \pin0Event_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[31]_i_2_n_0\,
      DI(2) => \pin0Event[31]_i_3_n_0\,
      DI(1) => \pin0Event[31]_i_4_n_0\,
      DI(0) => \pin0Event[31]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(31 downto 28),
      S(3) => \pin0Event[31]_i_6_n_0\,
      S(2) => \pin0Event[31]_i_7_n_0\,
      S(1) => \pin0Event[31]_i_8_n_0\,
      S(0) => \pin0Event[31]_i_9_n_0\
    );
\pin0Event_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[27]_i_13_n_0\,
      CO(3) => \pin0Event_reg[31]_i_13_n_0\,
      CO(2) => \pin0Event_reg[31]_i_13_n_1\,
      CO(1) => \pin0Event_reg[31]_i_13_n_2\,
      CO(0) => \pin0Event_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[31]_i_16_n_0\,
      DI(2) => \pin0Event[31]_i_17_n_0\,
      DI(1) => \pin0Event[31]_i_18_n_0\,
      DI(0) => \pin0Event[31]_i_19_n_0\,
      O(3) => \pin0Event_reg[31]_i_13_n_4\,
      O(2) => \pin0Event_reg[31]_i_13_n_5\,
      O(1) => \pin0Event_reg[31]_i_13_n_6\,
      O(0) => \pin0Event_reg[31]_i_13_n_7\,
      S(3) => \pin0Event[31]_i_20_n_0\,
      S(2) => \pin0Event[31]_i_21_n_0\,
      S(1) => \pin0Event[31]_i_22_n_0\,
      S(0) => \pin0Event[31]_i_23_n_0\
    );
\pin0Event_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[27]_i_14_n_0\,
      CO(3) => \pin0Event_reg[31]_i_14_n_0\,
      CO(2) => \pin0Event_reg[31]_i_14_n_1\,
      CO(1) => \pin0Event_reg[31]_i_14_n_2\,
      CO(0) => \pin0Event_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[31]_i_24_n_0\,
      DI(2) => \pin0Event[31]_i_25_n_0\,
      DI(1) => \pin0Event[31]_i_26_n_0\,
      DI(0) => \pin0Event[31]_i_27_n_0\,
      O(3) => \pin0Event_reg[31]_i_14_n_4\,
      O(2) => \pin0Event_reg[31]_i_14_n_5\,
      O(1) => \pin0Event_reg[31]_i_14_n_6\,
      O(0) => \pin0Event_reg[31]_i_14_n_7\,
      S(3) => \pin0Event[31]_i_28_n_0\,
      S(2) => \pin0Event[31]_i_29_n_0\,
      S(1) => \pin0Event[31]_i_30_n_0\,
      S(0) => \pin0Event[31]_i_31_n_0\
    );
\pin0Event_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(32),
      Q => pin0Event_out(32),
      R => '0'
    );
\pin0Event_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(33),
      Q => pin0Event_out(33),
      R => '0'
    );
\pin0Event_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(34),
      Q => pin0Event_out(34),
      R => '0'
    );
\pin0Event_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(35),
      Q => pin0Event_out(35),
      R => '0'
    );
\pin0Event_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[31]_i_1_n_0\,
      CO(3) => \pin0Event_reg[35]_i_1_n_0\,
      CO(2) => \pin0Event_reg[35]_i_1_n_1\,
      CO(1) => \pin0Event_reg[35]_i_1_n_2\,
      CO(0) => \pin0Event_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[35]_i_2_n_0\,
      DI(2) => \pin0Event[35]_i_3_n_0\,
      DI(1) => \pin0Event[35]_i_4_n_0\,
      DI(0) => \pin0Event[35]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(35 downto 32),
      S(3) => \pin0Event[35]_i_6_n_0\,
      S(2) => \pin0Event[35]_i_7_n_0\,
      S(1) => \pin0Event[35]_i_8_n_0\,
      S(0) => \pin0Event[35]_i_9_n_0\
    );
\pin0Event_reg[35]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[31]_i_13_n_0\,
      CO(3) => \pin0Event_reg[35]_i_13_n_0\,
      CO(2) => \pin0Event_reg[35]_i_13_n_1\,
      CO(1) => \pin0Event_reg[35]_i_13_n_2\,
      CO(0) => \pin0Event_reg[35]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[35]_i_16_n_0\,
      DI(2) => \pin0Event[35]_i_17_n_0\,
      DI(1) => \pin0Event[35]_i_18_n_0\,
      DI(0) => \pin0Event[35]_i_19_n_0\,
      O(3) => \pin0Event_reg[35]_i_13_n_4\,
      O(2) => \pin0Event_reg[35]_i_13_n_5\,
      O(1) => \pin0Event_reg[35]_i_13_n_6\,
      O(0) => \pin0Event_reg[35]_i_13_n_7\,
      S(3) => \pin0Event[35]_i_20_n_0\,
      S(2) => \pin0Event[35]_i_21_n_0\,
      S(1) => \pin0Event[35]_i_22_n_0\,
      S(0) => \pin0Event[35]_i_23_n_0\
    );
\pin0Event_reg[35]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[31]_i_14_n_0\,
      CO(3) => \pin0Event_reg[35]_i_14_n_0\,
      CO(2) => \pin0Event_reg[35]_i_14_n_1\,
      CO(1) => \pin0Event_reg[35]_i_14_n_2\,
      CO(0) => \pin0Event_reg[35]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[35]_i_24_n_0\,
      DI(2) => \pin0Event[35]_i_25_n_0\,
      DI(1) => \pin0Event[35]_i_26_n_0\,
      DI(0) => \pin0Event[35]_i_27_n_0\,
      O(3) => \pin0Event_reg[35]_i_14_n_4\,
      O(2) => \pin0Event_reg[35]_i_14_n_5\,
      O(1) => \pin0Event_reg[35]_i_14_n_6\,
      O(0) => \pin0Event_reg[35]_i_14_n_7\,
      S(3) => \pin0Event[35]_i_28_n_0\,
      S(2) => \pin0Event[35]_i_29_n_0\,
      S(1) => \pin0Event[35]_i_30_n_0\,
      S(0) => \pin0Event[35]_i_31_n_0\
    );
\pin0Event_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(36),
      Q => pin0Event_out(36),
      R => '0'
    );
\pin0Event_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(37),
      Q => pin0Event_out(37),
      R => '0'
    );
\pin0Event_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(38),
      Q => pin0Event_out(38),
      R => '0'
    );
\pin0Event_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(39),
      Q => pin0Event_out(39),
      R => '0'
    );
\pin0Event_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[35]_i_1_n_0\,
      CO(3) => \pin0Event_reg[39]_i_1_n_0\,
      CO(2) => \pin0Event_reg[39]_i_1_n_1\,
      CO(1) => \pin0Event_reg[39]_i_1_n_2\,
      CO(0) => \pin0Event_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[39]_i_2_n_0\,
      DI(2) => \pin0Event[39]_i_3_n_0\,
      DI(1) => \pin0Event[39]_i_4_n_0\,
      DI(0) => \pin0Event[39]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(39 downto 36),
      S(3) => \pin0Event[39]_i_6_n_0\,
      S(2) => \pin0Event[39]_i_7_n_0\,
      S(1) => \pin0Event[39]_i_8_n_0\,
      S(0) => \pin0Event[39]_i_9_n_0\
    );
\pin0Event_reg[39]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[35]_i_13_n_0\,
      CO(3) => \pin0Event_reg[39]_i_13_n_0\,
      CO(2) => \pin0Event_reg[39]_i_13_n_1\,
      CO(1) => \pin0Event_reg[39]_i_13_n_2\,
      CO(0) => \pin0Event_reg[39]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[39]_i_16_n_0\,
      DI(2) => \pin0Event[39]_i_17_n_0\,
      DI(1) => \pin0Event[39]_i_18_n_0\,
      DI(0) => \pin0Event[39]_i_19_n_0\,
      O(3) => \pin0Event_reg[39]_i_13_n_4\,
      O(2) => \pin0Event_reg[39]_i_13_n_5\,
      O(1) => \pin0Event_reg[39]_i_13_n_6\,
      O(0) => \pin0Event_reg[39]_i_13_n_7\,
      S(3) => \pin0Event[39]_i_20_n_0\,
      S(2) => \pin0Event[39]_i_21_n_0\,
      S(1) => \pin0Event[39]_i_22_n_0\,
      S(0) => \pin0Event[39]_i_23_n_0\
    );
\pin0Event_reg[39]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[35]_i_14_n_0\,
      CO(3) => \pin0Event_reg[39]_i_14_n_0\,
      CO(2) => \pin0Event_reg[39]_i_14_n_1\,
      CO(1) => \pin0Event_reg[39]_i_14_n_2\,
      CO(0) => \pin0Event_reg[39]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[39]_i_24_n_0\,
      DI(2) => \pin0Event[39]_i_25_n_0\,
      DI(1) => \pin0Event[39]_i_26_n_0\,
      DI(0) => \pin0Event[39]_i_27_n_0\,
      O(3) => \pin0Event_reg[39]_i_14_n_4\,
      O(2) => \pin0Event_reg[39]_i_14_n_5\,
      O(1) => \pin0Event_reg[39]_i_14_n_6\,
      O(0) => \pin0Event_reg[39]_i_14_n_7\,
      S(3) => \pin0Event[39]_i_28_n_0\,
      S(2) => \pin0Event[39]_i_29_n_0\,
      S(1) => \pin0Event[39]_i_30_n_0\,
      S(0) => \pin0Event[39]_i_31_n_0\
    );
\pin0Event_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(3),
      Q => pin0Event_out(3),
      R => '0'
    );
\pin0Event_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event_reg[3]_i_1_n_0\,
      CO(2) => \pin0Event_reg[3]_i_1_n_1\,
      CO(1) => \pin0Event_reg[3]_i_1_n_2\,
      CO(0) => \pin0Event_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[3]_i_2_n_0\,
      DI(2) => \pin0Event[3]_i_3_n_0\,
      DI(1) => \pin0Event[3]_i_4_n_0\,
      DI(0) => \pin0Event2_reg_n_0_[0]\,
      O(3 downto 0) => pin0Event03_out(3 downto 0),
      S(3) => \pin0Event[3]_i_5_n_0\,
      S(2) => \pin0Event[3]_i_6_n_0\,
      S(1) => \pin0Event[3]_i_7_n_0\,
      S(0) => \pin0Event[3]_i_8_n_0\
    );
\pin0Event_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(40),
      Q => pin0Event_out(40),
      R => '0'
    );
\pin0Event_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(41),
      Q => pin0Event_out(41),
      R => '0'
    );
\pin0Event_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(42),
      Q => pin0Event_out(42),
      R => '0'
    );
\pin0Event_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(43),
      Q => pin0Event_out(43),
      R => '0'
    );
\pin0Event_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[39]_i_1_n_0\,
      CO(3) => \pin0Event_reg[43]_i_1_n_0\,
      CO(2) => \pin0Event_reg[43]_i_1_n_1\,
      CO(1) => \pin0Event_reg[43]_i_1_n_2\,
      CO(0) => \pin0Event_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[43]_i_2_n_0\,
      DI(2) => \pin0Event[43]_i_3_n_0\,
      DI(1) => \pin0Event[43]_i_4_n_0\,
      DI(0) => \pin0Event[43]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(43 downto 40),
      S(3) => \pin0Event[43]_i_6_n_0\,
      S(2) => \pin0Event[43]_i_7_n_0\,
      S(1) => \pin0Event[43]_i_8_n_0\,
      S(0) => \pin0Event[43]_i_9_n_0\
    );
\pin0Event_reg[43]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[39]_i_13_n_0\,
      CO(3) => \pin0Event_reg[43]_i_13_n_0\,
      CO(2) => \pin0Event_reg[43]_i_13_n_1\,
      CO(1) => \pin0Event_reg[43]_i_13_n_2\,
      CO(0) => \pin0Event_reg[43]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[43]_i_16_n_0\,
      DI(2) => \pin0Event[43]_i_17_n_0\,
      DI(1) => \pin0Event[43]_i_18_n_0\,
      DI(0) => \pin0Event[43]_i_19_n_0\,
      O(3) => \pin0Event_reg[43]_i_13_n_4\,
      O(2) => \pin0Event_reg[43]_i_13_n_5\,
      O(1) => \pin0Event_reg[43]_i_13_n_6\,
      O(0) => \pin0Event_reg[43]_i_13_n_7\,
      S(3) => \pin0Event[43]_i_20_n_0\,
      S(2) => \pin0Event[43]_i_21_n_0\,
      S(1) => \pin0Event[43]_i_22_n_0\,
      S(0) => \pin0Event[43]_i_23_n_0\
    );
\pin0Event_reg[43]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[39]_i_14_n_0\,
      CO(3) => \pin0Event_reg[43]_i_14_n_0\,
      CO(2) => \pin0Event_reg[43]_i_14_n_1\,
      CO(1) => \pin0Event_reg[43]_i_14_n_2\,
      CO(0) => \pin0Event_reg[43]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[43]_i_24_n_0\,
      DI(2) => \pin0Event[43]_i_25_n_0\,
      DI(1) => \pin0Event[43]_i_26_n_0\,
      DI(0) => \pin0Event[43]_i_27_n_0\,
      O(3) => \pin0Event_reg[43]_i_14_n_4\,
      O(2) => \pin0Event_reg[43]_i_14_n_5\,
      O(1) => \pin0Event_reg[43]_i_14_n_6\,
      O(0) => \pin0Event_reg[43]_i_14_n_7\,
      S(3) => \pin0Event[43]_i_28_n_0\,
      S(2) => \pin0Event[43]_i_29_n_0\,
      S(1) => \pin0Event[43]_i_30_n_0\,
      S(0) => \pin0Event[43]_i_31_n_0\
    );
\pin0Event_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(44),
      Q => pin0Event_out(44),
      R => '0'
    );
\pin0Event_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(45),
      Q => pin0Event_out(45),
      R => '0'
    );
\pin0Event_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(46),
      Q => pin0Event_out(46),
      R => '0'
    );
\pin0Event_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(47),
      Q => pin0Event_out(47),
      R => '0'
    );
\pin0Event_reg[47]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[47]_i_14_n_0\,
      CO(3) => \NLW_pin0Event_reg[47]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \pin0Event_reg[47]_i_10_n_1\,
      CO(1) => \pin0Event_reg[47]_i_10_n_2\,
      CO(0) => \pin0Event_reg[47]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin0Event[47]_i_19_n_0\,
      DI(1) => \pin0Event[47]_i_20_n_0\,
      DI(0) => \pin0Event[47]_i_21_n_0\,
      O(3) => \pin0Event_reg[47]_i_10_n_4\,
      O(2) => \pin0Event_reg[47]_i_10_n_5\,
      O(1) => \pin0Event_reg[47]_i_10_n_6\,
      O(0) => \pin0Event_reg[47]_i_10_n_7\,
      S(3) => \pin0Event[47]_i_22_n_0\,
      S(2) => \pin0Event[47]_i_23_n_0\,
      S(1) => \pin0Event[47]_i_24_n_0\,
      S(0) => \pin0Event[47]_i_25_n_0\
    );
\pin0Event_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[47]_i_15_n_0\,
      CO(3) => \NLW_pin0Event_reg[47]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \pin0Event_reg[47]_i_11_n_1\,
      CO(1) => \pin0Event_reg[47]_i_11_n_2\,
      CO(0) => \pin0Event_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin0Event[47]_i_26_n_0\,
      DI(1) => \pin0Event[47]_i_27_n_0\,
      DI(0) => \pin0Event[47]_i_28_n_0\,
      O(3) => \pin0Event_reg[47]_i_11_n_4\,
      O(2) => \pin0Event_reg[47]_i_11_n_5\,
      O(1) => \pin0Event_reg[47]_i_11_n_6\,
      O(0) => \pin0Event_reg[47]_i_11_n_7\,
      S(3) => \pin0Event[47]_i_29_n_0\,
      S(2) => \pin0Event[47]_i_30_n_0\,
      S(1) => \pin0Event[47]_i_31_n_0\,
      S(0) => \pin0Event[47]_i_32_n_0\
    );
\pin0Event_reg[47]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[43]_i_13_n_0\,
      CO(3) => \pin0Event_reg[47]_i_14_n_0\,
      CO(2) => \pin0Event_reg[47]_i_14_n_1\,
      CO(1) => \pin0Event_reg[47]_i_14_n_2\,
      CO(0) => \pin0Event_reg[47]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[47]_i_33_n_0\,
      DI(2) => \pin0Event[47]_i_34_n_0\,
      DI(1) => \pin0Event[47]_i_35_n_0\,
      DI(0) => \pin0Event[47]_i_36_n_0\,
      O(3) => \pin0Event_reg[47]_i_14_n_4\,
      O(2) => \pin0Event_reg[47]_i_14_n_5\,
      O(1) => \pin0Event_reg[47]_i_14_n_6\,
      O(0) => \pin0Event_reg[47]_i_14_n_7\,
      S(3) => \pin0Event[47]_i_37_n_0\,
      S(2) => \pin0Event[47]_i_38_n_0\,
      S(1) => \pin0Event[47]_i_39_n_0\,
      S(0) => \pin0Event[47]_i_40_n_0\
    );
\pin0Event_reg[47]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[43]_i_14_n_0\,
      CO(3) => \pin0Event_reg[47]_i_15_n_0\,
      CO(2) => \pin0Event_reg[47]_i_15_n_1\,
      CO(1) => \pin0Event_reg[47]_i_15_n_2\,
      CO(0) => \pin0Event_reg[47]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[47]_i_41_n_0\,
      DI(2) => \pin0Event[47]_i_42_n_0\,
      DI(1) => \pin0Event[47]_i_43_n_0\,
      DI(0) => \pin0Event[47]_i_44_n_0\,
      O(3) => \pin0Event_reg[47]_i_15_n_4\,
      O(2) => \pin0Event_reg[47]_i_15_n_5\,
      O(1) => \pin0Event_reg[47]_i_15_n_6\,
      O(0) => \pin0Event_reg[47]_i_15_n_7\,
      S(3) => \pin0Event[47]_i_45_n_0\,
      S(2) => \pin0Event[47]_i_46_n_0\,
      S(1) => \pin0Event[47]_i_47_n_0\,
      S(0) => \pin0Event[47]_i_48_n_0\
    );
\pin0Event_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin0Event_reg[47]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pin0Event_reg[47]_i_2_n_1\,
      CO(1) => \pin0Event_reg[47]_i_2_n_2\,
      CO(0) => \pin0Event_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin0Event[47]_i_3_n_0\,
      DI(1) => \pin0Event[47]_i_4_n_0\,
      DI(0) => \pin0Event[47]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(47 downto 44),
      S(3) => \pin0Event[47]_i_6_n_0\,
      S(2) => \pin0Event[47]_i_7_n_0\,
      S(1) => \pin0Event[47]_i_8_n_0\,
      S(0) => \pin0Event[47]_i_9_n_0\
    );
\pin0Event_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(4),
      Q => pin0Event_out(4),
      R => '0'
    );
\pin0Event_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(5),
      Q => pin0Event_out(5),
      R => '0'
    );
\pin0Event_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(6),
      Q => pin0Event_out(6),
      R => '0'
    );
\pin0Event_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(7),
      Q => pin0Event_out(7),
      R => '0'
    );
\pin0Event_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin0Event_reg[3]_i_1_n_0\,
      CO(3) => \pin0Event_reg[7]_i_1_n_0\,
      CO(2) => \pin0Event_reg[7]_i_1_n_1\,
      CO(1) => \pin0Event_reg[7]_i_1_n_2\,
      CO(0) => \pin0Event_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[7]_i_2_n_0\,
      DI(2) => \pin0Event[7]_i_3_n_0\,
      DI(1) => \pin0Event[7]_i_4_n_0\,
      DI(0) => \pin0Event[7]_i_5_n_0\,
      O(3 downto 0) => pin0Event03_out(7 downto 4),
      S(3) => \pin0Event[7]_i_6_n_0\,
      S(2) => \pin0Event[7]_i_7_n_0\,
      S(1) => \pin0Event[7]_i_8_n_0\,
      S(0) => \pin0Event[7]_i_9_n_0\
    );
\pin0Event_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event_reg[7]_i_13_n_0\,
      CO(2) => \pin0Event_reg[7]_i_13_n_1\,
      CO(1) => \pin0Event_reg[7]_i_13_n_2\,
      CO(0) => \pin0Event_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[7]_i_16_n_0\,
      DI(2) => \pin0Event[7]_i_17_n_0\,
      DI(1) => \pin0Event[7]_i_18_n_0\,
      DI(0) => '0',
      O(3) => \pin0Event_reg[7]_i_13_n_4\,
      O(2) => \pin0Event_reg[7]_i_13_n_5\,
      O(1) => \pin0Event_reg[7]_i_13_n_6\,
      O(0) => \pin0Event_reg[7]_i_13_n_7\,
      S(3) => \pin0Event[7]_i_19_n_0\,
      S(2) => \pin0Event[7]_i_20_n_0\,
      S(1) => \pin0Event[7]_i_21_n_0\,
      S(0) => \pin0Event[7]_i_22_n_0\
    );
\pin0Event_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin0Event_reg[7]_i_14_n_0\,
      CO(2) => \pin0Event_reg[7]_i_14_n_1\,
      CO(1) => \pin0Event_reg[7]_i_14_n_2\,
      CO(0) => \pin0Event_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin0Event[7]_i_23_n_0\,
      DI(2) => \pin0Event[7]_i_24_n_0\,
      DI(1) => \pin0Event[7]_i_25_n_0\,
      DI(0) => '0',
      O(3) => \pin0Event_reg[7]_i_14_n_4\,
      O(2) => \pin0Event_reg[7]_i_14_n_5\,
      O(1) => \pin0Event_reg[7]_i_14_n_6\,
      O(0) => \pin0Event_reg[7]_i_14_n_7\,
      S(3) => \pin0Event[7]_i_26_n_0\,
      S(2) => \pin0Event[7]_i_27_n_0\,
      S(1) => \pin0Event[7]_i_28_n_0\,
      S(0) => \pin0Event[7]_i_29_n_0\
    );
\pin0Event_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(8),
      Q => pin0Event_out(8),
      R => '0'
    );
\pin0Event_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN0_MAP_0_n_1,
      D => pin0Event03_out(9),
      Q => pin0Event_out(9),
      R => '0'
    );
pin0Sync0_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => sync_out,
      Q => pin0Sync0_old,
      R => '0'
    );
pin0Sync1_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin0Sync1,
      Q => pin0Sync1_old,
      R => '0'
    );
pin0Sync2_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin0Sync2,
      Q => pin0Sync2_old,
      R => '0'
    );
pin0Sync3_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin0Sync3,
      Q => pin0Sync3_old,
      R => '0'
    );
pin0Sync4_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin0Sync4,
      Q => pin0Sync4_old,
      R => '0'
    );
pin0Sync5_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin0Sync5,
      Q => pin0Sync5_old,
      R => '0'
    );
pin0Sync6_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin0Sync6,
      Q => pin0Sync6_old,
      R => '0'
    );
pin0Sync7_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin0Sync7,
      Q => pin0Sync7_old,
      R => '0'
    );
\pin1Event0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0[0]_i_1_n_0\,
      Q => \pin1Event0_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[12]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[12]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[12]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[16]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[16]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[16]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[16]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[20]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[20]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[20]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[4]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[20]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[24]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[24]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[24]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[24]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[28]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[28]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[28]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[28]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[32]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[4]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[32]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[32]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[32]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[36]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[36]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[36]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[36]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[40]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[40]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[40]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[4]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[40]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[44]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event0_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[44]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event0_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[44]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event0_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[44]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event0_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[47]_i_2_n_7\,
      Q => \pin1Event0_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event0_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[47]_i_2_n_6\,
      Q => \pin1Event0_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event0_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[47]_i_2_n_5\,
      Q => \pin1Event0_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[4]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[8]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[8]_i_1_n_6\,
      Q => \pin1Event0_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[8]_i_1_n_5\,
      Q => \pin1Event0_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[8]_i_1_n_4\,
      Q => \pin1Event0_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin1Event0,
      D => \pin0Event0_reg[12]_i_1_n_7\,
      Q => \pin1Event0_reg_n_0_[9]\,
      R => globalReset
    );
\pin1Event1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(0),
      Q => \pin1Event1_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(10),
      Q => \pin1Event1_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(11),
      Q => \pin1Event1_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(12),
      Q => \pin1Event1_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(13),
      Q => \pin1Event1_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(14),
      Q => \pin1Event1_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(15),
      Q => \pin1Event1_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(16),
      Q => \pin1Event1_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(17),
      Q => \pin1Event1_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(18),
      Q => \pin1Event1_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(19),
      Q => \pin1Event1_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(1),
      Q => \pin1Event1_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(20),
      Q => \pin1Event1_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(21),
      Q => \pin1Event1_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(22),
      Q => \pin1Event1_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(23),
      Q => \pin1Event1_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(24),
      Q => \pin1Event1_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(25),
      Q => \pin1Event1_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(26),
      Q => \pin1Event1_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(27),
      Q => \pin1Event1_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(28),
      Q => \pin1Event1_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(29),
      Q => \pin1Event1_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(2),
      Q => \pin1Event1_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(30),
      Q => \pin1Event1_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(31),
      Q => \pin1Event1_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(32),
      Q => \pin1Event1_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(33),
      Q => \pin1Event1_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(34),
      Q => \pin1Event1_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(35),
      Q => \pin1Event1_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(36),
      Q => \pin1Event1_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(37),
      Q => \pin1Event1_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(38),
      Q => \pin1Event1_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(39),
      Q => \pin1Event1_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(3),
      Q => \pin1Event1_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(40),
      Q => \pin1Event1_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(41),
      Q => \pin1Event1_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(42),
      Q => \pin1Event1_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(43),
      Q => \pin1Event1_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(44),
      Q => \pin1Event1_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(45),
      Q => \pin1Event1_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(46),
      Q => \pin1Event1_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(47),
      Q => \pin1Event1_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(4),
      Q => \pin1Event1_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(5),
      Q => \pin1Event1_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(6),
      Q => \pin1Event1_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(7),
      Q => \pin1Event1_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(8),
      Q => \pin1Event1_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin1Event1,
      D => plusOp(9),
      Q => \pin1Event1_reg_n_0_[9]\,
      R => globalReset
    );
\pin1Event2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2[0]_i_1_n_0\,
      Q => \pin1Event2_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[12]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[12]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[12]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[16]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[16]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[16]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[16]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[20]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[20]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[20]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[4]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[20]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[24]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[24]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[24]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[24]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[28]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[28]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[28]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[28]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[32]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[4]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[32]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[32]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[32]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[36]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[36]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[36]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[36]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[40]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[40]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[40]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[4]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[40]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[44]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[44]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[44]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[44]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[47]_i_2_n_7\,
      Q => \pin1Event2_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[47]_i_2_n_6\,
      Q => \pin1Event2_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[47]_i_2_n_5\,
      Q => \pin1Event2_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[4]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[8]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[8]_i_1_n_6\,
      Q => \pin1Event2_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[8]_i_1_n_5\,
      Q => \pin1Event2_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[8]_i_1_n_4\,
      Q => \pin1Event2_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin1Event2,
      D => \pin0Event2_reg[12]_i_1_n_7\,
      Q => \pin1Event2_reg_n_0_[9]\,
      R => globalReset
    );
\pin1Event3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3[0]_i_1_n_0\,
      Q => \pin1Event3_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[12]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[12]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[12]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[16]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[16]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[16]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[16]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[20]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[20]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[20]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[4]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[20]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[24]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[24]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[24]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[24]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[28]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[28]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[28]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[28]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[32]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[4]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[32]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[32]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[32]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[36]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[36]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[36]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[36]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[40]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[40]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[40]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[4]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[40]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[44]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[44]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[44]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[44]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[47]_i_2_n_7\,
      Q => \pin1Event3_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[47]_i_2_n_6\,
      Q => \pin1Event3_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[47]_i_2_n_5\,
      Q => \pin1Event3_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[4]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[8]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[8]_i_1_n_6\,
      Q => \pin1Event3_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[8]_i_1_n_5\,
      Q => \pin1Event3_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[8]_i_1_n_4\,
      Q => \pin1Event3_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin1Event3,
      D => \pin0Event3_reg[12]_i_1_n_7\,
      Q => \pin1Event3_reg_n_0_[9]\,
      R => globalReset
    );
\pin1Event4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4[0]_i_1_n_0\,
      Q => \pin1Event4_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[12]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[12]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[12]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[16]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[16]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[16]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[16]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[20]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[20]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[20]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[4]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[20]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[24]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[24]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[24]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[24]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[28]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[28]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[28]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[28]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[32]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[4]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[32]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[32]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[32]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[36]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event4_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[36]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event4_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[36]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event4_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[36]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event4_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[40]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event4_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[40]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event4_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[40]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[4]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event4_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[40]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event4_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[44]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event4_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[44]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event4_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[44]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event4_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[44]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event4_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[47]_i_2_n_7\,
      Q => \pin1Event4_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event4_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[47]_i_2_n_6\,
      Q => \pin1Event4_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event4_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[47]_i_2_n_5\,
      Q => \pin1Event4_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[4]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[8]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[8]_i_1_n_6\,
      Q => \pin1Event4_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[8]_i_1_n_5\,
      Q => \pin1Event4_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[8]_i_1_n_4\,
      Q => \pin1Event4_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin1Event4,
      D => \pin0Event4_reg[12]_i_1_n_7\,
      Q => \pin1Event4_reg_n_0_[9]\,
      R => globalReset
    );
\pin1Event5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5[0]_i_1_n_0\,
      Q => \pin1Event5_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[12]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[12]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[12]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[16]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[16]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[16]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[16]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[20]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[20]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[20]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[4]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[20]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[24]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[24]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[24]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[24]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[28]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[28]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[28]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[28]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[32]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[4]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[32]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[32]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[32]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[36]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event5_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[36]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event5_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[36]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event5_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[36]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event5_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[40]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event5_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[40]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event5_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[40]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[4]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event5_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[40]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event5_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[44]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event5_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[44]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event5_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[44]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event5_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[44]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event5_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[47]_i_2_n_7\,
      Q => \pin1Event5_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event5_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[47]_i_2_n_6\,
      Q => \pin1Event5_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event5_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[47]_i_2_n_5\,
      Q => \pin1Event5_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[4]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[8]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[8]_i_1_n_6\,
      Q => \pin1Event5_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[8]_i_1_n_5\,
      Q => \pin1Event5_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[8]_i_1_n_4\,
      Q => \pin1Event5_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin1Event5,
      D => \pin0Event5_reg[12]_i_1_n_7\,
      Q => \pin1Event5_reg_n_0_[9]\,
      R => globalReset
    );
\pin1Event6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6[0]_i_1_n_0\,
      Q => \pin1Event6_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[12]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[12]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[12]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[16]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[16]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[16]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[16]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[20]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[20]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[20]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[4]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[20]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[24]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[24]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[24]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[24]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[28]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[28]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[28]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[28]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[32]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[4]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[32]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[32]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[32]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[36]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event6_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[36]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event6_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[36]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event6_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[36]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event6_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[40]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event6_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[40]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event6_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[40]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[4]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event6_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[40]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event6_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[44]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event6_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[44]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event6_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[44]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event6_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[44]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event6_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[47]_i_2_n_7\,
      Q => \pin1Event6_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event6_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[47]_i_2_n_6\,
      Q => \pin1Event6_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event6_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[47]_i_2_n_5\,
      Q => \pin1Event6_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[4]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[8]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[8]_i_1_n_6\,
      Q => \pin1Event6_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[8]_i_1_n_5\,
      Q => \pin1Event6_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[8]_i_1_n_4\,
      Q => \pin1Event6_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin1Event6,
      D => \pin0Event6_reg[12]_i_1_n_7\,
      Q => \pin1Event6_reg_n_0_[9]\,
      R => globalReset
    );
\pin1Event7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7[0]_i_1_n_0\,
      Q => \pin1Event7_reg_n_0_[0]\,
      R => globalReset
    );
\pin1Event7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[12]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[10]\,
      R => globalReset
    );
\pin1Event7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[12]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[11]\,
      R => globalReset
    );
\pin1Event7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[12]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[12]\,
      R => globalReset
    );
\pin1Event7_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[16]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[13]\,
      R => globalReset
    );
\pin1Event7_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[16]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[14]\,
      R => globalReset
    );
\pin1Event7_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[16]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[15]\,
      R => globalReset
    );
\pin1Event7_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[16]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[16]\,
      R => globalReset
    );
\pin1Event7_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[20]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[17]\,
      R => globalReset
    );
\pin1Event7_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[20]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[18]\,
      R => globalReset
    );
\pin1Event7_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[20]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[19]\,
      R => globalReset
    );
\pin1Event7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[4]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[1]\,
      R => globalReset
    );
\pin1Event7_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[20]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[20]\,
      R => globalReset
    );
\pin1Event7_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[24]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[21]\,
      R => globalReset
    );
\pin1Event7_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[24]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[22]\,
      R => globalReset
    );
\pin1Event7_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[24]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[23]\,
      R => globalReset
    );
\pin1Event7_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[24]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[24]\,
      R => globalReset
    );
\pin1Event7_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[28]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[25]\,
      R => globalReset
    );
\pin1Event7_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[28]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[26]\,
      R => globalReset
    );
\pin1Event7_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[28]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[27]\,
      R => globalReset
    );
\pin1Event7_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[28]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[28]\,
      R => globalReset
    );
\pin1Event7_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[32]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[29]\,
      R => globalReset
    );
\pin1Event7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[4]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[2]\,
      R => globalReset
    );
\pin1Event7_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[32]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[30]\,
      R => globalReset
    );
\pin1Event7_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[32]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[31]\,
      R => globalReset
    );
\pin1Event7_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[32]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[32]\,
      R => globalReset
    );
\pin1Event7_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[36]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[33]\,
      R => globalReset
    );
\pin1Event7_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[36]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[34]\,
      R => globalReset
    );
\pin1Event7_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[36]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[35]\,
      R => globalReset
    );
\pin1Event7_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[36]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[36]\,
      R => globalReset
    );
\pin1Event7_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[40]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[37]\,
      R => globalReset
    );
\pin1Event7_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[40]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[38]\,
      R => globalReset
    );
\pin1Event7_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[40]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[39]\,
      R => globalReset
    );
\pin1Event7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[4]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[3]\,
      R => globalReset
    );
\pin1Event7_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[40]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[40]\,
      R => globalReset
    );
\pin1Event7_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[44]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[41]\,
      R => globalReset
    );
\pin1Event7_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[44]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[42]\,
      R => globalReset
    );
\pin1Event7_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[44]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[43]\,
      R => globalReset
    );
\pin1Event7_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[44]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[44]\,
      R => globalReset
    );
\pin1Event7_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[47]_i_2_n_7\,
      Q => \pin1Event7_reg_n_0_[45]\,
      R => globalReset
    );
\pin1Event7_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[47]_i_2_n_6\,
      Q => \pin1Event7_reg_n_0_[46]\,
      R => globalReset
    );
\pin1Event7_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[47]_i_2_n_5\,
      Q => \pin1Event7_reg_n_0_[47]\,
      R => globalReset
    );
\pin1Event7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[4]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[4]\,
      R => globalReset
    );
\pin1Event7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[8]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[5]\,
      R => globalReset
    );
\pin1Event7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[8]_i_1_n_6\,
      Q => \pin1Event7_reg_n_0_[6]\,
      R => globalReset
    );
\pin1Event7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[8]_i_1_n_5\,
      Q => \pin1Event7_reg_n_0_[7]\,
      R => globalReset
    );
\pin1Event7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[8]_i_1_n_4\,
      Q => \pin1Event7_reg_n_0_[8]\,
      R => globalReset
    );
\pin1Event7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin1Event7,
      D => \pin0Event7_reg[12]_i_1_n_7\,
      Q => \pin1Event7_reg_n_0_[9]\,
      R => globalReset
    );
\pin1EventCounter[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pin1eventcounter_out\(0),
      O => \pin1EventCounter[3]_i_2_n_0\
    );
\pin1EventCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[3]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(0),
      R => globalReset
    );
\pin1EventCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[11]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(10),
      R => globalReset
    );
\pin1EventCounter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[11]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(11),
      R => globalReset
    );
\pin1EventCounter_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[7]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[11]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[11]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[11]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[11]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[11]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[11]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(11 downto 8)
    );
\pin1EventCounter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[15]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(12),
      R => globalReset
    );
\pin1EventCounter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[15]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(13),
      R => globalReset
    );
\pin1EventCounter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[15]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(14),
      R => globalReset
    );
\pin1EventCounter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[15]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(15),
      R => globalReset
    );
\pin1EventCounter_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[11]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[15]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[15]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[15]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[15]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[15]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[15]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(15 downto 12)
    );
\pin1EventCounter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[19]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(16),
      R => globalReset
    );
\pin1EventCounter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[19]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(17),
      R => globalReset
    );
\pin1EventCounter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[19]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(18),
      R => globalReset
    );
\pin1EventCounter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[19]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(19),
      R => globalReset
    );
\pin1EventCounter_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[15]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[19]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[19]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[19]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[19]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[19]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[19]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(19 downto 16)
    );
\pin1EventCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[3]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(1),
      R => globalReset
    );
\pin1EventCounter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[23]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(20),
      R => globalReset
    );
\pin1EventCounter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[23]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(21),
      R => globalReset
    );
\pin1EventCounter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[23]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(22),
      R => globalReset
    );
\pin1EventCounter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[23]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(23),
      R => globalReset
    );
\pin1EventCounter_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[19]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[23]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[23]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[23]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[23]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[23]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[23]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(23 downto 20)
    );
\pin1EventCounter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[27]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(24),
      R => globalReset
    );
\pin1EventCounter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[27]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(25),
      R => globalReset
    );
\pin1EventCounter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[27]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(26),
      R => globalReset
    );
\pin1EventCounter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[27]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(27),
      R => globalReset
    );
\pin1EventCounter_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[23]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[27]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[27]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[27]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[27]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[27]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[27]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(27 downto 24)
    );
\pin1EventCounter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[31]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(28),
      R => globalReset
    );
\pin1EventCounter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[31]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(29),
      R => globalReset
    );
\pin1EventCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[3]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(2),
      R => globalReset
    );
\pin1EventCounter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[31]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(30),
      R => globalReset
    );
\pin1EventCounter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[31]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(31),
      R => globalReset
    );
\pin1EventCounter_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[27]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[31]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[31]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[31]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[31]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[31]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[31]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(31 downto 28)
    );
\pin1EventCounter_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[35]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(32),
      R => globalReset
    );
\pin1EventCounter_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[35]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(33),
      R => globalReset
    );
\pin1EventCounter_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[35]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(34),
      R => globalReset
    );
\pin1EventCounter_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[35]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(35),
      R => globalReset
    );
\pin1EventCounter_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[31]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[35]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[35]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[35]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[35]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[35]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[35]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[35]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(35 downto 32)
    );
\pin1EventCounter_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[39]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(36),
      R => globalReset
    );
\pin1EventCounter_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[39]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(37),
      R => globalReset
    );
\pin1EventCounter_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[39]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(38),
      R => globalReset
    );
\pin1EventCounter_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[39]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(39),
      R => globalReset
    );
\pin1EventCounter_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[35]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[39]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[39]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[39]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[39]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[39]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[39]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[39]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(39 downto 36)
    );
\pin1EventCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[3]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(3),
      R => globalReset
    );
\pin1EventCounter_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin1EventCounter_reg[3]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[3]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[3]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pin1EventCounter_reg[3]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[3]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[3]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^pin1eventcounter_out\(3 downto 1),
      S(0) => \pin1EventCounter[3]_i_2_n_0\
    );
\pin1EventCounter_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[43]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(40),
      R => globalReset
    );
\pin1EventCounter_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[43]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(41),
      R => globalReset
    );
\pin1EventCounter_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[43]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(42),
      R => globalReset
    );
\pin1EventCounter_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[43]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(43),
      R => globalReset
    );
\pin1EventCounter_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[39]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[43]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[43]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[43]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[43]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[43]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[43]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[43]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(43 downto 40)
    );
\pin1EventCounter_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[47]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(44),
      R => globalReset
    );
\pin1EventCounter_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[47]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(45),
      R => globalReset
    );
\pin1EventCounter_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[47]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(46),
      R => globalReset
    );
\pin1EventCounter_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[47]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(47),
      R => globalReset
    );
\pin1EventCounter_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin1EventCounter_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pin1EventCounter_reg[47]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[47]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[47]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[47]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[47]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[47]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(47 downto 44)
    );
\pin1EventCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[7]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(4),
      R => globalReset
    );
\pin1EventCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[7]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(5),
      R => globalReset
    );
\pin1EventCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[7]_i_1_n_5\,
      Q => \^pin1eventcounter_out\(6),
      R => globalReset
    );
\pin1EventCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[7]_i_1_n_4\,
      Q => \^pin1eventcounter_out\(7),
      R => globalReset
    );
\pin1EventCounter_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1EventCounter_reg[3]_i_1_n_0\,
      CO(3) => \pin1EventCounter_reg[7]_i_1_n_0\,
      CO(2) => \pin1EventCounter_reg[7]_i_1_n_1\,
      CO(1) => \pin1EventCounter_reg[7]_i_1_n_2\,
      CO(0) => \pin1EventCounter_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin1EventCounter_reg[7]_i_1_n_4\,
      O(2) => \pin1EventCounter_reg[7]_i_1_n_5\,
      O(1) => \pin1EventCounter_reg[7]_i_1_n_6\,
      O(0) => \pin1EventCounter_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^pin1eventcounter_out\(7 downto 4)
    );
\pin1EventCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[11]_i_1_n_7\,
      Q => \^pin1eventcounter_out\(8),
      R => globalReset
    );
\pin1EventCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr1,
      D => \pin1EventCounter_reg[11]_i_1_n_6\,
      Q => \^pin1eventcounter_out\(9),
      R => globalReset
    );
\pin1Event[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[9]\,
      I1 => \pin1Event_reg[15]_i_13_n_6\,
      I2 => \pin1Event_reg[15]_i_14_n_6\,
      O => \pin1Event[11]_i_10_n_0\
    );
\pin1Event[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[8]\,
      I1 => \pin1Event_reg[15]_i_13_n_7\,
      I2 => \pin1Event_reg[15]_i_14_n_7\,
      O => \pin1Event[11]_i_11_n_0\
    );
\pin1Event[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[7]\,
      I1 => \pin1Event_reg[11]_i_13_n_4\,
      I2 => \pin1Event_reg[11]_i_14_n_4\,
      O => \pin1Event[11]_i_12_n_0\
    );
\pin1Event[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[6]\,
      I1 => \pin1Event_reg[11]_i_13_n_5\,
      I2 => \pin1Event_reg[11]_i_14_n_5\,
      O => \pin1Event[11]_i_15_n_0\
    );
\pin1Event[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[6]\,
      I1 => \pin1Event5_reg_n_0_[6]\,
      I2 => \pin1Event3_reg_n_0_[6]\,
      O => \pin1Event[11]_i_16_n_0\
    );
\pin1Event[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[5]\,
      I1 => \pin1Event5_reg_n_0_[5]\,
      I2 => \pin1Event3_reg_n_0_[5]\,
      O => \pin1Event[11]_i_17_n_0\
    );
\pin1Event[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[4]\,
      I1 => \pin1Event5_reg_n_0_[4]\,
      I2 => \pin1Event3_reg_n_0_[4]\,
      O => \pin1Event[11]_i_18_n_0\
    );
\pin1Event[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[3]\,
      I1 => \pin1Event5_reg_n_0_[3]\,
      I2 => \pin1Event3_reg_n_0_[3]\,
      O => \pin1Event[11]_i_19_n_0\
    );
\pin1Event[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[10]\,
      I1 => \pin1Event_reg[15]_i_13_n_5\,
      I2 => \pin1Event_reg[15]_i_14_n_5\,
      I3 => \pin1Event[11]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[10]\,
      O => \pin1Event[11]_i_2_n_0\
    );
\pin1Event[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[7]\,
      I1 => \pin1Event5_reg_n_0_[7]\,
      I2 => \pin1Event3_reg_n_0_[7]\,
      I3 => \pin1Event[11]_i_16_n_0\,
      O => \pin1Event[11]_i_20_n_0\
    );
\pin1Event[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[6]\,
      I1 => \pin1Event5_reg_n_0_[6]\,
      I2 => \pin1Event3_reg_n_0_[6]\,
      I3 => \pin1Event[11]_i_17_n_0\,
      O => \pin1Event[11]_i_21_n_0\
    );
\pin1Event[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[5]\,
      I1 => \pin1Event5_reg_n_0_[5]\,
      I2 => \pin1Event3_reg_n_0_[5]\,
      I3 => \pin1Event[11]_i_18_n_0\,
      O => \pin1Event[11]_i_22_n_0\
    );
\pin1Event[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[4]\,
      I1 => \pin1Event5_reg_n_0_[4]\,
      I2 => \pin1Event3_reg_n_0_[4]\,
      I3 => \pin1Event[11]_i_19_n_0\,
      O => \pin1Event[11]_i_23_n_0\
    );
\pin1Event[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[6]\,
      I1 => \pin1Event6_reg_n_0_[6]\,
      I2 => \pin1Event0_reg_n_0_[6]\,
      O => \pin1Event[11]_i_24_n_0\
    );
\pin1Event[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[5]\,
      I1 => \pin1Event6_reg_n_0_[5]\,
      I2 => \pin1Event0_reg_n_0_[5]\,
      O => \pin1Event[11]_i_25_n_0\
    );
\pin1Event[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[4]\,
      I1 => \pin1Event6_reg_n_0_[4]\,
      I2 => \pin1Event0_reg_n_0_[4]\,
      O => \pin1Event[11]_i_26_n_0\
    );
\pin1Event[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[3]\,
      I1 => \pin1Event6_reg_n_0_[3]\,
      I2 => \pin1Event0_reg_n_0_[3]\,
      O => \pin1Event[11]_i_27_n_0\
    );
\pin1Event[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[7]\,
      I1 => \pin1Event6_reg_n_0_[7]\,
      I2 => \pin1Event0_reg_n_0_[7]\,
      I3 => \pin1Event[11]_i_24_n_0\,
      O => \pin1Event[11]_i_28_n_0\
    );
\pin1Event[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[6]\,
      I1 => \pin1Event6_reg_n_0_[6]\,
      I2 => \pin1Event0_reg_n_0_[6]\,
      I3 => \pin1Event[11]_i_25_n_0\,
      O => \pin1Event[11]_i_29_n_0\
    );
\pin1Event[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[9]\,
      I1 => \pin1Event_reg[15]_i_13_n_6\,
      I2 => \pin1Event_reg[15]_i_14_n_6\,
      I3 => \pin1Event[11]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[9]\,
      O => \pin1Event[11]_i_3_n_0\
    );
\pin1Event[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[5]\,
      I1 => \pin1Event6_reg_n_0_[5]\,
      I2 => \pin1Event0_reg_n_0_[5]\,
      I3 => \pin1Event[11]_i_26_n_0\,
      O => \pin1Event[11]_i_30_n_0\
    );
\pin1Event[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[4]\,
      I1 => \pin1Event6_reg_n_0_[4]\,
      I2 => \pin1Event0_reg_n_0_[4]\,
      I3 => \pin1Event[11]_i_27_n_0\,
      O => \pin1Event[11]_i_31_n_0\
    );
\pin1Event[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[8]\,
      I1 => \pin1Event_reg[15]_i_13_n_7\,
      I2 => \pin1Event_reg[15]_i_14_n_7\,
      I3 => \pin1Event[11]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[8]\,
      O => \pin1Event[11]_i_4_n_0\
    );
\pin1Event[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[7]\,
      I1 => \pin1Event_reg[11]_i_13_n_4\,
      I2 => \pin1Event_reg[11]_i_14_n_4\,
      I3 => \pin1Event[11]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[7]\,
      O => \pin1Event[11]_i_5_n_0\
    );
\pin1Event[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[11]_i_2_n_0\,
      I1 => \pin1Event_reg[15]_i_14_n_4\,
      I2 => \pin1Event_reg[15]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[11]\,
      I4 => \pin1Event2_reg_n_0_[11]\,
      I5 => \pin1Event[15]_i_15_n_0\,
      O => \pin1Event[11]_i_6_n_0\
    );
\pin1Event[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[11]_i_3_n_0\,
      I1 => \pin1Event_reg[15]_i_14_n_5\,
      I2 => \pin1Event_reg[15]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[10]\,
      I4 => \pin1Event2_reg_n_0_[10]\,
      I5 => \pin1Event[11]_i_10_n_0\,
      O => \pin1Event[11]_i_7_n_0\
    );
\pin1Event[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[11]_i_4_n_0\,
      I1 => \pin1Event_reg[15]_i_14_n_6\,
      I2 => \pin1Event_reg[15]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[9]\,
      I4 => \pin1Event2_reg_n_0_[9]\,
      I5 => \pin1Event[11]_i_11_n_0\,
      O => \pin1Event[11]_i_8_n_0\
    );
\pin1Event[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[11]_i_5_n_0\,
      I1 => \pin1Event_reg[15]_i_14_n_7\,
      I2 => \pin1Event_reg[15]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[8]\,
      I4 => \pin1Event2_reg_n_0_[8]\,
      I5 => \pin1Event[11]_i_12_n_0\,
      O => \pin1Event[11]_i_9_n_0\
    );
\pin1Event[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[13]\,
      I1 => \pin1Event_reg[19]_i_13_n_6\,
      I2 => \pin1Event_reg[19]_i_14_n_6\,
      O => \pin1Event[15]_i_10_n_0\
    );
\pin1Event[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[12]\,
      I1 => \pin1Event_reg[19]_i_13_n_7\,
      I2 => \pin1Event_reg[19]_i_14_n_7\,
      O => \pin1Event[15]_i_11_n_0\
    );
\pin1Event[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[11]\,
      I1 => \pin1Event_reg[15]_i_13_n_4\,
      I2 => \pin1Event_reg[15]_i_14_n_4\,
      O => \pin1Event[15]_i_12_n_0\
    );
\pin1Event[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[10]\,
      I1 => \pin1Event_reg[15]_i_14_n_5\,
      I2 => \pin1Event_reg[15]_i_13_n_5\,
      O => \pin1Event[15]_i_15_n_0\
    );
\pin1Event[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[10]\,
      I1 => \pin1Event5_reg_n_0_[10]\,
      I2 => \pin1Event3_reg_n_0_[10]\,
      O => \pin1Event[15]_i_16_n_0\
    );
\pin1Event[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[9]\,
      I1 => \pin1Event5_reg_n_0_[9]\,
      I2 => \pin1Event3_reg_n_0_[9]\,
      O => \pin1Event[15]_i_17_n_0\
    );
\pin1Event[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[8]\,
      I1 => \pin1Event5_reg_n_0_[8]\,
      I2 => \pin1Event3_reg_n_0_[8]\,
      O => \pin1Event[15]_i_18_n_0\
    );
\pin1Event[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[7]\,
      I1 => \pin1Event5_reg_n_0_[7]\,
      I2 => \pin1Event3_reg_n_0_[7]\,
      O => \pin1Event[15]_i_19_n_0\
    );
\pin1Event[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[14]\,
      I1 => \pin1Event_reg[19]_i_13_n_5\,
      I2 => \pin1Event_reg[19]_i_14_n_5\,
      I3 => \pin1Event[15]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[14]\,
      O => \pin1Event[15]_i_2_n_0\
    );
\pin1Event[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[11]\,
      I1 => \pin1Event5_reg_n_0_[11]\,
      I2 => \pin1Event3_reg_n_0_[11]\,
      I3 => \pin1Event[15]_i_16_n_0\,
      O => \pin1Event[15]_i_20_n_0\
    );
\pin1Event[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[10]\,
      I1 => \pin1Event5_reg_n_0_[10]\,
      I2 => \pin1Event3_reg_n_0_[10]\,
      I3 => \pin1Event[15]_i_17_n_0\,
      O => \pin1Event[15]_i_21_n_0\
    );
\pin1Event[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[9]\,
      I1 => \pin1Event5_reg_n_0_[9]\,
      I2 => \pin1Event3_reg_n_0_[9]\,
      I3 => \pin1Event[15]_i_18_n_0\,
      O => \pin1Event[15]_i_22_n_0\
    );
\pin1Event[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[8]\,
      I1 => \pin1Event5_reg_n_0_[8]\,
      I2 => \pin1Event3_reg_n_0_[8]\,
      I3 => \pin1Event[15]_i_19_n_0\,
      O => \pin1Event[15]_i_23_n_0\
    );
\pin1Event[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[10]\,
      I1 => \pin1Event6_reg_n_0_[10]\,
      I2 => \pin1Event0_reg_n_0_[10]\,
      O => \pin1Event[15]_i_24_n_0\
    );
\pin1Event[15]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[9]\,
      I1 => \pin1Event6_reg_n_0_[9]\,
      I2 => \pin1Event0_reg_n_0_[9]\,
      O => \pin1Event[15]_i_25_n_0\
    );
\pin1Event[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[8]\,
      I1 => \pin1Event6_reg_n_0_[8]\,
      I2 => \pin1Event0_reg_n_0_[8]\,
      O => \pin1Event[15]_i_26_n_0\
    );
\pin1Event[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[7]\,
      I1 => \pin1Event6_reg_n_0_[7]\,
      I2 => \pin1Event0_reg_n_0_[7]\,
      O => \pin1Event[15]_i_27_n_0\
    );
\pin1Event[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[11]\,
      I1 => \pin1Event6_reg_n_0_[11]\,
      I2 => \pin1Event0_reg_n_0_[11]\,
      I3 => \pin1Event[15]_i_24_n_0\,
      O => \pin1Event[15]_i_28_n_0\
    );
\pin1Event[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[10]\,
      I1 => \pin1Event6_reg_n_0_[10]\,
      I2 => \pin1Event0_reg_n_0_[10]\,
      I3 => \pin1Event[15]_i_25_n_0\,
      O => \pin1Event[15]_i_29_n_0\
    );
\pin1Event[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[13]\,
      I1 => \pin1Event_reg[19]_i_13_n_6\,
      I2 => \pin1Event_reg[19]_i_14_n_6\,
      I3 => \pin1Event[15]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[13]\,
      O => \pin1Event[15]_i_3_n_0\
    );
\pin1Event[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[9]\,
      I1 => \pin1Event6_reg_n_0_[9]\,
      I2 => \pin1Event0_reg_n_0_[9]\,
      I3 => \pin1Event[15]_i_26_n_0\,
      O => \pin1Event[15]_i_30_n_0\
    );
\pin1Event[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[8]\,
      I1 => \pin1Event6_reg_n_0_[8]\,
      I2 => \pin1Event0_reg_n_0_[8]\,
      I3 => \pin1Event[15]_i_27_n_0\,
      O => \pin1Event[15]_i_31_n_0\
    );
\pin1Event[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[12]\,
      I1 => \pin1Event_reg[19]_i_13_n_7\,
      I2 => \pin1Event_reg[19]_i_14_n_7\,
      I3 => \pin1Event[15]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[12]\,
      O => \pin1Event[15]_i_4_n_0\
    );
\pin1Event[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[11]\,
      I1 => \pin1Event_reg[15]_i_13_n_4\,
      I2 => \pin1Event_reg[15]_i_14_n_4\,
      I3 => \pin1Event[15]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[11]\,
      O => \pin1Event[15]_i_5_n_0\
    );
\pin1Event[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[15]_i_2_n_0\,
      I1 => \pin1Event_reg[19]_i_14_n_4\,
      I2 => \pin1Event_reg[19]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[15]\,
      I4 => \pin1Event2_reg_n_0_[15]\,
      I5 => \pin1Event[19]_i_15_n_0\,
      O => \pin1Event[15]_i_6_n_0\
    );
\pin1Event[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[15]_i_3_n_0\,
      I1 => \pin1Event_reg[19]_i_14_n_5\,
      I2 => \pin1Event_reg[19]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[14]\,
      I4 => \pin1Event2_reg_n_0_[14]\,
      I5 => \pin1Event[15]_i_10_n_0\,
      O => \pin1Event[15]_i_7_n_0\
    );
\pin1Event[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[15]_i_4_n_0\,
      I1 => \pin1Event_reg[19]_i_14_n_6\,
      I2 => \pin1Event_reg[19]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[13]\,
      I4 => \pin1Event2_reg_n_0_[13]\,
      I5 => \pin1Event[15]_i_11_n_0\,
      O => \pin1Event[15]_i_8_n_0\
    );
\pin1Event[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[15]_i_5_n_0\,
      I1 => \pin1Event_reg[19]_i_14_n_7\,
      I2 => \pin1Event_reg[19]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[12]\,
      I4 => \pin1Event2_reg_n_0_[12]\,
      I5 => \pin1Event[15]_i_12_n_0\,
      O => \pin1Event[15]_i_9_n_0\
    );
\pin1Event[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[17]\,
      I1 => \pin1Event_reg[23]_i_13_n_6\,
      I2 => \pin1Event_reg[23]_i_14_n_6\,
      O => \pin1Event[19]_i_10_n_0\
    );
\pin1Event[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[16]\,
      I1 => \pin1Event_reg[23]_i_13_n_7\,
      I2 => \pin1Event_reg[23]_i_14_n_7\,
      O => \pin1Event[19]_i_11_n_0\
    );
\pin1Event[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[15]\,
      I1 => \pin1Event_reg[19]_i_13_n_4\,
      I2 => \pin1Event_reg[19]_i_14_n_4\,
      O => \pin1Event[19]_i_12_n_0\
    );
\pin1Event[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[14]\,
      I1 => \pin1Event_reg[19]_i_13_n_5\,
      I2 => \pin1Event_reg[19]_i_14_n_5\,
      O => \pin1Event[19]_i_15_n_0\
    );
\pin1Event[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[14]\,
      I1 => \pin1Event5_reg_n_0_[14]\,
      I2 => \pin1Event3_reg_n_0_[14]\,
      O => \pin1Event[19]_i_16_n_0\
    );
\pin1Event[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[13]\,
      I1 => \pin1Event5_reg_n_0_[13]\,
      I2 => \pin1Event3_reg_n_0_[13]\,
      O => \pin1Event[19]_i_17_n_0\
    );
\pin1Event[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[12]\,
      I1 => \pin1Event5_reg_n_0_[12]\,
      I2 => \pin1Event3_reg_n_0_[12]\,
      O => \pin1Event[19]_i_18_n_0\
    );
\pin1Event[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[11]\,
      I1 => \pin1Event5_reg_n_0_[11]\,
      I2 => \pin1Event3_reg_n_0_[11]\,
      O => \pin1Event[19]_i_19_n_0\
    );
\pin1Event[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[18]\,
      I1 => \pin1Event_reg[23]_i_13_n_5\,
      I2 => \pin1Event_reg[23]_i_14_n_5\,
      I3 => \pin1Event[19]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[18]\,
      O => \pin1Event[19]_i_2_n_0\
    );
\pin1Event[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[15]\,
      I1 => \pin1Event5_reg_n_0_[15]\,
      I2 => \pin1Event3_reg_n_0_[15]\,
      I3 => \pin1Event[19]_i_16_n_0\,
      O => \pin1Event[19]_i_20_n_0\
    );
\pin1Event[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[14]\,
      I1 => \pin1Event5_reg_n_0_[14]\,
      I2 => \pin1Event3_reg_n_0_[14]\,
      I3 => \pin1Event[19]_i_17_n_0\,
      O => \pin1Event[19]_i_21_n_0\
    );
\pin1Event[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[13]\,
      I1 => \pin1Event5_reg_n_0_[13]\,
      I2 => \pin1Event3_reg_n_0_[13]\,
      I3 => \pin1Event[19]_i_18_n_0\,
      O => \pin1Event[19]_i_22_n_0\
    );
\pin1Event[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[12]\,
      I1 => \pin1Event5_reg_n_0_[12]\,
      I2 => \pin1Event3_reg_n_0_[12]\,
      I3 => \pin1Event[19]_i_19_n_0\,
      O => \pin1Event[19]_i_23_n_0\
    );
\pin1Event[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[14]\,
      I1 => \pin1Event6_reg_n_0_[14]\,
      I2 => \pin1Event0_reg_n_0_[14]\,
      O => \pin1Event[19]_i_24_n_0\
    );
\pin1Event[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[13]\,
      I1 => \pin1Event6_reg_n_0_[13]\,
      I2 => \pin1Event0_reg_n_0_[13]\,
      O => \pin1Event[19]_i_25_n_0\
    );
\pin1Event[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[12]\,
      I1 => \pin1Event6_reg_n_0_[12]\,
      I2 => \pin1Event0_reg_n_0_[12]\,
      O => \pin1Event[19]_i_26_n_0\
    );
\pin1Event[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[11]\,
      I1 => \pin1Event6_reg_n_0_[11]\,
      I2 => \pin1Event0_reg_n_0_[11]\,
      O => \pin1Event[19]_i_27_n_0\
    );
\pin1Event[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[15]\,
      I1 => \pin1Event6_reg_n_0_[15]\,
      I2 => \pin1Event0_reg_n_0_[15]\,
      I3 => \pin1Event[19]_i_24_n_0\,
      O => \pin1Event[19]_i_28_n_0\
    );
\pin1Event[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[14]\,
      I1 => \pin1Event6_reg_n_0_[14]\,
      I2 => \pin1Event0_reg_n_0_[14]\,
      I3 => \pin1Event[19]_i_25_n_0\,
      O => \pin1Event[19]_i_29_n_0\
    );
\pin1Event[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[17]\,
      I1 => \pin1Event_reg[23]_i_13_n_6\,
      I2 => \pin1Event_reg[23]_i_14_n_6\,
      I3 => \pin1Event[19]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[17]\,
      O => \pin1Event[19]_i_3_n_0\
    );
\pin1Event[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[13]\,
      I1 => \pin1Event6_reg_n_0_[13]\,
      I2 => \pin1Event0_reg_n_0_[13]\,
      I3 => \pin1Event[19]_i_26_n_0\,
      O => \pin1Event[19]_i_30_n_0\
    );
\pin1Event[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[12]\,
      I1 => \pin1Event6_reg_n_0_[12]\,
      I2 => \pin1Event0_reg_n_0_[12]\,
      I3 => \pin1Event[19]_i_27_n_0\,
      O => \pin1Event[19]_i_31_n_0\
    );
\pin1Event[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[16]\,
      I1 => \pin1Event_reg[23]_i_13_n_7\,
      I2 => \pin1Event_reg[23]_i_14_n_7\,
      I3 => \pin1Event[19]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[16]\,
      O => \pin1Event[19]_i_4_n_0\
    );
\pin1Event[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[15]\,
      I1 => \pin1Event_reg[19]_i_13_n_4\,
      I2 => \pin1Event_reg[19]_i_14_n_4\,
      I3 => \pin1Event[19]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[15]\,
      O => \pin1Event[19]_i_5_n_0\
    );
\pin1Event[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[19]_i_2_n_0\,
      I1 => \pin1Event_reg[23]_i_14_n_4\,
      I2 => \pin1Event_reg[23]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[19]\,
      I4 => \pin1Event2_reg_n_0_[19]\,
      I5 => \pin1Event[23]_i_15_n_0\,
      O => \pin1Event[19]_i_6_n_0\
    );
\pin1Event[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[19]_i_3_n_0\,
      I1 => \pin1Event_reg[23]_i_14_n_5\,
      I2 => \pin1Event_reg[23]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[18]\,
      I4 => \pin1Event2_reg_n_0_[18]\,
      I5 => \pin1Event[19]_i_10_n_0\,
      O => \pin1Event[19]_i_7_n_0\
    );
\pin1Event[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[19]_i_4_n_0\,
      I1 => \pin1Event_reg[23]_i_14_n_6\,
      I2 => \pin1Event_reg[23]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[17]\,
      I4 => \pin1Event2_reg_n_0_[17]\,
      I5 => \pin1Event[19]_i_11_n_0\,
      O => \pin1Event[19]_i_8_n_0\
    );
\pin1Event[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[19]_i_5_n_0\,
      I1 => \pin1Event_reg[23]_i_14_n_7\,
      I2 => \pin1Event_reg[23]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[16]\,
      I4 => \pin1Event2_reg_n_0_[16]\,
      I5 => \pin1Event[19]_i_12_n_0\,
      O => \pin1Event[19]_i_9_n_0\
    );
\pin1Event[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[21]\,
      I1 => \pin1Event_reg[27]_i_13_n_6\,
      I2 => \pin1Event_reg[27]_i_14_n_6\,
      O => \pin1Event[23]_i_10_n_0\
    );
\pin1Event[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[20]\,
      I1 => \pin1Event_reg[27]_i_13_n_7\,
      I2 => \pin1Event_reg[27]_i_14_n_7\,
      O => \pin1Event[23]_i_11_n_0\
    );
\pin1Event[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[19]\,
      I1 => \pin1Event_reg[23]_i_13_n_4\,
      I2 => \pin1Event_reg[23]_i_14_n_4\,
      O => \pin1Event[23]_i_12_n_0\
    );
\pin1Event[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[18]\,
      I1 => \pin1Event_reg[23]_i_13_n_5\,
      I2 => \pin1Event_reg[23]_i_14_n_5\,
      O => \pin1Event[23]_i_15_n_0\
    );
\pin1Event[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[18]\,
      I1 => \pin1Event5_reg_n_0_[18]\,
      I2 => \pin1Event3_reg_n_0_[18]\,
      O => \pin1Event[23]_i_16_n_0\
    );
\pin1Event[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[17]\,
      I1 => \pin1Event5_reg_n_0_[17]\,
      I2 => \pin1Event3_reg_n_0_[17]\,
      O => \pin1Event[23]_i_17_n_0\
    );
\pin1Event[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[16]\,
      I1 => \pin1Event5_reg_n_0_[16]\,
      I2 => \pin1Event3_reg_n_0_[16]\,
      O => \pin1Event[23]_i_18_n_0\
    );
\pin1Event[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[15]\,
      I1 => \pin1Event5_reg_n_0_[15]\,
      I2 => \pin1Event3_reg_n_0_[15]\,
      O => \pin1Event[23]_i_19_n_0\
    );
\pin1Event[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[22]\,
      I1 => \pin1Event_reg[27]_i_13_n_5\,
      I2 => \pin1Event_reg[27]_i_14_n_5\,
      I3 => \pin1Event[23]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[22]\,
      O => \pin1Event[23]_i_2_n_0\
    );
\pin1Event[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[19]\,
      I1 => \pin1Event5_reg_n_0_[19]\,
      I2 => \pin1Event3_reg_n_0_[19]\,
      I3 => \pin1Event[23]_i_16_n_0\,
      O => \pin1Event[23]_i_20_n_0\
    );
\pin1Event[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[18]\,
      I1 => \pin1Event5_reg_n_0_[18]\,
      I2 => \pin1Event3_reg_n_0_[18]\,
      I3 => \pin1Event[23]_i_17_n_0\,
      O => \pin1Event[23]_i_21_n_0\
    );
\pin1Event[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[17]\,
      I1 => \pin1Event5_reg_n_0_[17]\,
      I2 => \pin1Event3_reg_n_0_[17]\,
      I3 => \pin1Event[23]_i_18_n_0\,
      O => \pin1Event[23]_i_22_n_0\
    );
\pin1Event[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[16]\,
      I1 => \pin1Event5_reg_n_0_[16]\,
      I2 => \pin1Event3_reg_n_0_[16]\,
      I3 => \pin1Event[23]_i_19_n_0\,
      O => \pin1Event[23]_i_23_n_0\
    );
\pin1Event[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[18]\,
      I1 => \pin1Event6_reg_n_0_[18]\,
      I2 => \pin1Event0_reg_n_0_[18]\,
      O => \pin1Event[23]_i_24_n_0\
    );
\pin1Event[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[17]\,
      I1 => \pin1Event6_reg_n_0_[17]\,
      I2 => \pin1Event0_reg_n_0_[17]\,
      O => \pin1Event[23]_i_25_n_0\
    );
\pin1Event[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[16]\,
      I1 => \pin1Event6_reg_n_0_[16]\,
      I2 => \pin1Event0_reg_n_0_[16]\,
      O => \pin1Event[23]_i_26_n_0\
    );
\pin1Event[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[15]\,
      I1 => \pin1Event6_reg_n_0_[15]\,
      I2 => \pin1Event0_reg_n_0_[15]\,
      O => \pin1Event[23]_i_27_n_0\
    );
\pin1Event[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[19]\,
      I1 => \pin1Event6_reg_n_0_[19]\,
      I2 => \pin1Event0_reg_n_0_[19]\,
      I3 => \pin1Event[23]_i_24_n_0\,
      O => \pin1Event[23]_i_28_n_0\
    );
\pin1Event[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[18]\,
      I1 => \pin1Event6_reg_n_0_[18]\,
      I2 => \pin1Event0_reg_n_0_[18]\,
      I3 => \pin1Event[23]_i_25_n_0\,
      O => \pin1Event[23]_i_29_n_0\
    );
\pin1Event[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[21]\,
      I1 => \pin1Event_reg[27]_i_13_n_6\,
      I2 => \pin1Event_reg[27]_i_14_n_6\,
      I3 => \pin1Event[23]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[21]\,
      O => \pin1Event[23]_i_3_n_0\
    );
\pin1Event[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[17]\,
      I1 => \pin1Event6_reg_n_0_[17]\,
      I2 => \pin1Event0_reg_n_0_[17]\,
      I3 => \pin1Event[23]_i_26_n_0\,
      O => \pin1Event[23]_i_30_n_0\
    );
\pin1Event[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[16]\,
      I1 => \pin1Event6_reg_n_0_[16]\,
      I2 => \pin1Event0_reg_n_0_[16]\,
      I3 => \pin1Event[23]_i_27_n_0\,
      O => \pin1Event[23]_i_31_n_0\
    );
\pin1Event[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[20]\,
      I1 => \pin1Event_reg[27]_i_13_n_7\,
      I2 => \pin1Event_reg[27]_i_14_n_7\,
      I3 => \pin1Event[23]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[20]\,
      O => \pin1Event[23]_i_4_n_0\
    );
\pin1Event[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[19]\,
      I1 => \pin1Event_reg[23]_i_13_n_4\,
      I2 => \pin1Event_reg[23]_i_14_n_4\,
      I3 => \pin1Event[23]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[19]\,
      O => \pin1Event[23]_i_5_n_0\
    );
\pin1Event[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[23]_i_2_n_0\,
      I1 => \pin1Event_reg[27]_i_14_n_4\,
      I2 => \pin1Event_reg[27]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[23]\,
      I4 => \pin1Event2_reg_n_0_[23]\,
      I5 => \pin1Event[27]_i_15_n_0\,
      O => \pin1Event[23]_i_6_n_0\
    );
\pin1Event[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[23]_i_3_n_0\,
      I1 => \pin1Event_reg[27]_i_14_n_5\,
      I2 => \pin1Event_reg[27]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[22]\,
      I4 => \pin1Event2_reg_n_0_[22]\,
      I5 => \pin1Event[23]_i_10_n_0\,
      O => \pin1Event[23]_i_7_n_0\
    );
\pin1Event[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[23]_i_4_n_0\,
      I1 => \pin1Event_reg[27]_i_14_n_6\,
      I2 => \pin1Event_reg[27]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[21]\,
      I4 => \pin1Event2_reg_n_0_[21]\,
      I5 => \pin1Event[23]_i_11_n_0\,
      O => \pin1Event[23]_i_8_n_0\
    );
\pin1Event[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[23]_i_5_n_0\,
      I1 => \pin1Event_reg[27]_i_14_n_7\,
      I2 => \pin1Event_reg[27]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[20]\,
      I4 => \pin1Event2_reg_n_0_[20]\,
      I5 => \pin1Event[23]_i_12_n_0\,
      O => \pin1Event[23]_i_9_n_0\
    );
\pin1Event[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[31]_i_14_n_6\,
      I1 => \pin1Event_reg[31]_i_13_n_6\,
      I2 => \pin1Event1_reg_n_0_[25]\,
      O => \pin1Event[27]_i_10_n_0\
    );
\pin1Event[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[31]_i_13_n_7\,
      I1 => \pin1Event_reg[31]_i_14_n_7\,
      I2 => \pin1Event1_reg_n_0_[24]\,
      O => \pin1Event[27]_i_11_n_0\
    );
\pin1Event[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[27]_i_14_n_4\,
      I1 => \pin1Event_reg[27]_i_13_n_4\,
      I2 => \pin1Event1_reg_n_0_[23]\,
      O => \pin1Event[27]_i_12_n_0\
    );
\pin1Event[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[27]_i_13_n_5\,
      I1 => \pin1Event_reg[27]_i_14_n_5\,
      I2 => \pin1Event1_reg_n_0_[22]\,
      O => \pin1Event[27]_i_15_n_0\
    );
\pin1Event[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[22]\,
      I1 => \pin1Event5_reg_n_0_[22]\,
      I2 => \pin1Event3_reg_n_0_[22]\,
      O => \pin1Event[27]_i_16_n_0\
    );
\pin1Event[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[21]\,
      I1 => \pin1Event5_reg_n_0_[21]\,
      I2 => \pin1Event3_reg_n_0_[21]\,
      O => \pin1Event[27]_i_17_n_0\
    );
\pin1Event[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[20]\,
      I1 => \pin1Event5_reg_n_0_[20]\,
      I2 => \pin1Event3_reg_n_0_[20]\,
      O => \pin1Event[27]_i_18_n_0\
    );
\pin1Event[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[19]\,
      I1 => \pin1Event5_reg_n_0_[19]\,
      I2 => \pin1Event3_reg_n_0_[19]\,
      O => \pin1Event[27]_i_19_n_0\
    );
\pin1Event[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[26]\,
      I1 => \pin1Event_reg[31]_i_13_n_5\,
      I2 => \pin1Event_reg[31]_i_14_n_5\,
      I3 => \pin1Event[27]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[26]\,
      O => \pin1Event[27]_i_2_n_0\
    );
\pin1Event[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[23]\,
      I1 => \pin1Event5_reg_n_0_[23]\,
      I2 => \pin1Event3_reg_n_0_[23]\,
      I3 => \pin1Event[27]_i_16_n_0\,
      O => \pin1Event[27]_i_20_n_0\
    );
\pin1Event[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[22]\,
      I1 => \pin1Event5_reg_n_0_[22]\,
      I2 => \pin1Event3_reg_n_0_[22]\,
      I3 => \pin1Event[27]_i_17_n_0\,
      O => \pin1Event[27]_i_21_n_0\
    );
\pin1Event[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[21]\,
      I1 => \pin1Event5_reg_n_0_[21]\,
      I2 => \pin1Event3_reg_n_0_[21]\,
      I3 => \pin1Event[27]_i_18_n_0\,
      O => \pin1Event[27]_i_22_n_0\
    );
\pin1Event[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[20]\,
      I1 => \pin1Event5_reg_n_0_[20]\,
      I2 => \pin1Event3_reg_n_0_[20]\,
      I3 => \pin1Event[27]_i_19_n_0\,
      O => \pin1Event[27]_i_23_n_0\
    );
\pin1Event[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[22]\,
      I1 => \pin1Event6_reg_n_0_[22]\,
      I2 => \pin1Event0_reg_n_0_[22]\,
      O => \pin1Event[27]_i_24_n_0\
    );
\pin1Event[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[21]\,
      I1 => \pin1Event6_reg_n_0_[21]\,
      I2 => \pin1Event0_reg_n_0_[21]\,
      O => \pin1Event[27]_i_25_n_0\
    );
\pin1Event[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[20]\,
      I1 => \pin1Event6_reg_n_0_[20]\,
      I2 => \pin1Event0_reg_n_0_[20]\,
      O => \pin1Event[27]_i_26_n_0\
    );
\pin1Event[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[19]\,
      I1 => \pin1Event6_reg_n_0_[19]\,
      I2 => \pin1Event0_reg_n_0_[19]\,
      O => \pin1Event[27]_i_27_n_0\
    );
\pin1Event[27]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[23]\,
      I1 => \pin1Event6_reg_n_0_[23]\,
      I2 => \pin1Event0_reg_n_0_[23]\,
      I3 => \pin1Event[27]_i_24_n_0\,
      O => \pin1Event[27]_i_28_n_0\
    );
\pin1Event[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[22]\,
      I1 => \pin1Event6_reg_n_0_[22]\,
      I2 => \pin1Event0_reg_n_0_[22]\,
      I3 => \pin1Event[27]_i_25_n_0\,
      O => \pin1Event[27]_i_29_n_0\
    );
\pin1Event[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[25]\,
      I1 => \pin1Event_reg[31]_i_13_n_6\,
      I2 => \pin1Event_reg[31]_i_14_n_6\,
      I3 => \pin1Event[27]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[25]\,
      O => \pin1Event[27]_i_3_n_0\
    );
\pin1Event[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[21]\,
      I1 => \pin1Event6_reg_n_0_[21]\,
      I2 => \pin1Event0_reg_n_0_[21]\,
      I3 => \pin1Event[27]_i_26_n_0\,
      O => \pin1Event[27]_i_30_n_0\
    );
\pin1Event[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[20]\,
      I1 => \pin1Event6_reg_n_0_[20]\,
      I2 => \pin1Event0_reg_n_0_[20]\,
      I3 => \pin1Event[27]_i_27_n_0\,
      O => \pin1Event[27]_i_31_n_0\
    );
\pin1Event[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[24]\,
      I1 => \pin1Event_reg[31]_i_13_n_7\,
      I2 => \pin1Event_reg[31]_i_14_n_7\,
      I3 => \pin1Event[27]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[24]\,
      O => \pin1Event[27]_i_4_n_0\
    );
\pin1Event[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[23]\,
      I1 => \pin1Event_reg[27]_i_13_n_4\,
      I2 => \pin1Event_reg[27]_i_14_n_4\,
      I3 => \pin1Event[27]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[23]\,
      O => \pin1Event[27]_i_5_n_0\
    );
\pin1Event[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[27]_i_2_n_0\,
      I1 => \pin1Event_reg[31]_i_14_n_4\,
      I2 => \pin1Event_reg[31]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[27]\,
      I4 => \pin1Event2_reg_n_0_[27]\,
      I5 => \pin1Event[31]_i_15_n_0\,
      O => \pin1Event[27]_i_6_n_0\
    );
\pin1Event[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[27]_i_3_n_0\,
      I1 => \pin1Event_reg[31]_i_14_n_5\,
      I2 => \pin1Event_reg[31]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[26]\,
      I4 => \pin1Event2_reg_n_0_[26]\,
      I5 => \pin1Event[27]_i_10_n_0\,
      O => \pin1Event[27]_i_7_n_0\
    );
\pin1Event[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[27]_i_4_n_0\,
      I1 => \pin1Event_reg[31]_i_14_n_6\,
      I2 => \pin1Event_reg[31]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[25]\,
      I4 => \pin1Event2_reg_n_0_[25]\,
      I5 => \pin1Event[27]_i_11_n_0\,
      O => \pin1Event[27]_i_8_n_0\
    );
\pin1Event[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[27]_i_5_n_0\,
      I1 => \pin1Event_reg[31]_i_14_n_7\,
      I2 => \pin1Event_reg[31]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[24]\,
      I4 => \pin1Event2_reg_n_0_[24]\,
      I5 => \pin1Event[27]_i_12_n_0\,
      O => \pin1Event[27]_i_9_n_0\
    );
\pin1Event[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[35]_i_14_n_6\,
      I1 => \pin1Event_reg[35]_i_13_n_6\,
      I2 => \pin1Event1_reg_n_0_[29]\,
      O => \pin1Event[31]_i_10_n_0\
    );
\pin1Event[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[35]_i_13_n_7\,
      I1 => \pin1Event_reg[35]_i_14_n_7\,
      I2 => \pin1Event1_reg_n_0_[28]\,
      O => \pin1Event[31]_i_11_n_0\
    );
\pin1Event[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[31]_i_14_n_4\,
      I1 => \pin1Event_reg[31]_i_13_n_4\,
      I2 => \pin1Event1_reg_n_0_[27]\,
      O => \pin1Event[31]_i_12_n_0\
    );
\pin1Event[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[31]_i_13_n_5\,
      I1 => \pin1Event_reg[31]_i_14_n_5\,
      I2 => \pin1Event1_reg_n_0_[26]\,
      O => \pin1Event[31]_i_15_n_0\
    );
\pin1Event[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[26]\,
      I1 => \pin1Event5_reg_n_0_[26]\,
      I2 => \pin1Event3_reg_n_0_[26]\,
      O => \pin1Event[31]_i_16_n_0\
    );
\pin1Event[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[25]\,
      I1 => \pin1Event5_reg_n_0_[25]\,
      I2 => \pin1Event3_reg_n_0_[25]\,
      O => \pin1Event[31]_i_17_n_0\
    );
\pin1Event[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[24]\,
      I1 => \pin1Event5_reg_n_0_[24]\,
      I2 => \pin1Event3_reg_n_0_[24]\,
      O => \pin1Event[31]_i_18_n_0\
    );
\pin1Event[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[23]\,
      I1 => \pin1Event5_reg_n_0_[23]\,
      I2 => \pin1Event3_reg_n_0_[23]\,
      O => \pin1Event[31]_i_19_n_0\
    );
\pin1Event[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[30]\,
      I1 => \pin1Event_reg[35]_i_13_n_5\,
      I2 => \pin1Event_reg[35]_i_14_n_5\,
      I3 => \pin1Event[31]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[30]\,
      O => \pin1Event[31]_i_2_n_0\
    );
\pin1Event[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[27]\,
      I1 => \pin1Event5_reg_n_0_[27]\,
      I2 => \pin1Event3_reg_n_0_[27]\,
      I3 => \pin1Event[31]_i_16_n_0\,
      O => \pin1Event[31]_i_20_n_0\
    );
\pin1Event[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[26]\,
      I1 => \pin1Event5_reg_n_0_[26]\,
      I2 => \pin1Event3_reg_n_0_[26]\,
      I3 => \pin1Event[31]_i_17_n_0\,
      O => \pin1Event[31]_i_21_n_0\
    );
\pin1Event[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[25]\,
      I1 => \pin1Event5_reg_n_0_[25]\,
      I2 => \pin1Event3_reg_n_0_[25]\,
      I3 => \pin1Event[31]_i_18_n_0\,
      O => \pin1Event[31]_i_22_n_0\
    );
\pin1Event[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[24]\,
      I1 => \pin1Event5_reg_n_0_[24]\,
      I2 => \pin1Event3_reg_n_0_[24]\,
      I3 => \pin1Event[31]_i_19_n_0\,
      O => \pin1Event[31]_i_23_n_0\
    );
\pin1Event[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[26]\,
      I1 => \pin1Event6_reg_n_0_[26]\,
      I2 => \pin1Event0_reg_n_0_[26]\,
      O => \pin1Event[31]_i_24_n_0\
    );
\pin1Event[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[25]\,
      I1 => \pin1Event6_reg_n_0_[25]\,
      I2 => \pin1Event0_reg_n_0_[25]\,
      O => \pin1Event[31]_i_25_n_0\
    );
\pin1Event[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[24]\,
      I1 => \pin1Event6_reg_n_0_[24]\,
      I2 => \pin1Event0_reg_n_0_[24]\,
      O => \pin1Event[31]_i_26_n_0\
    );
\pin1Event[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[23]\,
      I1 => \pin1Event6_reg_n_0_[23]\,
      I2 => \pin1Event0_reg_n_0_[23]\,
      O => \pin1Event[31]_i_27_n_0\
    );
\pin1Event[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[27]\,
      I1 => \pin1Event6_reg_n_0_[27]\,
      I2 => \pin1Event0_reg_n_0_[27]\,
      I3 => \pin1Event[31]_i_24_n_0\,
      O => \pin1Event[31]_i_28_n_0\
    );
\pin1Event[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[26]\,
      I1 => \pin1Event6_reg_n_0_[26]\,
      I2 => \pin1Event0_reg_n_0_[26]\,
      I3 => \pin1Event[31]_i_25_n_0\,
      O => \pin1Event[31]_i_29_n_0\
    );
\pin1Event[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[29]\,
      I1 => \pin1Event_reg[35]_i_13_n_6\,
      I2 => \pin1Event_reg[35]_i_14_n_6\,
      I3 => \pin1Event[31]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[29]\,
      O => \pin1Event[31]_i_3_n_0\
    );
\pin1Event[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[25]\,
      I1 => \pin1Event6_reg_n_0_[25]\,
      I2 => \pin1Event0_reg_n_0_[25]\,
      I3 => \pin1Event[31]_i_26_n_0\,
      O => \pin1Event[31]_i_30_n_0\
    );
\pin1Event[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[24]\,
      I1 => \pin1Event6_reg_n_0_[24]\,
      I2 => \pin1Event0_reg_n_0_[24]\,
      I3 => \pin1Event[31]_i_27_n_0\,
      O => \pin1Event[31]_i_31_n_0\
    );
\pin1Event[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[28]\,
      I1 => \pin1Event_reg[35]_i_13_n_7\,
      I2 => \pin1Event_reg[35]_i_14_n_7\,
      I3 => \pin1Event[31]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[28]\,
      O => \pin1Event[31]_i_4_n_0\
    );
\pin1Event[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[27]\,
      I1 => \pin1Event_reg[31]_i_13_n_4\,
      I2 => \pin1Event_reg[31]_i_14_n_4\,
      I3 => \pin1Event[31]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[27]\,
      O => \pin1Event[31]_i_5_n_0\
    );
\pin1Event[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[31]_i_2_n_0\,
      I1 => \pin1Event_reg[35]_i_14_n_4\,
      I2 => \pin1Event_reg[35]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[31]\,
      I4 => \pin1Event2_reg_n_0_[31]\,
      I5 => \pin1Event[35]_i_15_n_0\,
      O => \pin1Event[31]_i_6_n_0\
    );
\pin1Event[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[31]_i_3_n_0\,
      I1 => \pin1Event_reg[35]_i_14_n_5\,
      I2 => \pin1Event_reg[35]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[30]\,
      I4 => \pin1Event2_reg_n_0_[30]\,
      I5 => \pin1Event[31]_i_10_n_0\,
      O => \pin1Event[31]_i_7_n_0\
    );
\pin1Event[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[31]_i_4_n_0\,
      I1 => \pin1Event_reg[35]_i_14_n_6\,
      I2 => \pin1Event_reg[35]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[29]\,
      I4 => \pin1Event2_reg_n_0_[29]\,
      I5 => \pin1Event[31]_i_11_n_0\,
      O => \pin1Event[31]_i_8_n_0\
    );
\pin1Event[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[31]_i_5_n_0\,
      I1 => \pin1Event_reg[35]_i_14_n_7\,
      I2 => \pin1Event_reg[35]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[28]\,
      I4 => \pin1Event2_reg_n_0_[28]\,
      I5 => \pin1Event[31]_i_12_n_0\,
      O => \pin1Event[31]_i_9_n_0\
    );
\pin1Event[35]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[39]_i_14_n_6\,
      I1 => \pin1Event_reg[39]_i_13_n_6\,
      I2 => \pin1Event1_reg_n_0_[33]\,
      O => \pin1Event[35]_i_10_n_0\
    );
\pin1Event[35]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[39]_i_13_n_7\,
      I1 => \pin1Event_reg[39]_i_14_n_7\,
      I2 => \pin1Event1_reg_n_0_[32]\,
      O => \pin1Event[35]_i_11_n_0\
    );
\pin1Event[35]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[35]_i_14_n_4\,
      I1 => \pin1Event_reg[35]_i_13_n_4\,
      I2 => \pin1Event1_reg_n_0_[31]\,
      O => \pin1Event[35]_i_12_n_0\
    );
\pin1Event[35]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[35]_i_13_n_5\,
      I1 => \pin1Event_reg[35]_i_14_n_5\,
      I2 => \pin1Event1_reg_n_0_[30]\,
      O => \pin1Event[35]_i_15_n_0\
    );
\pin1Event[35]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[30]\,
      I1 => \pin1Event5_reg_n_0_[30]\,
      I2 => \pin1Event3_reg_n_0_[30]\,
      O => \pin1Event[35]_i_16_n_0\
    );
\pin1Event[35]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[29]\,
      I1 => \pin1Event5_reg_n_0_[29]\,
      I2 => \pin1Event3_reg_n_0_[29]\,
      O => \pin1Event[35]_i_17_n_0\
    );
\pin1Event[35]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[28]\,
      I1 => \pin1Event5_reg_n_0_[28]\,
      I2 => \pin1Event3_reg_n_0_[28]\,
      O => \pin1Event[35]_i_18_n_0\
    );
\pin1Event[35]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[27]\,
      I1 => \pin1Event5_reg_n_0_[27]\,
      I2 => \pin1Event3_reg_n_0_[27]\,
      O => \pin1Event[35]_i_19_n_0\
    );
\pin1Event[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[34]\,
      I1 => \pin1Event_reg[39]_i_13_n_5\,
      I2 => \pin1Event_reg[39]_i_14_n_5\,
      I3 => \pin1Event[35]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[34]\,
      O => \pin1Event[35]_i_2_n_0\
    );
\pin1Event[35]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[31]\,
      I1 => \pin1Event5_reg_n_0_[31]\,
      I2 => \pin1Event3_reg_n_0_[31]\,
      I3 => \pin1Event[35]_i_16_n_0\,
      O => \pin1Event[35]_i_20_n_0\
    );
\pin1Event[35]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[30]\,
      I1 => \pin1Event5_reg_n_0_[30]\,
      I2 => \pin1Event3_reg_n_0_[30]\,
      I3 => \pin1Event[35]_i_17_n_0\,
      O => \pin1Event[35]_i_21_n_0\
    );
\pin1Event[35]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[29]\,
      I1 => \pin1Event5_reg_n_0_[29]\,
      I2 => \pin1Event3_reg_n_0_[29]\,
      I3 => \pin1Event[35]_i_18_n_0\,
      O => \pin1Event[35]_i_22_n_0\
    );
\pin1Event[35]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[28]\,
      I1 => \pin1Event5_reg_n_0_[28]\,
      I2 => \pin1Event3_reg_n_0_[28]\,
      I3 => \pin1Event[35]_i_19_n_0\,
      O => \pin1Event[35]_i_23_n_0\
    );
\pin1Event[35]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[30]\,
      I1 => \pin1Event6_reg_n_0_[30]\,
      I2 => \pin1Event0_reg_n_0_[30]\,
      O => \pin1Event[35]_i_24_n_0\
    );
\pin1Event[35]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[29]\,
      I1 => \pin1Event6_reg_n_0_[29]\,
      I2 => \pin1Event0_reg_n_0_[29]\,
      O => \pin1Event[35]_i_25_n_0\
    );
\pin1Event[35]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[28]\,
      I1 => \pin1Event6_reg_n_0_[28]\,
      I2 => \pin1Event0_reg_n_0_[28]\,
      O => \pin1Event[35]_i_26_n_0\
    );
\pin1Event[35]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[27]\,
      I1 => \pin1Event6_reg_n_0_[27]\,
      I2 => \pin1Event0_reg_n_0_[27]\,
      O => \pin1Event[35]_i_27_n_0\
    );
\pin1Event[35]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[31]\,
      I1 => \pin1Event6_reg_n_0_[31]\,
      I2 => \pin1Event0_reg_n_0_[31]\,
      I3 => \pin1Event[35]_i_24_n_0\,
      O => \pin1Event[35]_i_28_n_0\
    );
\pin1Event[35]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[30]\,
      I1 => \pin1Event6_reg_n_0_[30]\,
      I2 => \pin1Event0_reg_n_0_[30]\,
      I3 => \pin1Event[35]_i_25_n_0\,
      O => \pin1Event[35]_i_29_n_0\
    );
\pin1Event[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[33]\,
      I1 => \pin1Event_reg[39]_i_13_n_6\,
      I2 => \pin1Event_reg[39]_i_14_n_6\,
      I3 => \pin1Event[35]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[33]\,
      O => \pin1Event[35]_i_3_n_0\
    );
\pin1Event[35]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[29]\,
      I1 => \pin1Event6_reg_n_0_[29]\,
      I2 => \pin1Event0_reg_n_0_[29]\,
      I3 => \pin1Event[35]_i_26_n_0\,
      O => \pin1Event[35]_i_30_n_0\
    );
\pin1Event[35]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[28]\,
      I1 => \pin1Event6_reg_n_0_[28]\,
      I2 => \pin1Event0_reg_n_0_[28]\,
      I3 => \pin1Event[35]_i_27_n_0\,
      O => \pin1Event[35]_i_31_n_0\
    );
\pin1Event[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[32]\,
      I1 => \pin1Event_reg[39]_i_13_n_7\,
      I2 => \pin1Event_reg[39]_i_14_n_7\,
      I3 => \pin1Event[35]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[32]\,
      O => \pin1Event[35]_i_4_n_0\
    );
\pin1Event[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[31]\,
      I1 => \pin1Event_reg[35]_i_13_n_4\,
      I2 => \pin1Event_reg[35]_i_14_n_4\,
      I3 => \pin1Event[35]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[31]\,
      O => \pin1Event[35]_i_5_n_0\
    );
\pin1Event[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[35]_i_2_n_0\,
      I1 => \pin1Event_reg[39]_i_14_n_4\,
      I2 => \pin1Event_reg[39]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[35]\,
      I4 => \pin1Event2_reg_n_0_[35]\,
      I5 => \pin1Event[39]_i_15_n_0\,
      O => \pin1Event[35]_i_6_n_0\
    );
\pin1Event[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[35]_i_3_n_0\,
      I1 => \pin1Event_reg[39]_i_14_n_5\,
      I2 => \pin1Event_reg[39]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[34]\,
      I4 => \pin1Event2_reg_n_0_[34]\,
      I5 => \pin1Event[35]_i_10_n_0\,
      O => \pin1Event[35]_i_7_n_0\
    );
\pin1Event[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[35]_i_4_n_0\,
      I1 => \pin1Event_reg[39]_i_14_n_6\,
      I2 => \pin1Event_reg[39]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[33]\,
      I4 => \pin1Event2_reg_n_0_[33]\,
      I5 => \pin1Event[35]_i_11_n_0\,
      O => \pin1Event[35]_i_8_n_0\
    );
\pin1Event[35]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[35]_i_5_n_0\,
      I1 => \pin1Event_reg[39]_i_14_n_7\,
      I2 => \pin1Event_reg[39]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[32]\,
      I4 => \pin1Event2_reg_n_0_[32]\,
      I5 => \pin1Event[35]_i_12_n_0\,
      O => \pin1Event[35]_i_9_n_0\
    );
\pin1Event[39]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[43]_i_13_n_6\,
      I1 => \pin1Event_reg[43]_i_14_n_6\,
      I2 => \pin1Event1_reg_n_0_[37]\,
      O => \pin1Event[39]_i_10_n_0\
    );
\pin1Event[39]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[43]_i_13_n_7\,
      I1 => \pin1Event_reg[43]_i_14_n_7\,
      I2 => \pin1Event1_reg_n_0_[36]\,
      O => \pin1Event[39]_i_11_n_0\
    );
\pin1Event[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[39]_i_13_n_4\,
      I1 => \pin1Event_reg[39]_i_14_n_4\,
      I2 => \pin1Event1_reg_n_0_[35]\,
      O => \pin1Event[39]_i_12_n_0\
    );
\pin1Event[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[39]_i_13_n_5\,
      I1 => \pin1Event_reg[39]_i_14_n_5\,
      I2 => \pin1Event1_reg_n_0_[34]\,
      O => \pin1Event[39]_i_15_n_0\
    );
\pin1Event[39]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[34]\,
      I1 => \pin1Event5_reg_n_0_[34]\,
      I2 => \pin1Event3_reg_n_0_[34]\,
      O => \pin1Event[39]_i_16_n_0\
    );
\pin1Event[39]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[33]\,
      I1 => \pin1Event5_reg_n_0_[33]\,
      I2 => \pin1Event3_reg_n_0_[33]\,
      O => \pin1Event[39]_i_17_n_0\
    );
\pin1Event[39]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[32]\,
      I1 => \pin1Event5_reg_n_0_[32]\,
      I2 => \pin1Event3_reg_n_0_[32]\,
      O => \pin1Event[39]_i_18_n_0\
    );
\pin1Event[39]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[31]\,
      I1 => \pin1Event5_reg_n_0_[31]\,
      I2 => \pin1Event3_reg_n_0_[31]\,
      O => \pin1Event[39]_i_19_n_0\
    );
\pin1Event[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[38]\,
      I1 => \pin1Event_reg[43]_i_13_n_5\,
      I2 => \pin1Event_reg[43]_i_14_n_5\,
      I3 => \pin1Event[39]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[38]\,
      O => \pin1Event[39]_i_2_n_0\
    );
\pin1Event[39]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[35]\,
      I1 => \pin1Event5_reg_n_0_[35]\,
      I2 => \pin1Event3_reg_n_0_[35]\,
      I3 => \pin1Event[39]_i_16_n_0\,
      O => \pin1Event[39]_i_20_n_0\
    );
\pin1Event[39]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[34]\,
      I1 => \pin1Event5_reg_n_0_[34]\,
      I2 => \pin1Event3_reg_n_0_[34]\,
      I3 => \pin1Event[39]_i_17_n_0\,
      O => \pin1Event[39]_i_21_n_0\
    );
\pin1Event[39]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[33]\,
      I1 => \pin1Event5_reg_n_0_[33]\,
      I2 => \pin1Event3_reg_n_0_[33]\,
      I3 => \pin1Event[39]_i_18_n_0\,
      O => \pin1Event[39]_i_22_n_0\
    );
\pin1Event[39]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[32]\,
      I1 => \pin1Event5_reg_n_0_[32]\,
      I2 => \pin1Event3_reg_n_0_[32]\,
      I3 => \pin1Event[39]_i_19_n_0\,
      O => \pin1Event[39]_i_23_n_0\
    );
\pin1Event[39]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[34]\,
      I1 => \pin1Event6_reg_n_0_[34]\,
      I2 => \pin1Event0_reg_n_0_[34]\,
      O => \pin1Event[39]_i_24_n_0\
    );
\pin1Event[39]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[33]\,
      I1 => \pin1Event6_reg_n_0_[33]\,
      I2 => \pin1Event0_reg_n_0_[33]\,
      O => \pin1Event[39]_i_25_n_0\
    );
\pin1Event[39]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[32]\,
      I1 => \pin1Event6_reg_n_0_[32]\,
      I2 => \pin1Event0_reg_n_0_[32]\,
      O => \pin1Event[39]_i_26_n_0\
    );
\pin1Event[39]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[31]\,
      I1 => \pin1Event6_reg_n_0_[31]\,
      I2 => \pin1Event0_reg_n_0_[31]\,
      O => \pin1Event[39]_i_27_n_0\
    );
\pin1Event[39]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[35]\,
      I1 => \pin1Event6_reg_n_0_[35]\,
      I2 => \pin1Event0_reg_n_0_[35]\,
      I3 => \pin1Event[39]_i_24_n_0\,
      O => \pin1Event[39]_i_28_n_0\
    );
\pin1Event[39]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[34]\,
      I1 => \pin1Event6_reg_n_0_[34]\,
      I2 => \pin1Event0_reg_n_0_[34]\,
      I3 => \pin1Event[39]_i_25_n_0\,
      O => \pin1Event[39]_i_29_n_0\
    );
\pin1Event[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[37]\,
      I1 => \pin1Event_reg[43]_i_13_n_6\,
      I2 => \pin1Event_reg[43]_i_14_n_6\,
      I3 => \pin1Event[39]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[37]\,
      O => \pin1Event[39]_i_3_n_0\
    );
\pin1Event[39]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[33]\,
      I1 => \pin1Event6_reg_n_0_[33]\,
      I2 => \pin1Event0_reg_n_0_[33]\,
      I3 => \pin1Event[39]_i_26_n_0\,
      O => \pin1Event[39]_i_30_n_0\
    );
\pin1Event[39]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[32]\,
      I1 => \pin1Event6_reg_n_0_[32]\,
      I2 => \pin1Event0_reg_n_0_[32]\,
      I3 => \pin1Event[39]_i_27_n_0\,
      O => \pin1Event[39]_i_31_n_0\
    );
\pin1Event[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[36]\,
      I1 => \pin1Event_reg[43]_i_13_n_7\,
      I2 => \pin1Event_reg[43]_i_14_n_7\,
      I3 => \pin1Event[39]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[36]\,
      O => \pin1Event[39]_i_4_n_0\
    );
\pin1Event[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[35]\,
      I1 => \pin1Event_reg[39]_i_13_n_4\,
      I2 => \pin1Event_reg[39]_i_14_n_4\,
      I3 => \pin1Event[39]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[35]\,
      O => \pin1Event[39]_i_5_n_0\
    );
\pin1Event[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[39]_i_2_n_0\,
      I1 => \pin1Event_reg[43]_i_14_n_4\,
      I2 => \pin1Event_reg[43]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[39]\,
      I4 => \pin1Event2_reg_n_0_[39]\,
      I5 => \pin1Event[43]_i_15_n_0\,
      O => \pin1Event[39]_i_6_n_0\
    );
\pin1Event[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[39]_i_3_n_0\,
      I1 => \pin1Event_reg[43]_i_14_n_5\,
      I2 => \pin1Event_reg[43]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[38]\,
      I4 => \pin1Event2_reg_n_0_[38]\,
      I5 => \pin1Event[39]_i_10_n_0\,
      O => \pin1Event[39]_i_7_n_0\
    );
\pin1Event[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[39]_i_4_n_0\,
      I1 => \pin1Event_reg[43]_i_14_n_6\,
      I2 => \pin1Event_reg[43]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[37]\,
      I4 => \pin1Event2_reg_n_0_[37]\,
      I5 => \pin1Event[39]_i_11_n_0\,
      O => \pin1Event[39]_i_8_n_0\
    );
\pin1Event[39]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[39]_i_5_n_0\,
      I1 => \pin1Event_reg[43]_i_14_n_7\,
      I2 => \pin1Event_reg[43]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[36]\,
      I4 => \pin1Event2_reg_n_0_[36]\,
      I5 => \pin1Event[39]_i_12_n_0\,
      O => \pin1Event[39]_i_9_n_0\
    );
\pin1Event[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[2]\,
      I1 => \pin1Event_reg[7]_i_13_n_5\,
      I2 => \pin1Event_reg[7]_i_14_n_5\,
      O => \pin1Event[3]_i_10_n_0\
    );
\pin1Event[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[2]\,
      I1 => \pin1Event_reg[7]_i_13_n_5\,
      I2 => \pin1Event_reg[7]_i_14_n_5\,
      I3 => \pin1Event[3]_i_9_n_0\,
      I4 => \pin1Event2_reg_n_0_[2]\,
      O => \pin1Event[3]_i_2_n_0\
    );
\pin1Event[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \pin1Event[3]_i_9_n_0\,
      I1 => \pin1Event2_reg_n_0_[2]\,
      I2 => \pin1Event1_reg_n_0_[2]\,
      I3 => \pin1Event_reg[7]_i_13_n_5\,
      I4 => \pin1Event_reg[7]_i_14_n_5\,
      O => \pin1Event[3]_i_3_n_0\
    );
\pin1Event[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event_reg[7]_i_14_n_6\,
      I1 => \pin1Event_reg[7]_i_13_n_6\,
      I2 => \pin1Event1_reg_n_0_[1]\,
      I3 => \pin1Event2_reg_n_0_[1]\,
      O => \pin1Event[3]_i_4_n_0\
    );
\pin1Event[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[3]_i_2_n_0\,
      I1 => \pin1Event_reg[7]_i_14_n_4\,
      I2 => \pin1Event_reg[7]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[3]\,
      I4 => \pin1Event2_reg_n_0_[3]\,
      I5 => \pin1Event[7]_i_15_n_0\,
      O => \pin1Event[3]_i_5_n_0\
    );
\pin1Event[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \pin1Event[3]_i_10_n_0\,
      I1 => \pin1Event2_reg_n_0_[2]\,
      I2 => \pin1Event1_reg_n_0_[1]\,
      I3 => \pin1Event_reg[7]_i_13_n_6\,
      I4 => \pin1Event_reg[7]_i_14_n_6\,
      I5 => \pin1Event2_reg_n_0_[1]\,
      O => \pin1Event[3]_i_6_n_0\
    );
\pin1Event[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \pin1Event[3]_i_4_n_0\,
      I1 => \pin1Event_reg[7]_i_14_n_7\,
      I2 => \pin1Event_reg[7]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[0]\,
      O => \pin1Event[3]_i_7_n_0\
    );
\pin1Event[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event_reg[7]_i_14_n_7\,
      I1 => \pin1Event_reg[7]_i_13_n_7\,
      I2 => \pin1Event1_reg_n_0_[0]\,
      I3 => \pin1Event2_reg_n_0_[0]\,
      O => \pin1Event[3]_i_8_n_0\
    );
\pin1Event[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[1]\,
      I1 => \pin1Event_reg[7]_i_13_n_6\,
      I2 => \pin1Event_reg[7]_i_14_n_6\,
      O => \pin1Event[3]_i_9_n_0\
    );
\pin1Event[43]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[47]_i_14_n_6\,
      I1 => \pin1Event1_reg_n_0_[41]\,
      I2 => \pin1Event_reg[47]_i_15_n_6\,
      O => \pin1Event[43]_i_10_n_0\
    );
\pin1Event[43]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[47]_i_14_n_7\,
      I1 => \pin1Event_reg[47]_i_15_n_7\,
      I2 => \pin1Event1_reg_n_0_[40]\,
      O => \pin1Event[43]_i_11_n_0\
    );
\pin1Event[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[43]_i_13_n_4\,
      I1 => \pin1Event1_reg_n_0_[39]\,
      I2 => \pin1Event_reg[43]_i_14_n_4\,
      O => \pin1Event[43]_i_12_n_0\
    );
\pin1Event[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[43]_i_13_n_5\,
      I1 => \pin1Event_reg[43]_i_14_n_5\,
      I2 => \pin1Event1_reg_n_0_[38]\,
      O => \pin1Event[43]_i_15_n_0\
    );
\pin1Event[43]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[38]\,
      I1 => \pin1Event5_reg_n_0_[38]\,
      I2 => \pin1Event3_reg_n_0_[38]\,
      O => \pin1Event[43]_i_16_n_0\
    );
\pin1Event[43]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[37]\,
      I1 => \pin1Event5_reg_n_0_[37]\,
      I2 => \pin1Event3_reg_n_0_[37]\,
      O => \pin1Event[43]_i_17_n_0\
    );
\pin1Event[43]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[36]\,
      I1 => \pin1Event5_reg_n_0_[36]\,
      I2 => \pin1Event3_reg_n_0_[36]\,
      O => \pin1Event[43]_i_18_n_0\
    );
\pin1Event[43]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[35]\,
      I1 => \pin1Event5_reg_n_0_[35]\,
      I2 => \pin1Event3_reg_n_0_[35]\,
      O => \pin1Event[43]_i_19_n_0\
    );
\pin1Event[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[42]\,
      I1 => \pin1Event_reg[47]_i_14_n_5\,
      I2 => \pin1Event_reg[47]_i_15_n_5\,
      I3 => \pin1Event[43]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[42]\,
      O => \pin1Event[43]_i_2_n_0\
    );
\pin1Event[43]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[39]\,
      I1 => \pin1Event5_reg_n_0_[39]\,
      I2 => \pin1Event3_reg_n_0_[39]\,
      I3 => \pin1Event[43]_i_16_n_0\,
      O => \pin1Event[43]_i_20_n_0\
    );
\pin1Event[43]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[38]\,
      I1 => \pin1Event5_reg_n_0_[38]\,
      I2 => \pin1Event3_reg_n_0_[38]\,
      I3 => \pin1Event[43]_i_17_n_0\,
      O => \pin1Event[43]_i_21_n_0\
    );
\pin1Event[43]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[37]\,
      I1 => \pin1Event5_reg_n_0_[37]\,
      I2 => \pin1Event3_reg_n_0_[37]\,
      I3 => \pin1Event[43]_i_18_n_0\,
      O => \pin1Event[43]_i_22_n_0\
    );
\pin1Event[43]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[36]\,
      I1 => \pin1Event5_reg_n_0_[36]\,
      I2 => \pin1Event3_reg_n_0_[36]\,
      I3 => \pin1Event[43]_i_19_n_0\,
      O => \pin1Event[43]_i_23_n_0\
    );
\pin1Event[43]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[38]\,
      I1 => \pin1Event6_reg_n_0_[38]\,
      I2 => \pin1Event0_reg_n_0_[38]\,
      O => \pin1Event[43]_i_24_n_0\
    );
\pin1Event[43]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[37]\,
      I1 => \pin1Event6_reg_n_0_[37]\,
      I2 => \pin1Event0_reg_n_0_[37]\,
      O => \pin1Event[43]_i_25_n_0\
    );
\pin1Event[43]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[36]\,
      I1 => \pin1Event6_reg_n_0_[36]\,
      I2 => \pin1Event0_reg_n_0_[36]\,
      O => \pin1Event[43]_i_26_n_0\
    );
\pin1Event[43]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[35]\,
      I1 => \pin1Event6_reg_n_0_[35]\,
      I2 => \pin1Event0_reg_n_0_[35]\,
      O => \pin1Event[43]_i_27_n_0\
    );
\pin1Event[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[39]\,
      I1 => \pin1Event6_reg_n_0_[39]\,
      I2 => \pin1Event0_reg_n_0_[39]\,
      I3 => \pin1Event[43]_i_24_n_0\,
      O => \pin1Event[43]_i_28_n_0\
    );
\pin1Event[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[38]\,
      I1 => \pin1Event6_reg_n_0_[38]\,
      I2 => \pin1Event0_reg_n_0_[38]\,
      I3 => \pin1Event[43]_i_25_n_0\,
      O => \pin1Event[43]_i_29_n_0\
    );
\pin1Event[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[41]\,
      I1 => \pin1Event_reg[47]_i_14_n_6\,
      I2 => \pin1Event_reg[47]_i_15_n_6\,
      I3 => \pin1Event[43]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[41]\,
      O => \pin1Event[43]_i_3_n_0\
    );
\pin1Event[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[37]\,
      I1 => \pin1Event6_reg_n_0_[37]\,
      I2 => \pin1Event0_reg_n_0_[37]\,
      I3 => \pin1Event[43]_i_26_n_0\,
      O => \pin1Event[43]_i_30_n_0\
    );
\pin1Event[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[36]\,
      I1 => \pin1Event6_reg_n_0_[36]\,
      I2 => \pin1Event0_reg_n_0_[36]\,
      I3 => \pin1Event[43]_i_27_n_0\,
      O => \pin1Event[43]_i_31_n_0\
    );
\pin1Event[43]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[40]\,
      I1 => \pin1Event_reg[47]_i_14_n_7\,
      I2 => \pin1Event_reg[47]_i_15_n_7\,
      I3 => \pin1Event[43]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[40]\,
      O => \pin1Event[43]_i_4_n_0\
    );
\pin1Event[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[39]\,
      I1 => \pin1Event_reg[43]_i_13_n_4\,
      I2 => \pin1Event_reg[43]_i_14_n_4\,
      I3 => \pin1Event[43]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[39]\,
      O => \pin1Event[43]_i_5_n_0\
    );
\pin1Event[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[43]_i_2_n_0\,
      I1 => \pin1Event_reg[47]_i_15_n_4\,
      I2 => \pin1Event_reg[47]_i_14_n_4\,
      I3 => \pin1Event1_reg_n_0_[43]\,
      I4 => \pin1Event2_reg_n_0_[43]\,
      I5 => \pin1Event[47]_i_16_n_0\,
      O => \pin1Event[43]_i_6_n_0\
    );
\pin1Event[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[43]_i_3_n_0\,
      I1 => \pin1Event_reg[47]_i_15_n_5\,
      I2 => \pin1Event_reg[47]_i_14_n_5\,
      I3 => \pin1Event1_reg_n_0_[42]\,
      I4 => \pin1Event2_reg_n_0_[42]\,
      I5 => \pin1Event[43]_i_10_n_0\,
      O => \pin1Event[43]_i_7_n_0\
    );
\pin1Event[43]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[43]_i_4_n_0\,
      I1 => \pin1Event_reg[47]_i_15_n_6\,
      I2 => \pin1Event_reg[47]_i_14_n_6\,
      I3 => \pin1Event1_reg_n_0_[41]\,
      I4 => \pin1Event2_reg_n_0_[41]\,
      I5 => \pin1Event[43]_i_11_n_0\,
      O => \pin1Event[43]_i_8_n_0\
    );
\pin1Event[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[43]_i_5_n_0\,
      I1 => \pin1Event_reg[47]_i_15_n_7\,
      I2 => \pin1Event_reg[47]_i_14_n_7\,
      I3 => \pin1Event1_reg_n_0_[40]\,
      I4 => \pin1Event2_reg_n_0_[40]\,
      I5 => \pin1Event[43]_i_12_n_0\,
      O => \pin1Event[43]_i_9_n_0\
    );
\pin1Event[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[47]_i_10_n_7\,
      I1 => \pin1Event1_reg_n_0_[44]\,
      I2 => \pin1Event_reg[47]_i_11_n_7\,
      O => \pin1Event[47]_i_12_n_0\
    );
\pin1Event[47]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[47]_i_14_n_4\,
      I1 => \pin1Event1_reg_n_0_[43]\,
      I2 => \pin1Event_reg[47]_i_15_n_4\,
      O => \pin1Event[47]_i_13_n_0\
    );
\pin1Event[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[47]_i_15_n_5\,
      I1 => \pin1Event1_reg_n_0_[42]\,
      I2 => \pin1Event_reg[47]_i_14_n_5\,
      O => \pin1Event[47]_i_16_n_0\
    );
\pin1Event[47]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event_reg[47]_i_10_n_6\,
      I1 => \pin1Event1_reg_n_0_[45]\,
      I2 => \pin1Event_reg[47]_i_11_n_6\,
      O => \pin1Event[47]_i_17_n_0\
    );
\pin1Event[47]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event_reg[47]_i_11_n_4\,
      I1 => \pin1Event_reg[47]_i_10_n_4\,
      I2 => \pin1Event1_reg_n_0_[47]\,
      I3 => \pin1Event2_reg_n_0_[47]\,
      O => \pin1Event[47]_i_18_n_0\
    );
\pin1Event[47]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event3_reg_n_0_[45]\,
      I1 => \pin1Event4_reg_n_0_[45]\,
      I2 => \pin1Event5_reg_n_0_[45]\,
      O => \pin1Event[47]_i_19_n_0\
    );
\pin1Event[47]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event3_reg_n_0_[44]\,
      I1 => \pin1Event4_reg_n_0_[44]\,
      I2 => \pin1Event5_reg_n_0_[44]\,
      O => \pin1Event[47]_i_20_n_0\
    );
\pin1Event[47]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event3_reg_n_0_[43]\,
      I1 => \pin1Event4_reg_n_0_[43]\,
      I2 => \pin1Event5_reg_n_0_[43]\,
      O => \pin1Event[47]_i_21_n_0\
    );
\pin1Event[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin1Event5_reg_n_0_[46]\,
      I1 => \pin1Event4_reg_n_0_[46]\,
      I2 => \pin1Event3_reg_n_0_[46]\,
      I3 => \pin1Event4_reg_n_0_[47]\,
      I4 => \pin1Event3_reg_n_0_[47]\,
      I5 => \pin1Event5_reg_n_0_[47]\,
      O => \pin1Event[47]_i_22_n_0\
    );
\pin1Event[47]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event[47]_i_19_n_0\,
      I1 => \pin1Event4_reg_n_0_[46]\,
      I2 => \pin1Event3_reg_n_0_[46]\,
      I3 => \pin1Event5_reg_n_0_[46]\,
      O => \pin1Event[47]_i_23_n_0\
    );
\pin1Event[47]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event3_reg_n_0_[45]\,
      I1 => \pin1Event4_reg_n_0_[45]\,
      I2 => \pin1Event5_reg_n_0_[45]\,
      I3 => \pin1Event[47]_i_20_n_0\,
      O => \pin1Event[47]_i_24_n_0\
    );
\pin1Event[47]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event3_reg_n_0_[44]\,
      I1 => \pin1Event4_reg_n_0_[44]\,
      I2 => \pin1Event5_reg_n_0_[44]\,
      I3 => \pin1Event[47]_i_21_n_0\,
      O => \pin1Event[47]_i_25_n_0\
    );
\pin1Event[47]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event0_reg_n_0_[45]\,
      I1 => \pin1Event7_reg_n_0_[45]\,
      I2 => \pin1Event6_reg_n_0_[45]\,
      O => \pin1Event[47]_i_26_n_0\
    );
\pin1Event[47]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[44]\,
      I1 => \pin1Event6_reg_n_0_[44]\,
      I2 => \pin1Event0_reg_n_0_[44]\,
      O => \pin1Event[47]_i_27_n_0\
    );
\pin1Event[47]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[43]\,
      I1 => \pin1Event6_reg_n_0_[43]\,
      I2 => \pin1Event0_reg_n_0_[43]\,
      O => \pin1Event[47]_i_28_n_0\
    );
\pin1Event[47]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin1Event0_reg_n_0_[46]\,
      I1 => \pin1Event7_reg_n_0_[46]\,
      I2 => \pin1Event6_reg_n_0_[46]\,
      I3 => \pin1Event7_reg_n_0_[47]\,
      I4 => \pin1Event6_reg_n_0_[47]\,
      I5 => \pin1Event0_reg_n_0_[47]\,
      O => \pin1Event[47]_i_29_n_0\
    );
\pin1Event[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[45]\,
      I1 => \pin1Event_reg[47]_i_10_n_6\,
      I2 => \pin1Event_reg[47]_i_11_n_6\,
      I3 => \pin1Event[47]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[45]\,
      O => \pin1Event[47]_i_3_n_0\
    );
\pin1Event[47]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event[47]_i_26_n_0\,
      I1 => \pin1Event7_reg_n_0_[46]\,
      I2 => \pin1Event6_reg_n_0_[46]\,
      I3 => \pin1Event0_reg_n_0_[46]\,
      O => \pin1Event[47]_i_30_n_0\
    );
\pin1Event[47]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event0_reg_n_0_[45]\,
      I1 => \pin1Event7_reg_n_0_[45]\,
      I2 => \pin1Event6_reg_n_0_[45]\,
      I3 => \pin1Event[47]_i_27_n_0\,
      O => \pin1Event[47]_i_31_n_0\
    );
\pin1Event[47]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[44]\,
      I1 => \pin1Event6_reg_n_0_[44]\,
      I2 => \pin1Event0_reg_n_0_[44]\,
      I3 => \pin1Event[47]_i_28_n_0\,
      O => \pin1Event[47]_i_32_n_0\
    );
\pin1Event[47]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event5_reg_n_0_[42]\,
      I1 => \pin1Event3_reg_n_0_[42]\,
      I2 => \pin1Event4_reg_n_0_[42]\,
      O => \pin1Event[47]_i_33_n_0\
    );
\pin1Event[47]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[41]\,
      I1 => \pin1Event5_reg_n_0_[41]\,
      I2 => \pin1Event3_reg_n_0_[41]\,
      O => \pin1Event[47]_i_34_n_0\
    );
\pin1Event[47]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[40]\,
      I1 => \pin1Event5_reg_n_0_[40]\,
      I2 => \pin1Event3_reg_n_0_[40]\,
      O => \pin1Event[47]_i_35_n_0\
    );
\pin1Event[47]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[39]\,
      I1 => \pin1Event5_reg_n_0_[39]\,
      I2 => \pin1Event3_reg_n_0_[39]\,
      O => \pin1Event[47]_i_36_n_0\
    );
\pin1Event[47]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event3_reg_n_0_[43]\,
      I1 => \pin1Event4_reg_n_0_[43]\,
      I2 => \pin1Event5_reg_n_0_[43]\,
      I3 => \pin1Event[47]_i_33_n_0\,
      O => \pin1Event[47]_i_37_n_0\
    );
\pin1Event[47]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event5_reg_n_0_[42]\,
      I1 => \pin1Event3_reg_n_0_[42]\,
      I2 => \pin1Event4_reg_n_0_[42]\,
      I3 => \pin1Event[47]_i_34_n_0\,
      O => \pin1Event[47]_i_38_n_0\
    );
\pin1Event[47]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[41]\,
      I1 => \pin1Event5_reg_n_0_[41]\,
      I2 => \pin1Event3_reg_n_0_[41]\,
      I3 => \pin1Event[47]_i_35_n_0\,
      O => \pin1Event[47]_i_39_n_0\
    );
\pin1Event[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[44]\,
      I1 => \pin1Event_reg[47]_i_10_n_7\,
      I2 => \pin1Event_reg[47]_i_11_n_7\,
      I3 => \pin1Event[47]_i_13_n_0\,
      I4 => \pin1Event2_reg_n_0_[44]\,
      O => \pin1Event[47]_i_4_n_0\
    );
\pin1Event[47]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[40]\,
      I1 => \pin1Event5_reg_n_0_[40]\,
      I2 => \pin1Event3_reg_n_0_[40]\,
      I3 => \pin1Event[47]_i_36_n_0\,
      O => \pin1Event[47]_i_40_n_0\
    );
\pin1Event[47]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[42]\,
      I1 => \pin1Event6_reg_n_0_[42]\,
      I2 => \pin1Event0_reg_n_0_[42]\,
      O => \pin1Event[47]_i_41_n_0\
    );
\pin1Event[47]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[41]\,
      I1 => \pin1Event6_reg_n_0_[41]\,
      I2 => \pin1Event0_reg_n_0_[41]\,
      O => \pin1Event[47]_i_42_n_0\
    );
\pin1Event[47]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[40]\,
      I1 => \pin1Event6_reg_n_0_[40]\,
      I2 => \pin1Event0_reg_n_0_[40]\,
      O => \pin1Event[47]_i_43_n_0\
    );
\pin1Event[47]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[39]\,
      I1 => \pin1Event6_reg_n_0_[39]\,
      I2 => \pin1Event0_reg_n_0_[39]\,
      O => \pin1Event[47]_i_44_n_0\
    );
\pin1Event[47]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[43]\,
      I1 => \pin1Event6_reg_n_0_[43]\,
      I2 => \pin1Event0_reg_n_0_[43]\,
      I3 => \pin1Event[47]_i_41_n_0\,
      O => \pin1Event[47]_i_45_n_0\
    );
\pin1Event[47]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[42]\,
      I1 => \pin1Event6_reg_n_0_[42]\,
      I2 => \pin1Event0_reg_n_0_[42]\,
      I3 => \pin1Event[47]_i_42_n_0\,
      O => \pin1Event[47]_i_46_n_0\
    );
\pin1Event[47]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[41]\,
      I1 => \pin1Event6_reg_n_0_[41]\,
      I2 => \pin1Event0_reg_n_0_[41]\,
      I3 => \pin1Event[47]_i_43_n_0\,
      O => \pin1Event[47]_i_47_n_0\
    );
\pin1Event[47]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[40]\,
      I1 => \pin1Event6_reg_n_0_[40]\,
      I2 => \pin1Event0_reg_n_0_[40]\,
      I3 => \pin1Event[47]_i_44_n_0\,
      O => \pin1Event[47]_i_48_n_0\
    );
\pin1Event[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[43]\,
      I1 => \pin1Event_reg[47]_i_14_n_4\,
      I2 => \pin1Event_reg[47]_i_15_n_4\,
      I3 => \pin1Event[47]_i_16_n_0\,
      I4 => \pin1Event2_reg_n_0_[43]\,
      O => \pin1Event[47]_i_5_n_0\
    );
\pin1Event[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \pin1Event2_reg_n_0_[46]\,
      I1 => \pin1Event[47]_i_17_n_0\,
      I2 => \pin1Event[47]_i_18_n_0\,
      I3 => \pin1Event_reg[47]_i_10_n_5\,
      I4 => \pin1Event1_reg_n_0_[46]\,
      I5 => \pin1Event_reg[47]_i_11_n_5\,
      O => \pin1Event[47]_i_6_n_0\
    );
\pin1Event[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[47]_i_3_n_0\,
      I1 => \pin1Event_reg[47]_i_11_n_5\,
      I2 => \pin1Event_reg[47]_i_10_n_5\,
      I3 => \pin1Event1_reg_n_0_[46]\,
      I4 => \pin1Event2_reg_n_0_[46]\,
      I5 => \pin1Event[47]_i_17_n_0\,
      O => \pin1Event[47]_i_7_n_0\
    );
\pin1Event[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[47]_i_4_n_0\,
      I1 => \pin1Event_reg[47]_i_11_n_6\,
      I2 => \pin1Event_reg[47]_i_10_n_6\,
      I3 => \pin1Event1_reg_n_0_[45]\,
      I4 => \pin1Event2_reg_n_0_[45]\,
      I5 => \pin1Event[47]_i_12_n_0\,
      O => \pin1Event[47]_i_8_n_0\
    );
\pin1Event[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[47]_i_5_n_0\,
      I1 => \pin1Event_reg[47]_i_11_n_7\,
      I2 => \pin1Event_reg[47]_i_10_n_7\,
      I3 => \pin1Event1_reg_n_0_[44]\,
      I4 => \pin1Event2_reg_n_0_[44]\,
      I5 => \pin1Event[47]_i_13_n_0\,
      O => \pin1Event[47]_i_9_n_0\
    );
\pin1Event[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[5]\,
      I1 => \pin1Event_reg[11]_i_13_n_6\,
      I2 => \pin1Event_reg[11]_i_14_n_6\,
      O => \pin1Event[7]_i_10_n_0\
    );
\pin1Event[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[4]\,
      I1 => \pin1Event_reg[11]_i_14_n_7\,
      I2 => \pin1Event_reg[11]_i_13_n_7\,
      O => \pin1Event[7]_i_11_n_0\
    );
\pin1Event[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[3]\,
      I1 => \pin1Event_reg[7]_i_13_n_4\,
      I2 => \pin1Event_reg[7]_i_14_n_4\,
      O => \pin1Event[7]_i_12_n_0\
    );
\pin1Event[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[2]\,
      I1 => \pin1Event_reg[7]_i_14_n_5\,
      I2 => \pin1Event_reg[7]_i_13_n_5\,
      O => \pin1Event[7]_i_15_n_0\
    );
\pin1Event[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[2]\,
      I1 => \pin1Event5_reg_n_0_[2]\,
      I2 => \pin1Event3_reg_n_0_[2]\,
      O => \pin1Event[7]_i_16_n_0\
    );
\pin1Event[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[1]\,
      I1 => \pin1Event5_reg_n_0_[1]\,
      I2 => \pin1Event3_reg_n_0_[1]\,
      O => \pin1Event[7]_i_17_n_0\
    );
\pin1Event[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[0]\,
      I1 => \pin1Event5_reg_n_0_[0]\,
      I2 => \pin1Event3_reg_n_0_[0]\,
      O => \pin1Event[7]_i_18_n_0\
    );
\pin1Event[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[3]\,
      I1 => \pin1Event5_reg_n_0_[3]\,
      I2 => \pin1Event3_reg_n_0_[3]\,
      I3 => \pin1Event[7]_i_16_n_0\,
      O => \pin1Event[7]_i_19_n_0\
    );
\pin1Event[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[6]\,
      I1 => \pin1Event_reg[11]_i_13_n_5\,
      I2 => \pin1Event_reg[11]_i_14_n_5\,
      I3 => \pin1Event[7]_i_10_n_0\,
      I4 => \pin1Event2_reg_n_0_[6]\,
      O => \pin1Event[7]_i_2_n_0\
    );
\pin1Event[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[2]\,
      I1 => \pin1Event5_reg_n_0_[2]\,
      I2 => \pin1Event3_reg_n_0_[2]\,
      I3 => \pin1Event[7]_i_17_n_0\,
      O => \pin1Event[7]_i_20_n_0\
    );
\pin1Event[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[1]\,
      I1 => \pin1Event5_reg_n_0_[1]\,
      I2 => \pin1Event3_reg_n_0_[1]\,
      I3 => \pin1Event[7]_i_18_n_0\,
      O => \pin1Event[7]_i_21_n_0\
    );
\pin1Event[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin1Event4_reg_n_0_[0]\,
      I1 => \pin1Event5_reg_n_0_[0]\,
      I2 => \pin1Event3_reg_n_0_[0]\,
      O => \pin1Event[7]_i_22_n_0\
    );
\pin1Event[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[2]\,
      I1 => \pin1Event0_reg_n_0_[2]\,
      I2 => \pin1Event6_reg_n_0_[2]\,
      O => \pin1Event[7]_i_23_n_0\
    );
\pin1Event[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[1]\,
      I1 => \pin1Event0_reg_n_0_[1]\,
      I2 => \pin1Event6_reg_n_0_[1]\,
      O => \pin1Event[7]_i_24_n_0\
    );
\pin1Event[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[0]\,
      I1 => \pin1Event0_reg_n_0_[0]\,
      I2 => \pin1Event6_reg_n_0_[0]\,
      O => \pin1Event[7]_i_25_n_0\
    );
\pin1Event[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[3]\,
      I1 => \pin1Event6_reg_n_0_[3]\,
      I2 => \pin1Event0_reg_n_0_[3]\,
      I3 => \pin1Event[7]_i_23_n_0\,
      O => \pin1Event[7]_i_26_n_0\
    );
\pin1Event[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[2]\,
      I1 => \pin1Event0_reg_n_0_[2]\,
      I2 => \pin1Event6_reg_n_0_[2]\,
      I3 => \pin1Event[7]_i_24_n_0\,
      O => \pin1Event[7]_i_27_n_0\
    );
\pin1Event[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[1]\,
      I1 => \pin1Event0_reg_n_0_[1]\,
      I2 => \pin1Event6_reg_n_0_[1]\,
      I3 => \pin1Event[7]_i_25_n_0\,
      O => \pin1Event[7]_i_28_n_0\
    );
\pin1Event[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin1Event7_reg_n_0_[0]\,
      I1 => \pin1Event0_reg_n_0_[0]\,
      I2 => \pin1Event6_reg_n_0_[0]\,
      O => \pin1Event[7]_i_29_n_0\
    );
\pin1Event[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[5]\,
      I1 => \pin1Event_reg[11]_i_13_n_6\,
      I2 => \pin1Event_reg[11]_i_14_n_6\,
      I3 => \pin1Event[7]_i_11_n_0\,
      I4 => \pin1Event2_reg_n_0_[5]\,
      O => \pin1Event[7]_i_3_n_0\
    );
\pin1Event[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[4]\,
      I1 => \pin1Event_reg[11]_i_13_n_7\,
      I2 => \pin1Event_reg[11]_i_14_n_7\,
      I3 => \pin1Event[7]_i_12_n_0\,
      I4 => \pin1Event2_reg_n_0_[4]\,
      O => \pin1Event[7]_i_4_n_0\
    );
\pin1Event[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin1Event1_reg_n_0_[3]\,
      I1 => \pin1Event_reg[7]_i_13_n_4\,
      I2 => \pin1Event_reg[7]_i_14_n_4\,
      I3 => \pin1Event[7]_i_15_n_0\,
      I4 => \pin1Event2_reg_n_0_[3]\,
      O => \pin1Event[7]_i_5_n_0\
    );
\pin1Event[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[7]_i_2_n_0\,
      I1 => \pin1Event_reg[11]_i_14_n_4\,
      I2 => \pin1Event_reg[11]_i_13_n_4\,
      I3 => \pin1Event1_reg_n_0_[7]\,
      I4 => \pin1Event2_reg_n_0_[7]\,
      I5 => \pin1Event[11]_i_15_n_0\,
      O => \pin1Event[7]_i_6_n_0\
    );
\pin1Event[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[7]_i_3_n_0\,
      I1 => \pin1Event_reg[11]_i_14_n_5\,
      I2 => \pin1Event_reg[11]_i_13_n_5\,
      I3 => \pin1Event1_reg_n_0_[6]\,
      I4 => \pin1Event2_reg_n_0_[6]\,
      I5 => \pin1Event[7]_i_10_n_0\,
      O => \pin1Event[7]_i_7_n_0\
    );
\pin1Event[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[7]_i_4_n_0\,
      I1 => \pin1Event_reg[11]_i_14_n_6\,
      I2 => \pin1Event_reg[11]_i_13_n_6\,
      I3 => \pin1Event1_reg_n_0_[5]\,
      I4 => \pin1Event2_reg_n_0_[5]\,
      I5 => \pin1Event[7]_i_11_n_0\,
      O => \pin1Event[7]_i_8_n_0\
    );
\pin1Event[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin1Event[7]_i_5_n_0\,
      I1 => \pin1Event_reg[11]_i_14_n_7\,
      I2 => \pin1Event_reg[11]_i_13_n_7\,
      I3 => \pin1Event1_reg_n_0_[4]\,
      I4 => \pin1Event2_reg_n_0_[4]\,
      I5 => \pin1Event[7]_i_12_n_0\,
      O => \pin1Event[7]_i_9_n_0\
    );
\pin1Event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(0),
      Q => pin1Event_out(0),
      R => '0'
    );
\pin1Event_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(10),
      Q => pin1Event_out(10),
      R => '0'
    );
\pin1Event_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(11),
      Q => pin1Event_out(11),
      R => '0'
    );
\pin1Event_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[7]_i_1_n_0\,
      CO(3) => \pin1Event_reg[11]_i_1_n_0\,
      CO(2) => \pin1Event_reg[11]_i_1_n_1\,
      CO(1) => \pin1Event_reg[11]_i_1_n_2\,
      CO(0) => \pin1Event_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[11]_i_2_n_0\,
      DI(2) => \pin1Event[11]_i_3_n_0\,
      DI(1) => \pin1Event[11]_i_4_n_0\,
      DI(0) => \pin1Event[11]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(11 downto 8),
      S(3) => \pin1Event[11]_i_6_n_0\,
      S(2) => \pin1Event[11]_i_7_n_0\,
      S(1) => \pin1Event[11]_i_8_n_0\,
      S(0) => \pin1Event[11]_i_9_n_0\
    );
\pin1Event_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[7]_i_13_n_0\,
      CO(3) => \pin1Event_reg[11]_i_13_n_0\,
      CO(2) => \pin1Event_reg[11]_i_13_n_1\,
      CO(1) => \pin1Event_reg[11]_i_13_n_2\,
      CO(0) => \pin1Event_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[11]_i_16_n_0\,
      DI(2) => \pin1Event[11]_i_17_n_0\,
      DI(1) => \pin1Event[11]_i_18_n_0\,
      DI(0) => \pin1Event[11]_i_19_n_0\,
      O(3) => \pin1Event_reg[11]_i_13_n_4\,
      O(2) => \pin1Event_reg[11]_i_13_n_5\,
      O(1) => \pin1Event_reg[11]_i_13_n_6\,
      O(0) => \pin1Event_reg[11]_i_13_n_7\,
      S(3) => \pin1Event[11]_i_20_n_0\,
      S(2) => \pin1Event[11]_i_21_n_0\,
      S(1) => \pin1Event[11]_i_22_n_0\,
      S(0) => \pin1Event[11]_i_23_n_0\
    );
\pin1Event_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[7]_i_14_n_0\,
      CO(3) => \pin1Event_reg[11]_i_14_n_0\,
      CO(2) => \pin1Event_reg[11]_i_14_n_1\,
      CO(1) => \pin1Event_reg[11]_i_14_n_2\,
      CO(0) => \pin1Event_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[11]_i_24_n_0\,
      DI(2) => \pin1Event[11]_i_25_n_0\,
      DI(1) => \pin1Event[11]_i_26_n_0\,
      DI(0) => \pin1Event[11]_i_27_n_0\,
      O(3) => \pin1Event_reg[11]_i_14_n_4\,
      O(2) => \pin1Event_reg[11]_i_14_n_5\,
      O(1) => \pin1Event_reg[11]_i_14_n_6\,
      O(0) => \pin1Event_reg[11]_i_14_n_7\,
      S(3) => \pin1Event[11]_i_28_n_0\,
      S(2) => \pin1Event[11]_i_29_n_0\,
      S(1) => \pin1Event[11]_i_30_n_0\,
      S(0) => \pin1Event[11]_i_31_n_0\
    );
\pin1Event_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(12),
      Q => pin1Event_out(12),
      R => '0'
    );
\pin1Event_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(13),
      Q => pin1Event_out(13),
      R => '0'
    );
\pin1Event_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(14),
      Q => pin1Event_out(14),
      R => '0'
    );
\pin1Event_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(15),
      Q => pin1Event_out(15),
      R => '0'
    );
\pin1Event_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[11]_i_1_n_0\,
      CO(3) => \pin1Event_reg[15]_i_1_n_0\,
      CO(2) => \pin1Event_reg[15]_i_1_n_1\,
      CO(1) => \pin1Event_reg[15]_i_1_n_2\,
      CO(0) => \pin1Event_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[15]_i_2_n_0\,
      DI(2) => \pin1Event[15]_i_3_n_0\,
      DI(1) => \pin1Event[15]_i_4_n_0\,
      DI(0) => \pin1Event[15]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(15 downto 12),
      S(3) => \pin1Event[15]_i_6_n_0\,
      S(2) => \pin1Event[15]_i_7_n_0\,
      S(1) => \pin1Event[15]_i_8_n_0\,
      S(0) => \pin1Event[15]_i_9_n_0\
    );
\pin1Event_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[11]_i_13_n_0\,
      CO(3) => \pin1Event_reg[15]_i_13_n_0\,
      CO(2) => \pin1Event_reg[15]_i_13_n_1\,
      CO(1) => \pin1Event_reg[15]_i_13_n_2\,
      CO(0) => \pin1Event_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[15]_i_16_n_0\,
      DI(2) => \pin1Event[15]_i_17_n_0\,
      DI(1) => \pin1Event[15]_i_18_n_0\,
      DI(0) => \pin1Event[15]_i_19_n_0\,
      O(3) => \pin1Event_reg[15]_i_13_n_4\,
      O(2) => \pin1Event_reg[15]_i_13_n_5\,
      O(1) => \pin1Event_reg[15]_i_13_n_6\,
      O(0) => \pin1Event_reg[15]_i_13_n_7\,
      S(3) => \pin1Event[15]_i_20_n_0\,
      S(2) => \pin1Event[15]_i_21_n_0\,
      S(1) => \pin1Event[15]_i_22_n_0\,
      S(0) => \pin1Event[15]_i_23_n_0\
    );
\pin1Event_reg[15]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[11]_i_14_n_0\,
      CO(3) => \pin1Event_reg[15]_i_14_n_0\,
      CO(2) => \pin1Event_reg[15]_i_14_n_1\,
      CO(1) => \pin1Event_reg[15]_i_14_n_2\,
      CO(0) => \pin1Event_reg[15]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[15]_i_24_n_0\,
      DI(2) => \pin1Event[15]_i_25_n_0\,
      DI(1) => \pin1Event[15]_i_26_n_0\,
      DI(0) => \pin1Event[15]_i_27_n_0\,
      O(3) => \pin1Event_reg[15]_i_14_n_4\,
      O(2) => \pin1Event_reg[15]_i_14_n_5\,
      O(1) => \pin1Event_reg[15]_i_14_n_6\,
      O(0) => \pin1Event_reg[15]_i_14_n_7\,
      S(3) => \pin1Event[15]_i_28_n_0\,
      S(2) => \pin1Event[15]_i_29_n_0\,
      S(1) => \pin1Event[15]_i_30_n_0\,
      S(0) => \pin1Event[15]_i_31_n_0\
    );
\pin1Event_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(16),
      Q => pin1Event_out(16),
      R => '0'
    );
\pin1Event_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(17),
      Q => pin1Event_out(17),
      R => '0'
    );
\pin1Event_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(18),
      Q => pin1Event_out(18),
      R => '0'
    );
\pin1Event_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(19),
      Q => pin1Event_out(19),
      R => '0'
    );
\pin1Event_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[15]_i_1_n_0\,
      CO(3) => \pin1Event_reg[19]_i_1_n_0\,
      CO(2) => \pin1Event_reg[19]_i_1_n_1\,
      CO(1) => \pin1Event_reg[19]_i_1_n_2\,
      CO(0) => \pin1Event_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[19]_i_2_n_0\,
      DI(2) => \pin1Event[19]_i_3_n_0\,
      DI(1) => \pin1Event[19]_i_4_n_0\,
      DI(0) => \pin1Event[19]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(19 downto 16),
      S(3) => \pin1Event[19]_i_6_n_0\,
      S(2) => \pin1Event[19]_i_7_n_0\,
      S(1) => \pin1Event[19]_i_8_n_0\,
      S(0) => \pin1Event[19]_i_9_n_0\
    );
\pin1Event_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[15]_i_13_n_0\,
      CO(3) => \pin1Event_reg[19]_i_13_n_0\,
      CO(2) => \pin1Event_reg[19]_i_13_n_1\,
      CO(1) => \pin1Event_reg[19]_i_13_n_2\,
      CO(0) => \pin1Event_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[19]_i_16_n_0\,
      DI(2) => \pin1Event[19]_i_17_n_0\,
      DI(1) => \pin1Event[19]_i_18_n_0\,
      DI(0) => \pin1Event[19]_i_19_n_0\,
      O(3) => \pin1Event_reg[19]_i_13_n_4\,
      O(2) => \pin1Event_reg[19]_i_13_n_5\,
      O(1) => \pin1Event_reg[19]_i_13_n_6\,
      O(0) => \pin1Event_reg[19]_i_13_n_7\,
      S(3) => \pin1Event[19]_i_20_n_0\,
      S(2) => \pin1Event[19]_i_21_n_0\,
      S(1) => \pin1Event[19]_i_22_n_0\,
      S(0) => \pin1Event[19]_i_23_n_0\
    );
\pin1Event_reg[19]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[15]_i_14_n_0\,
      CO(3) => \pin1Event_reg[19]_i_14_n_0\,
      CO(2) => \pin1Event_reg[19]_i_14_n_1\,
      CO(1) => \pin1Event_reg[19]_i_14_n_2\,
      CO(0) => \pin1Event_reg[19]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[19]_i_24_n_0\,
      DI(2) => \pin1Event[19]_i_25_n_0\,
      DI(1) => \pin1Event[19]_i_26_n_0\,
      DI(0) => \pin1Event[19]_i_27_n_0\,
      O(3) => \pin1Event_reg[19]_i_14_n_4\,
      O(2) => \pin1Event_reg[19]_i_14_n_5\,
      O(1) => \pin1Event_reg[19]_i_14_n_6\,
      O(0) => \pin1Event_reg[19]_i_14_n_7\,
      S(3) => \pin1Event[19]_i_28_n_0\,
      S(2) => \pin1Event[19]_i_29_n_0\,
      S(1) => \pin1Event[19]_i_30_n_0\,
      S(0) => \pin1Event[19]_i_31_n_0\
    );
\pin1Event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(1),
      Q => pin1Event_out(1),
      R => '0'
    );
\pin1Event_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(20),
      Q => pin1Event_out(20),
      R => '0'
    );
\pin1Event_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(21),
      Q => pin1Event_out(21),
      R => '0'
    );
\pin1Event_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(22),
      Q => pin1Event_out(22),
      R => '0'
    );
\pin1Event_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(23),
      Q => pin1Event_out(23),
      R => '0'
    );
\pin1Event_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[19]_i_1_n_0\,
      CO(3) => \pin1Event_reg[23]_i_1_n_0\,
      CO(2) => \pin1Event_reg[23]_i_1_n_1\,
      CO(1) => \pin1Event_reg[23]_i_1_n_2\,
      CO(0) => \pin1Event_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[23]_i_2_n_0\,
      DI(2) => \pin1Event[23]_i_3_n_0\,
      DI(1) => \pin1Event[23]_i_4_n_0\,
      DI(0) => \pin1Event[23]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(23 downto 20),
      S(3) => \pin1Event[23]_i_6_n_0\,
      S(2) => \pin1Event[23]_i_7_n_0\,
      S(1) => \pin1Event[23]_i_8_n_0\,
      S(0) => \pin1Event[23]_i_9_n_0\
    );
\pin1Event_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[19]_i_13_n_0\,
      CO(3) => \pin1Event_reg[23]_i_13_n_0\,
      CO(2) => \pin1Event_reg[23]_i_13_n_1\,
      CO(1) => \pin1Event_reg[23]_i_13_n_2\,
      CO(0) => \pin1Event_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[23]_i_16_n_0\,
      DI(2) => \pin1Event[23]_i_17_n_0\,
      DI(1) => \pin1Event[23]_i_18_n_0\,
      DI(0) => \pin1Event[23]_i_19_n_0\,
      O(3) => \pin1Event_reg[23]_i_13_n_4\,
      O(2) => \pin1Event_reg[23]_i_13_n_5\,
      O(1) => \pin1Event_reg[23]_i_13_n_6\,
      O(0) => \pin1Event_reg[23]_i_13_n_7\,
      S(3) => \pin1Event[23]_i_20_n_0\,
      S(2) => \pin1Event[23]_i_21_n_0\,
      S(1) => \pin1Event[23]_i_22_n_0\,
      S(0) => \pin1Event[23]_i_23_n_0\
    );
\pin1Event_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[19]_i_14_n_0\,
      CO(3) => \pin1Event_reg[23]_i_14_n_0\,
      CO(2) => \pin1Event_reg[23]_i_14_n_1\,
      CO(1) => \pin1Event_reg[23]_i_14_n_2\,
      CO(0) => \pin1Event_reg[23]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[23]_i_24_n_0\,
      DI(2) => \pin1Event[23]_i_25_n_0\,
      DI(1) => \pin1Event[23]_i_26_n_0\,
      DI(0) => \pin1Event[23]_i_27_n_0\,
      O(3) => \pin1Event_reg[23]_i_14_n_4\,
      O(2) => \pin1Event_reg[23]_i_14_n_5\,
      O(1) => \pin1Event_reg[23]_i_14_n_6\,
      O(0) => \pin1Event_reg[23]_i_14_n_7\,
      S(3) => \pin1Event[23]_i_28_n_0\,
      S(2) => \pin1Event[23]_i_29_n_0\,
      S(1) => \pin1Event[23]_i_30_n_0\,
      S(0) => \pin1Event[23]_i_31_n_0\
    );
\pin1Event_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(24),
      Q => pin1Event_out(24),
      R => '0'
    );
\pin1Event_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(25),
      Q => pin1Event_out(25),
      R => '0'
    );
\pin1Event_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(26),
      Q => pin1Event_out(26),
      R => '0'
    );
\pin1Event_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(27),
      Q => pin1Event_out(27),
      R => '0'
    );
\pin1Event_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[23]_i_1_n_0\,
      CO(3) => \pin1Event_reg[27]_i_1_n_0\,
      CO(2) => \pin1Event_reg[27]_i_1_n_1\,
      CO(1) => \pin1Event_reg[27]_i_1_n_2\,
      CO(0) => \pin1Event_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[27]_i_2_n_0\,
      DI(2) => \pin1Event[27]_i_3_n_0\,
      DI(1) => \pin1Event[27]_i_4_n_0\,
      DI(0) => \pin1Event[27]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(27 downto 24),
      S(3) => \pin1Event[27]_i_6_n_0\,
      S(2) => \pin1Event[27]_i_7_n_0\,
      S(1) => \pin1Event[27]_i_8_n_0\,
      S(0) => \pin1Event[27]_i_9_n_0\
    );
\pin1Event_reg[27]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[23]_i_13_n_0\,
      CO(3) => \pin1Event_reg[27]_i_13_n_0\,
      CO(2) => \pin1Event_reg[27]_i_13_n_1\,
      CO(1) => \pin1Event_reg[27]_i_13_n_2\,
      CO(0) => \pin1Event_reg[27]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[27]_i_16_n_0\,
      DI(2) => \pin1Event[27]_i_17_n_0\,
      DI(1) => \pin1Event[27]_i_18_n_0\,
      DI(0) => \pin1Event[27]_i_19_n_0\,
      O(3) => \pin1Event_reg[27]_i_13_n_4\,
      O(2) => \pin1Event_reg[27]_i_13_n_5\,
      O(1) => \pin1Event_reg[27]_i_13_n_6\,
      O(0) => \pin1Event_reg[27]_i_13_n_7\,
      S(3) => \pin1Event[27]_i_20_n_0\,
      S(2) => \pin1Event[27]_i_21_n_0\,
      S(1) => \pin1Event[27]_i_22_n_0\,
      S(0) => \pin1Event[27]_i_23_n_0\
    );
\pin1Event_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[23]_i_14_n_0\,
      CO(3) => \pin1Event_reg[27]_i_14_n_0\,
      CO(2) => \pin1Event_reg[27]_i_14_n_1\,
      CO(1) => \pin1Event_reg[27]_i_14_n_2\,
      CO(0) => \pin1Event_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[27]_i_24_n_0\,
      DI(2) => \pin1Event[27]_i_25_n_0\,
      DI(1) => \pin1Event[27]_i_26_n_0\,
      DI(0) => \pin1Event[27]_i_27_n_0\,
      O(3) => \pin1Event_reg[27]_i_14_n_4\,
      O(2) => \pin1Event_reg[27]_i_14_n_5\,
      O(1) => \pin1Event_reg[27]_i_14_n_6\,
      O(0) => \pin1Event_reg[27]_i_14_n_7\,
      S(3) => \pin1Event[27]_i_28_n_0\,
      S(2) => \pin1Event[27]_i_29_n_0\,
      S(1) => \pin1Event[27]_i_30_n_0\,
      S(0) => \pin1Event[27]_i_31_n_0\
    );
\pin1Event_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(28),
      Q => pin1Event_out(28),
      R => '0'
    );
\pin1Event_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(29),
      Q => pin1Event_out(29),
      R => '0'
    );
\pin1Event_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(2),
      Q => pin1Event_out(2),
      R => '0'
    );
\pin1Event_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(30),
      Q => pin1Event_out(30),
      R => '0'
    );
\pin1Event_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(31),
      Q => pin1Event_out(31),
      R => '0'
    );
\pin1Event_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[27]_i_1_n_0\,
      CO(3) => \pin1Event_reg[31]_i_1_n_0\,
      CO(2) => \pin1Event_reg[31]_i_1_n_1\,
      CO(1) => \pin1Event_reg[31]_i_1_n_2\,
      CO(0) => \pin1Event_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[31]_i_2_n_0\,
      DI(2) => \pin1Event[31]_i_3_n_0\,
      DI(1) => \pin1Event[31]_i_4_n_0\,
      DI(0) => \pin1Event[31]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(31 downto 28),
      S(3) => \pin1Event[31]_i_6_n_0\,
      S(2) => \pin1Event[31]_i_7_n_0\,
      S(1) => \pin1Event[31]_i_8_n_0\,
      S(0) => \pin1Event[31]_i_9_n_0\
    );
\pin1Event_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[27]_i_13_n_0\,
      CO(3) => \pin1Event_reg[31]_i_13_n_0\,
      CO(2) => \pin1Event_reg[31]_i_13_n_1\,
      CO(1) => \pin1Event_reg[31]_i_13_n_2\,
      CO(0) => \pin1Event_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[31]_i_16_n_0\,
      DI(2) => \pin1Event[31]_i_17_n_0\,
      DI(1) => \pin1Event[31]_i_18_n_0\,
      DI(0) => \pin1Event[31]_i_19_n_0\,
      O(3) => \pin1Event_reg[31]_i_13_n_4\,
      O(2) => \pin1Event_reg[31]_i_13_n_5\,
      O(1) => \pin1Event_reg[31]_i_13_n_6\,
      O(0) => \pin1Event_reg[31]_i_13_n_7\,
      S(3) => \pin1Event[31]_i_20_n_0\,
      S(2) => \pin1Event[31]_i_21_n_0\,
      S(1) => \pin1Event[31]_i_22_n_0\,
      S(0) => \pin1Event[31]_i_23_n_0\
    );
\pin1Event_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[27]_i_14_n_0\,
      CO(3) => \pin1Event_reg[31]_i_14_n_0\,
      CO(2) => \pin1Event_reg[31]_i_14_n_1\,
      CO(1) => \pin1Event_reg[31]_i_14_n_2\,
      CO(0) => \pin1Event_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[31]_i_24_n_0\,
      DI(2) => \pin1Event[31]_i_25_n_0\,
      DI(1) => \pin1Event[31]_i_26_n_0\,
      DI(0) => \pin1Event[31]_i_27_n_0\,
      O(3) => \pin1Event_reg[31]_i_14_n_4\,
      O(2) => \pin1Event_reg[31]_i_14_n_5\,
      O(1) => \pin1Event_reg[31]_i_14_n_6\,
      O(0) => \pin1Event_reg[31]_i_14_n_7\,
      S(3) => \pin1Event[31]_i_28_n_0\,
      S(2) => \pin1Event[31]_i_29_n_0\,
      S(1) => \pin1Event[31]_i_30_n_0\,
      S(0) => \pin1Event[31]_i_31_n_0\
    );
\pin1Event_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(32),
      Q => pin1Event_out(32),
      R => '0'
    );
\pin1Event_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(33),
      Q => pin1Event_out(33),
      R => '0'
    );
\pin1Event_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(34),
      Q => pin1Event_out(34),
      R => '0'
    );
\pin1Event_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(35),
      Q => pin1Event_out(35),
      R => '0'
    );
\pin1Event_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[31]_i_1_n_0\,
      CO(3) => \pin1Event_reg[35]_i_1_n_0\,
      CO(2) => \pin1Event_reg[35]_i_1_n_1\,
      CO(1) => \pin1Event_reg[35]_i_1_n_2\,
      CO(0) => \pin1Event_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[35]_i_2_n_0\,
      DI(2) => \pin1Event[35]_i_3_n_0\,
      DI(1) => \pin1Event[35]_i_4_n_0\,
      DI(0) => \pin1Event[35]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(35 downto 32),
      S(3) => \pin1Event[35]_i_6_n_0\,
      S(2) => \pin1Event[35]_i_7_n_0\,
      S(1) => \pin1Event[35]_i_8_n_0\,
      S(0) => \pin1Event[35]_i_9_n_0\
    );
\pin1Event_reg[35]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[31]_i_13_n_0\,
      CO(3) => \pin1Event_reg[35]_i_13_n_0\,
      CO(2) => \pin1Event_reg[35]_i_13_n_1\,
      CO(1) => \pin1Event_reg[35]_i_13_n_2\,
      CO(0) => \pin1Event_reg[35]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[35]_i_16_n_0\,
      DI(2) => \pin1Event[35]_i_17_n_0\,
      DI(1) => \pin1Event[35]_i_18_n_0\,
      DI(0) => \pin1Event[35]_i_19_n_0\,
      O(3) => \pin1Event_reg[35]_i_13_n_4\,
      O(2) => \pin1Event_reg[35]_i_13_n_5\,
      O(1) => \pin1Event_reg[35]_i_13_n_6\,
      O(0) => \pin1Event_reg[35]_i_13_n_7\,
      S(3) => \pin1Event[35]_i_20_n_0\,
      S(2) => \pin1Event[35]_i_21_n_0\,
      S(1) => \pin1Event[35]_i_22_n_0\,
      S(0) => \pin1Event[35]_i_23_n_0\
    );
\pin1Event_reg[35]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[31]_i_14_n_0\,
      CO(3) => \pin1Event_reg[35]_i_14_n_0\,
      CO(2) => \pin1Event_reg[35]_i_14_n_1\,
      CO(1) => \pin1Event_reg[35]_i_14_n_2\,
      CO(0) => \pin1Event_reg[35]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[35]_i_24_n_0\,
      DI(2) => \pin1Event[35]_i_25_n_0\,
      DI(1) => \pin1Event[35]_i_26_n_0\,
      DI(0) => \pin1Event[35]_i_27_n_0\,
      O(3) => \pin1Event_reg[35]_i_14_n_4\,
      O(2) => \pin1Event_reg[35]_i_14_n_5\,
      O(1) => \pin1Event_reg[35]_i_14_n_6\,
      O(0) => \pin1Event_reg[35]_i_14_n_7\,
      S(3) => \pin1Event[35]_i_28_n_0\,
      S(2) => \pin1Event[35]_i_29_n_0\,
      S(1) => \pin1Event[35]_i_30_n_0\,
      S(0) => \pin1Event[35]_i_31_n_0\
    );
\pin1Event_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(36),
      Q => pin1Event_out(36),
      R => '0'
    );
\pin1Event_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(37),
      Q => pin1Event_out(37),
      R => '0'
    );
\pin1Event_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(38),
      Q => pin1Event_out(38),
      R => '0'
    );
\pin1Event_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(39),
      Q => pin1Event_out(39),
      R => '0'
    );
\pin1Event_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[35]_i_1_n_0\,
      CO(3) => \pin1Event_reg[39]_i_1_n_0\,
      CO(2) => \pin1Event_reg[39]_i_1_n_1\,
      CO(1) => \pin1Event_reg[39]_i_1_n_2\,
      CO(0) => \pin1Event_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[39]_i_2_n_0\,
      DI(2) => \pin1Event[39]_i_3_n_0\,
      DI(1) => \pin1Event[39]_i_4_n_0\,
      DI(0) => \pin1Event[39]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(39 downto 36),
      S(3) => \pin1Event[39]_i_6_n_0\,
      S(2) => \pin1Event[39]_i_7_n_0\,
      S(1) => \pin1Event[39]_i_8_n_0\,
      S(0) => \pin1Event[39]_i_9_n_0\
    );
\pin1Event_reg[39]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[35]_i_13_n_0\,
      CO(3) => \pin1Event_reg[39]_i_13_n_0\,
      CO(2) => \pin1Event_reg[39]_i_13_n_1\,
      CO(1) => \pin1Event_reg[39]_i_13_n_2\,
      CO(0) => \pin1Event_reg[39]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[39]_i_16_n_0\,
      DI(2) => \pin1Event[39]_i_17_n_0\,
      DI(1) => \pin1Event[39]_i_18_n_0\,
      DI(0) => \pin1Event[39]_i_19_n_0\,
      O(3) => \pin1Event_reg[39]_i_13_n_4\,
      O(2) => \pin1Event_reg[39]_i_13_n_5\,
      O(1) => \pin1Event_reg[39]_i_13_n_6\,
      O(0) => \pin1Event_reg[39]_i_13_n_7\,
      S(3) => \pin1Event[39]_i_20_n_0\,
      S(2) => \pin1Event[39]_i_21_n_0\,
      S(1) => \pin1Event[39]_i_22_n_0\,
      S(0) => \pin1Event[39]_i_23_n_0\
    );
\pin1Event_reg[39]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[35]_i_14_n_0\,
      CO(3) => \pin1Event_reg[39]_i_14_n_0\,
      CO(2) => \pin1Event_reg[39]_i_14_n_1\,
      CO(1) => \pin1Event_reg[39]_i_14_n_2\,
      CO(0) => \pin1Event_reg[39]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[39]_i_24_n_0\,
      DI(2) => \pin1Event[39]_i_25_n_0\,
      DI(1) => \pin1Event[39]_i_26_n_0\,
      DI(0) => \pin1Event[39]_i_27_n_0\,
      O(3) => \pin1Event_reg[39]_i_14_n_4\,
      O(2) => \pin1Event_reg[39]_i_14_n_5\,
      O(1) => \pin1Event_reg[39]_i_14_n_6\,
      O(0) => \pin1Event_reg[39]_i_14_n_7\,
      S(3) => \pin1Event[39]_i_28_n_0\,
      S(2) => \pin1Event[39]_i_29_n_0\,
      S(1) => \pin1Event[39]_i_30_n_0\,
      S(0) => \pin1Event[39]_i_31_n_0\
    );
\pin1Event_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(3),
      Q => pin1Event_out(3),
      R => '0'
    );
\pin1Event_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin1Event_reg[3]_i_1_n_0\,
      CO(2) => \pin1Event_reg[3]_i_1_n_1\,
      CO(1) => \pin1Event_reg[3]_i_1_n_2\,
      CO(0) => \pin1Event_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[3]_i_2_n_0\,
      DI(2) => \pin1Event[3]_i_3_n_0\,
      DI(1) => \pin1Event[3]_i_4_n_0\,
      DI(0) => \pin1Event2_reg_n_0_[0]\,
      O(3 downto 0) => pin1Event02_out(3 downto 0),
      S(3) => \pin1Event[3]_i_5_n_0\,
      S(2) => \pin1Event[3]_i_6_n_0\,
      S(1) => \pin1Event[3]_i_7_n_0\,
      S(0) => \pin1Event[3]_i_8_n_0\
    );
\pin1Event_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(40),
      Q => pin1Event_out(40),
      R => '0'
    );
\pin1Event_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(41),
      Q => pin1Event_out(41),
      R => '0'
    );
\pin1Event_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(42),
      Q => pin1Event_out(42),
      R => '0'
    );
\pin1Event_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(43),
      Q => pin1Event_out(43),
      R => '0'
    );
\pin1Event_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[39]_i_1_n_0\,
      CO(3) => \pin1Event_reg[43]_i_1_n_0\,
      CO(2) => \pin1Event_reg[43]_i_1_n_1\,
      CO(1) => \pin1Event_reg[43]_i_1_n_2\,
      CO(0) => \pin1Event_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[43]_i_2_n_0\,
      DI(2) => \pin1Event[43]_i_3_n_0\,
      DI(1) => \pin1Event[43]_i_4_n_0\,
      DI(0) => \pin1Event[43]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(43 downto 40),
      S(3) => \pin1Event[43]_i_6_n_0\,
      S(2) => \pin1Event[43]_i_7_n_0\,
      S(1) => \pin1Event[43]_i_8_n_0\,
      S(0) => \pin1Event[43]_i_9_n_0\
    );
\pin1Event_reg[43]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[39]_i_13_n_0\,
      CO(3) => \pin1Event_reg[43]_i_13_n_0\,
      CO(2) => \pin1Event_reg[43]_i_13_n_1\,
      CO(1) => \pin1Event_reg[43]_i_13_n_2\,
      CO(0) => \pin1Event_reg[43]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[43]_i_16_n_0\,
      DI(2) => \pin1Event[43]_i_17_n_0\,
      DI(1) => \pin1Event[43]_i_18_n_0\,
      DI(0) => \pin1Event[43]_i_19_n_0\,
      O(3) => \pin1Event_reg[43]_i_13_n_4\,
      O(2) => \pin1Event_reg[43]_i_13_n_5\,
      O(1) => \pin1Event_reg[43]_i_13_n_6\,
      O(0) => \pin1Event_reg[43]_i_13_n_7\,
      S(3) => \pin1Event[43]_i_20_n_0\,
      S(2) => \pin1Event[43]_i_21_n_0\,
      S(1) => \pin1Event[43]_i_22_n_0\,
      S(0) => \pin1Event[43]_i_23_n_0\
    );
\pin1Event_reg[43]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[39]_i_14_n_0\,
      CO(3) => \pin1Event_reg[43]_i_14_n_0\,
      CO(2) => \pin1Event_reg[43]_i_14_n_1\,
      CO(1) => \pin1Event_reg[43]_i_14_n_2\,
      CO(0) => \pin1Event_reg[43]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[43]_i_24_n_0\,
      DI(2) => \pin1Event[43]_i_25_n_0\,
      DI(1) => \pin1Event[43]_i_26_n_0\,
      DI(0) => \pin1Event[43]_i_27_n_0\,
      O(3) => \pin1Event_reg[43]_i_14_n_4\,
      O(2) => \pin1Event_reg[43]_i_14_n_5\,
      O(1) => \pin1Event_reg[43]_i_14_n_6\,
      O(0) => \pin1Event_reg[43]_i_14_n_7\,
      S(3) => \pin1Event[43]_i_28_n_0\,
      S(2) => \pin1Event[43]_i_29_n_0\,
      S(1) => \pin1Event[43]_i_30_n_0\,
      S(0) => \pin1Event[43]_i_31_n_0\
    );
\pin1Event_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(44),
      Q => pin1Event_out(44),
      R => '0'
    );
\pin1Event_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(45),
      Q => pin1Event_out(45),
      R => '0'
    );
\pin1Event_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(46),
      Q => pin1Event_out(46),
      R => '0'
    );
\pin1Event_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(47),
      Q => pin1Event_out(47),
      R => '0'
    );
\pin1Event_reg[47]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[47]_i_14_n_0\,
      CO(3) => \NLW_pin1Event_reg[47]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \pin1Event_reg[47]_i_10_n_1\,
      CO(1) => \pin1Event_reg[47]_i_10_n_2\,
      CO(0) => \pin1Event_reg[47]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin1Event[47]_i_19_n_0\,
      DI(1) => \pin1Event[47]_i_20_n_0\,
      DI(0) => \pin1Event[47]_i_21_n_0\,
      O(3) => \pin1Event_reg[47]_i_10_n_4\,
      O(2) => \pin1Event_reg[47]_i_10_n_5\,
      O(1) => \pin1Event_reg[47]_i_10_n_6\,
      O(0) => \pin1Event_reg[47]_i_10_n_7\,
      S(3) => \pin1Event[47]_i_22_n_0\,
      S(2) => \pin1Event[47]_i_23_n_0\,
      S(1) => \pin1Event[47]_i_24_n_0\,
      S(0) => \pin1Event[47]_i_25_n_0\
    );
\pin1Event_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[47]_i_15_n_0\,
      CO(3) => \NLW_pin1Event_reg[47]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \pin1Event_reg[47]_i_11_n_1\,
      CO(1) => \pin1Event_reg[47]_i_11_n_2\,
      CO(0) => \pin1Event_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin1Event[47]_i_26_n_0\,
      DI(1) => \pin1Event[47]_i_27_n_0\,
      DI(0) => \pin1Event[47]_i_28_n_0\,
      O(3) => \pin1Event_reg[47]_i_11_n_4\,
      O(2) => \pin1Event_reg[47]_i_11_n_5\,
      O(1) => \pin1Event_reg[47]_i_11_n_6\,
      O(0) => \pin1Event_reg[47]_i_11_n_7\,
      S(3) => \pin1Event[47]_i_29_n_0\,
      S(2) => \pin1Event[47]_i_30_n_0\,
      S(1) => \pin1Event[47]_i_31_n_0\,
      S(0) => \pin1Event[47]_i_32_n_0\
    );
\pin1Event_reg[47]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[43]_i_13_n_0\,
      CO(3) => \pin1Event_reg[47]_i_14_n_0\,
      CO(2) => \pin1Event_reg[47]_i_14_n_1\,
      CO(1) => \pin1Event_reg[47]_i_14_n_2\,
      CO(0) => \pin1Event_reg[47]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[47]_i_33_n_0\,
      DI(2) => \pin1Event[47]_i_34_n_0\,
      DI(1) => \pin1Event[47]_i_35_n_0\,
      DI(0) => \pin1Event[47]_i_36_n_0\,
      O(3) => \pin1Event_reg[47]_i_14_n_4\,
      O(2) => \pin1Event_reg[47]_i_14_n_5\,
      O(1) => \pin1Event_reg[47]_i_14_n_6\,
      O(0) => \pin1Event_reg[47]_i_14_n_7\,
      S(3) => \pin1Event[47]_i_37_n_0\,
      S(2) => \pin1Event[47]_i_38_n_0\,
      S(1) => \pin1Event[47]_i_39_n_0\,
      S(0) => \pin1Event[47]_i_40_n_0\
    );
\pin1Event_reg[47]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[43]_i_14_n_0\,
      CO(3) => \pin1Event_reg[47]_i_15_n_0\,
      CO(2) => \pin1Event_reg[47]_i_15_n_1\,
      CO(1) => \pin1Event_reg[47]_i_15_n_2\,
      CO(0) => \pin1Event_reg[47]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[47]_i_41_n_0\,
      DI(2) => \pin1Event[47]_i_42_n_0\,
      DI(1) => \pin1Event[47]_i_43_n_0\,
      DI(0) => \pin1Event[47]_i_44_n_0\,
      O(3) => \pin1Event_reg[47]_i_15_n_4\,
      O(2) => \pin1Event_reg[47]_i_15_n_5\,
      O(1) => \pin1Event_reg[47]_i_15_n_6\,
      O(0) => \pin1Event_reg[47]_i_15_n_7\,
      S(3) => \pin1Event[47]_i_45_n_0\,
      S(2) => \pin1Event[47]_i_46_n_0\,
      S(1) => \pin1Event[47]_i_47_n_0\,
      S(0) => \pin1Event[47]_i_48_n_0\
    );
\pin1Event_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin1Event_reg[47]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pin1Event_reg[47]_i_2_n_1\,
      CO(1) => \pin1Event_reg[47]_i_2_n_2\,
      CO(0) => \pin1Event_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin1Event[47]_i_3_n_0\,
      DI(1) => \pin1Event[47]_i_4_n_0\,
      DI(0) => \pin1Event[47]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(47 downto 44),
      S(3) => \pin1Event[47]_i_6_n_0\,
      S(2) => \pin1Event[47]_i_7_n_0\,
      S(1) => \pin1Event[47]_i_8_n_0\,
      S(0) => \pin1Event[47]_i_9_n_0\
    );
\pin1Event_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(4),
      Q => pin1Event_out(4),
      R => '0'
    );
\pin1Event_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(5),
      Q => pin1Event_out(5),
      R => '0'
    );
\pin1Event_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(6),
      Q => pin1Event_out(6),
      R => '0'
    );
\pin1Event_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(7),
      Q => pin1Event_out(7),
      R => '0'
    );
\pin1Event_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin1Event_reg[3]_i_1_n_0\,
      CO(3) => \pin1Event_reg[7]_i_1_n_0\,
      CO(2) => \pin1Event_reg[7]_i_1_n_1\,
      CO(1) => \pin1Event_reg[7]_i_1_n_2\,
      CO(0) => \pin1Event_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[7]_i_2_n_0\,
      DI(2) => \pin1Event[7]_i_3_n_0\,
      DI(1) => \pin1Event[7]_i_4_n_0\,
      DI(0) => \pin1Event[7]_i_5_n_0\,
      O(3 downto 0) => pin1Event02_out(7 downto 4),
      S(3) => \pin1Event[7]_i_6_n_0\,
      S(2) => \pin1Event[7]_i_7_n_0\,
      S(1) => \pin1Event[7]_i_8_n_0\,
      S(0) => \pin1Event[7]_i_9_n_0\
    );
\pin1Event_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin1Event_reg[7]_i_13_n_0\,
      CO(2) => \pin1Event_reg[7]_i_13_n_1\,
      CO(1) => \pin1Event_reg[7]_i_13_n_2\,
      CO(0) => \pin1Event_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[7]_i_16_n_0\,
      DI(2) => \pin1Event[7]_i_17_n_0\,
      DI(1) => \pin1Event[7]_i_18_n_0\,
      DI(0) => '0',
      O(3) => \pin1Event_reg[7]_i_13_n_4\,
      O(2) => \pin1Event_reg[7]_i_13_n_5\,
      O(1) => \pin1Event_reg[7]_i_13_n_6\,
      O(0) => \pin1Event_reg[7]_i_13_n_7\,
      S(3) => \pin1Event[7]_i_19_n_0\,
      S(2) => \pin1Event[7]_i_20_n_0\,
      S(1) => \pin1Event[7]_i_21_n_0\,
      S(0) => \pin1Event[7]_i_22_n_0\
    );
\pin1Event_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin1Event_reg[7]_i_14_n_0\,
      CO(2) => \pin1Event_reg[7]_i_14_n_1\,
      CO(1) => \pin1Event_reg[7]_i_14_n_2\,
      CO(0) => \pin1Event_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin1Event[7]_i_23_n_0\,
      DI(2) => \pin1Event[7]_i_24_n_0\,
      DI(1) => \pin1Event[7]_i_25_n_0\,
      DI(0) => '0',
      O(3) => \pin1Event_reg[7]_i_14_n_4\,
      O(2) => \pin1Event_reg[7]_i_14_n_5\,
      O(1) => \pin1Event_reg[7]_i_14_n_6\,
      O(0) => \pin1Event_reg[7]_i_14_n_7\,
      S(3) => \pin1Event[7]_i_26_n_0\,
      S(2) => \pin1Event[7]_i_27_n_0\,
      S(1) => \pin1Event[7]_i_28_n_0\,
      S(0) => \pin1Event[7]_i_29_n_0\
    );
\pin1Event_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(8),
      Q => pin1Event_out(8),
      R => '0'
    );
\pin1Event_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN1_MAP_0_n_1,
      D => pin1Event02_out(9),
      Q => pin1Event_out(9),
      R => '0'
    );
pin1Sync0_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin1Sync0,
      Q => pin1Sync0_old,
      R => '0'
    );
pin1Sync1_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin1Sync1,
      Q => pin1Sync1_old,
      R => '0'
    );
pin1Sync2_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin1Sync2,
      Q => pin1Sync2_old,
      R => '0'
    );
pin1Sync3_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin1Sync3,
      Q => pin1Sync3_old,
      R => '0'
    );
pin1Sync4_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin1Sync4,
      Q => pin1Sync4_old,
      R => '0'
    );
pin1Sync5_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin1Sync5,
      Q => pin1Sync5_old,
      R => '0'
    );
pin1Sync6_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin1Sync6,
      Q => pin1Sync6_old,
      R => '0'
    );
pin1Sync7_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin1Sync7,
      Q => pin1Sync7_old,
      R => '0'
    );
\pin2Event0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0[0]_i_1_n_0\,
      Q => \pin2Event0_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[12]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[12]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[12]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[16]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[16]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[16]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[16]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[20]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[20]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[20]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[4]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[20]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[24]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[24]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[24]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[24]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[28]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[28]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[28]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[28]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[32]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[4]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[32]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[32]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[32]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[36]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[36]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[36]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[36]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[40]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[40]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[40]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[4]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[40]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[44]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event0_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[44]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event0_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[44]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event0_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[44]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event0_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[47]_i_2_n_7\,
      Q => \pin2Event0_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event0_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[47]_i_2_n_6\,
      Q => \pin2Event0_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event0_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[47]_i_2_n_5\,
      Q => \pin2Event0_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[4]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[8]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[8]_i_1_n_6\,
      Q => \pin2Event0_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[8]_i_1_n_5\,
      Q => \pin2Event0_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[8]_i_1_n_4\,
      Q => \pin2Event0_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin2Event0,
      D => \pin0Event0_reg[12]_i_1_n_7\,
      Q => \pin2Event0_reg_n_0_[9]\,
      R => globalReset
    );
\pin2Event1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(0),
      Q => \pin2Event1_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(10),
      Q => \pin2Event1_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(11),
      Q => \pin2Event1_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(12),
      Q => \pin2Event1_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(13),
      Q => \pin2Event1_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(14),
      Q => \pin2Event1_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(15),
      Q => \pin2Event1_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(16),
      Q => \pin2Event1_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(17),
      Q => \pin2Event1_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(18),
      Q => \pin2Event1_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(19),
      Q => \pin2Event1_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(1),
      Q => \pin2Event1_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(20),
      Q => \pin2Event1_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(21),
      Q => \pin2Event1_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(22),
      Q => \pin2Event1_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(23),
      Q => \pin2Event1_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(24),
      Q => \pin2Event1_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(25),
      Q => \pin2Event1_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(26),
      Q => \pin2Event1_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(27),
      Q => \pin2Event1_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(28),
      Q => \pin2Event1_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(29),
      Q => \pin2Event1_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(2),
      Q => \pin2Event1_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(30),
      Q => \pin2Event1_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(31),
      Q => \pin2Event1_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(32),
      Q => \pin2Event1_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(33),
      Q => \pin2Event1_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(34),
      Q => \pin2Event1_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(35),
      Q => \pin2Event1_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(36),
      Q => \pin2Event1_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(37),
      Q => \pin2Event1_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(38),
      Q => \pin2Event1_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(39),
      Q => \pin2Event1_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(3),
      Q => \pin2Event1_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(40),
      Q => \pin2Event1_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(41),
      Q => \pin2Event1_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(42),
      Q => \pin2Event1_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(43),
      Q => \pin2Event1_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(44),
      Q => \pin2Event1_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(45),
      Q => \pin2Event1_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(46),
      Q => \pin2Event1_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(47),
      Q => \pin2Event1_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(4),
      Q => \pin2Event1_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(5),
      Q => \pin2Event1_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(6),
      Q => \pin2Event1_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(7),
      Q => \pin2Event1_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(8),
      Q => \pin2Event1_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin2Event1,
      D => plusOp(9),
      Q => \pin2Event1_reg_n_0_[9]\,
      R => globalReset
    );
\pin2Event2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2[0]_i_1_n_0\,
      Q => \pin2Event2_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[12]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[12]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[12]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[16]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[16]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[16]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[16]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[20]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[20]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[20]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[4]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[20]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[24]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[24]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[24]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[24]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[28]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[28]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[28]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[28]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[32]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[4]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[32]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[32]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[32]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[36]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[36]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[36]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[36]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[40]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[40]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[40]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[4]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[40]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[44]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[44]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[44]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[44]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[47]_i_2_n_7\,
      Q => \pin2Event2_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[47]_i_2_n_6\,
      Q => \pin2Event2_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[47]_i_2_n_5\,
      Q => \pin2Event2_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[4]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[8]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[8]_i_1_n_6\,
      Q => \pin2Event2_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[8]_i_1_n_5\,
      Q => \pin2Event2_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[8]_i_1_n_4\,
      Q => \pin2Event2_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin2Event2,
      D => \pin0Event2_reg[12]_i_1_n_7\,
      Q => \pin2Event2_reg_n_0_[9]\,
      R => globalReset
    );
\pin2Event3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3[0]_i_1_n_0\,
      Q => \pin2Event3_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[12]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[12]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[12]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[16]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[16]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[16]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[16]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[20]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[20]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[20]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[4]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[20]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[24]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[24]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[24]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[24]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[28]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[28]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[28]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[28]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[32]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[4]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[32]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[32]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[32]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[36]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[36]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[36]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[36]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[40]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[40]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[40]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[4]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[40]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[44]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[44]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[44]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[44]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[47]_i_2_n_7\,
      Q => \pin2Event3_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[47]_i_2_n_6\,
      Q => \pin2Event3_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[47]_i_2_n_5\,
      Q => \pin2Event3_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[4]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[8]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[8]_i_1_n_6\,
      Q => \pin2Event3_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[8]_i_1_n_5\,
      Q => \pin2Event3_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[8]_i_1_n_4\,
      Q => \pin2Event3_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin2Event3,
      D => \pin0Event3_reg[12]_i_1_n_7\,
      Q => \pin2Event3_reg_n_0_[9]\,
      R => globalReset
    );
\pin2Event4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4[0]_i_1_n_0\,
      Q => \pin2Event4_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[12]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[12]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[12]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[16]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[16]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[16]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[16]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[20]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[20]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[20]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[4]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[20]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[24]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[24]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[24]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[24]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[28]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[28]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[28]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[28]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[32]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[4]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[32]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[32]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[32]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[36]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event4_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[36]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event4_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[36]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event4_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[36]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event4_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[40]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event4_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[40]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event4_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[40]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[4]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event4_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[40]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event4_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[44]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event4_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[44]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event4_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[44]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event4_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[44]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event4_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[47]_i_2_n_7\,
      Q => \pin2Event4_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event4_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[47]_i_2_n_6\,
      Q => \pin2Event4_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event4_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[47]_i_2_n_5\,
      Q => \pin2Event4_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[4]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[8]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[8]_i_1_n_6\,
      Q => \pin2Event4_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[8]_i_1_n_5\,
      Q => \pin2Event4_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[8]_i_1_n_4\,
      Q => \pin2Event4_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin2Event4,
      D => \pin0Event4_reg[12]_i_1_n_7\,
      Q => \pin2Event4_reg_n_0_[9]\,
      R => globalReset
    );
\pin2Event5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5[0]_i_1_n_0\,
      Q => \pin2Event5_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[12]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[12]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[12]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[16]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[16]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[16]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[16]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[20]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[20]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[20]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[4]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[20]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[24]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[24]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[24]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[24]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[28]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[28]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[28]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[28]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[32]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[4]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[32]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[32]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[32]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[36]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event5_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[36]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event5_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[36]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event5_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[36]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event5_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[40]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event5_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[40]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event5_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[40]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[4]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event5_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[40]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event5_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[44]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event5_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[44]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event5_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[44]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event5_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[44]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event5_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[47]_i_2_n_7\,
      Q => \pin2Event5_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event5_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[47]_i_2_n_6\,
      Q => \pin2Event5_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event5_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[47]_i_2_n_5\,
      Q => \pin2Event5_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[4]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[8]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[8]_i_1_n_6\,
      Q => \pin2Event5_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[8]_i_1_n_5\,
      Q => \pin2Event5_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[8]_i_1_n_4\,
      Q => \pin2Event5_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin2Event5,
      D => \pin0Event5_reg[12]_i_1_n_7\,
      Q => \pin2Event5_reg_n_0_[9]\,
      R => globalReset
    );
\pin2Event6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6[0]_i_1_n_0\,
      Q => \pin2Event6_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[12]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[12]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[12]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[16]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[16]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[16]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[16]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[20]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[20]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[20]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[4]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[20]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[24]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[24]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[24]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[24]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[28]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[28]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[28]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[28]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[32]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[4]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[32]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[32]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[32]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[36]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event6_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[36]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event6_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[36]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event6_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[36]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event6_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[40]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event6_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[40]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event6_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[40]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[4]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event6_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[40]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event6_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[44]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event6_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[44]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event6_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[44]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event6_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[44]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event6_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[47]_i_2_n_7\,
      Q => \pin2Event6_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event6_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[47]_i_2_n_6\,
      Q => \pin2Event6_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event6_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[47]_i_2_n_5\,
      Q => \pin2Event6_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[4]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[8]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[8]_i_1_n_6\,
      Q => \pin2Event6_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[8]_i_1_n_5\,
      Q => \pin2Event6_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[8]_i_1_n_4\,
      Q => \pin2Event6_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin2Event6,
      D => \pin0Event6_reg[12]_i_1_n_7\,
      Q => \pin2Event6_reg_n_0_[9]\,
      R => globalReset
    );
\pin2Event7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7[0]_i_1_n_0\,
      Q => \pin2Event7_reg_n_0_[0]\,
      R => globalReset
    );
\pin2Event7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[12]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[10]\,
      R => globalReset
    );
\pin2Event7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[12]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[11]\,
      R => globalReset
    );
\pin2Event7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[12]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[12]\,
      R => globalReset
    );
\pin2Event7_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[16]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[13]\,
      R => globalReset
    );
\pin2Event7_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[16]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[14]\,
      R => globalReset
    );
\pin2Event7_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[16]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[15]\,
      R => globalReset
    );
\pin2Event7_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[16]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[16]\,
      R => globalReset
    );
\pin2Event7_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[20]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[17]\,
      R => globalReset
    );
\pin2Event7_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[20]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[18]\,
      R => globalReset
    );
\pin2Event7_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[20]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[19]\,
      R => globalReset
    );
\pin2Event7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[4]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[1]\,
      R => globalReset
    );
\pin2Event7_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[20]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[20]\,
      R => globalReset
    );
\pin2Event7_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[24]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[21]\,
      R => globalReset
    );
\pin2Event7_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[24]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[22]\,
      R => globalReset
    );
\pin2Event7_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[24]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[23]\,
      R => globalReset
    );
\pin2Event7_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[24]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[24]\,
      R => globalReset
    );
\pin2Event7_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[28]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[25]\,
      R => globalReset
    );
\pin2Event7_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[28]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[26]\,
      R => globalReset
    );
\pin2Event7_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[28]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[27]\,
      R => globalReset
    );
\pin2Event7_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[28]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[28]\,
      R => globalReset
    );
\pin2Event7_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[32]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[29]\,
      R => globalReset
    );
\pin2Event7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[4]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[2]\,
      R => globalReset
    );
\pin2Event7_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[32]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[30]\,
      R => globalReset
    );
\pin2Event7_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[32]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[31]\,
      R => globalReset
    );
\pin2Event7_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[32]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[32]\,
      R => globalReset
    );
\pin2Event7_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[36]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[33]\,
      R => globalReset
    );
\pin2Event7_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[36]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[34]\,
      R => globalReset
    );
\pin2Event7_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[36]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[35]\,
      R => globalReset
    );
\pin2Event7_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[36]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[36]\,
      R => globalReset
    );
\pin2Event7_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[40]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[37]\,
      R => globalReset
    );
\pin2Event7_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[40]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[38]\,
      R => globalReset
    );
\pin2Event7_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[40]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[39]\,
      R => globalReset
    );
\pin2Event7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[4]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[3]\,
      R => globalReset
    );
\pin2Event7_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[40]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[40]\,
      R => globalReset
    );
\pin2Event7_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[44]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[41]\,
      R => globalReset
    );
\pin2Event7_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[44]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[42]\,
      R => globalReset
    );
\pin2Event7_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[44]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[43]\,
      R => globalReset
    );
\pin2Event7_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[44]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[44]\,
      R => globalReset
    );
\pin2Event7_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[47]_i_2_n_7\,
      Q => \pin2Event7_reg_n_0_[45]\,
      R => globalReset
    );
\pin2Event7_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[47]_i_2_n_6\,
      Q => \pin2Event7_reg_n_0_[46]\,
      R => globalReset
    );
\pin2Event7_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[47]_i_2_n_5\,
      Q => \pin2Event7_reg_n_0_[47]\,
      R => globalReset
    );
\pin2Event7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[4]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[4]\,
      R => globalReset
    );
\pin2Event7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[8]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[5]\,
      R => globalReset
    );
\pin2Event7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[8]_i_1_n_6\,
      Q => \pin2Event7_reg_n_0_[6]\,
      R => globalReset
    );
\pin2Event7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[8]_i_1_n_5\,
      Q => \pin2Event7_reg_n_0_[7]\,
      R => globalReset
    );
\pin2Event7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[8]_i_1_n_4\,
      Q => \pin2Event7_reg_n_0_[8]\,
      R => globalReset
    );
\pin2Event7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin2Event7,
      D => \pin0Event7_reg[12]_i_1_n_7\,
      Q => \pin2Event7_reg_n_0_[9]\,
      R => globalReset
    );
\pin2EventCounter[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pin2eventcounter_out\(0),
      O => \pin2EventCounter[3]_i_2_n_0\
    );
\pin2EventCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[3]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(0),
      R => globalReset
    );
\pin2EventCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[11]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(10),
      R => globalReset
    );
\pin2EventCounter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[11]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(11),
      R => globalReset
    );
\pin2EventCounter_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[7]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[11]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[11]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[11]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[11]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[11]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[11]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(11 downto 8)
    );
\pin2EventCounter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[15]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(12),
      R => globalReset
    );
\pin2EventCounter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[15]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(13),
      R => globalReset
    );
\pin2EventCounter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[15]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(14),
      R => globalReset
    );
\pin2EventCounter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[15]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(15),
      R => globalReset
    );
\pin2EventCounter_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[11]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[15]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[15]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[15]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[15]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[15]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[15]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(15 downto 12)
    );
\pin2EventCounter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[19]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(16),
      R => globalReset
    );
\pin2EventCounter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[19]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(17),
      R => globalReset
    );
\pin2EventCounter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[19]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(18),
      R => globalReset
    );
\pin2EventCounter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[19]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(19),
      R => globalReset
    );
\pin2EventCounter_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[15]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[19]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[19]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[19]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[19]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[19]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[19]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(19 downto 16)
    );
\pin2EventCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[3]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(1),
      R => globalReset
    );
\pin2EventCounter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[23]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(20),
      R => globalReset
    );
\pin2EventCounter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[23]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(21),
      R => globalReset
    );
\pin2EventCounter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[23]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(22),
      R => globalReset
    );
\pin2EventCounter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[23]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(23),
      R => globalReset
    );
\pin2EventCounter_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[19]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[23]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[23]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[23]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[23]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[23]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[23]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(23 downto 20)
    );
\pin2EventCounter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[27]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(24),
      R => globalReset
    );
\pin2EventCounter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[27]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(25),
      R => globalReset
    );
\pin2EventCounter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[27]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(26),
      R => globalReset
    );
\pin2EventCounter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[27]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(27),
      R => globalReset
    );
\pin2EventCounter_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[23]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[27]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[27]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[27]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[27]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[27]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[27]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(27 downto 24)
    );
\pin2EventCounter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[31]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(28),
      R => globalReset
    );
\pin2EventCounter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[31]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(29),
      R => globalReset
    );
\pin2EventCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[3]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(2),
      R => globalReset
    );
\pin2EventCounter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[31]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(30),
      R => globalReset
    );
\pin2EventCounter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[31]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(31),
      R => globalReset
    );
\pin2EventCounter_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[27]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[31]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[31]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[31]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[31]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[31]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[31]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(31 downto 28)
    );
\pin2EventCounter_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[35]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(32),
      R => globalReset
    );
\pin2EventCounter_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[35]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(33),
      R => globalReset
    );
\pin2EventCounter_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[35]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(34),
      R => globalReset
    );
\pin2EventCounter_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[35]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(35),
      R => globalReset
    );
\pin2EventCounter_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[31]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[35]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[35]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[35]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[35]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[35]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[35]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[35]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(35 downto 32)
    );
\pin2EventCounter_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[39]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(36),
      R => globalReset
    );
\pin2EventCounter_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[39]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(37),
      R => globalReset
    );
\pin2EventCounter_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[39]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(38),
      R => globalReset
    );
\pin2EventCounter_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[39]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(39),
      R => globalReset
    );
\pin2EventCounter_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[35]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[39]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[39]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[39]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[39]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[39]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[39]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[39]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(39 downto 36)
    );
\pin2EventCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[3]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(3),
      R => globalReset
    );
\pin2EventCounter_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin2EventCounter_reg[3]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[3]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[3]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pin2EventCounter_reg[3]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[3]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[3]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^pin2eventcounter_out\(3 downto 1),
      S(0) => \pin2EventCounter[3]_i_2_n_0\
    );
\pin2EventCounter_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[43]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(40),
      R => globalReset
    );
\pin2EventCounter_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[43]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(41),
      R => globalReset
    );
\pin2EventCounter_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[43]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(42),
      R => globalReset
    );
\pin2EventCounter_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[43]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(43),
      R => globalReset
    );
\pin2EventCounter_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[39]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[43]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[43]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[43]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[43]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[43]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[43]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[43]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(43 downto 40)
    );
\pin2EventCounter_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[47]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(44),
      R => globalReset
    );
\pin2EventCounter_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[47]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(45),
      R => globalReset
    );
\pin2EventCounter_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[47]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(46),
      R => globalReset
    );
\pin2EventCounter_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[47]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(47),
      R => globalReset
    );
\pin2EventCounter_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin2EventCounter_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pin2EventCounter_reg[47]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[47]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[47]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[47]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[47]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[47]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(47 downto 44)
    );
\pin2EventCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[7]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(4),
      R => globalReset
    );
\pin2EventCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[7]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(5),
      R => globalReset
    );
\pin2EventCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[7]_i_1_n_5\,
      Q => \^pin2eventcounter_out\(6),
      R => globalReset
    );
\pin2EventCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[7]_i_1_n_4\,
      Q => \^pin2eventcounter_out\(7),
      R => globalReset
    );
\pin2EventCounter_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2EventCounter_reg[3]_i_1_n_0\,
      CO(3) => \pin2EventCounter_reg[7]_i_1_n_0\,
      CO(2) => \pin2EventCounter_reg[7]_i_1_n_1\,
      CO(1) => \pin2EventCounter_reg[7]_i_1_n_2\,
      CO(0) => \pin2EventCounter_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin2EventCounter_reg[7]_i_1_n_4\,
      O(2) => \pin2EventCounter_reg[7]_i_1_n_5\,
      O(1) => \pin2EventCounter_reg[7]_i_1_n_6\,
      O(0) => \pin2EventCounter_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^pin2eventcounter_out\(7 downto 4)
    );
\pin2EventCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[11]_i_1_n_7\,
      Q => \^pin2eventcounter_out\(8),
      R => globalReset
    );
\pin2EventCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr2,
      D => \pin2EventCounter_reg[11]_i_1_n_6\,
      Q => \^pin2eventcounter_out\(9),
      R => globalReset
    );
\pin2Event[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[9]\,
      I1 => \pin2Event_reg[15]_i_13_n_6\,
      I2 => \pin2Event_reg[15]_i_14_n_6\,
      O => \pin2Event[11]_i_10_n_0\
    );
\pin2Event[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[8]\,
      I1 => \pin2Event_reg[15]_i_13_n_7\,
      I2 => \pin2Event_reg[15]_i_14_n_7\,
      O => \pin2Event[11]_i_11_n_0\
    );
\pin2Event[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[7]\,
      I1 => \pin2Event_reg[11]_i_13_n_4\,
      I2 => \pin2Event_reg[11]_i_14_n_4\,
      O => \pin2Event[11]_i_12_n_0\
    );
\pin2Event[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[6]\,
      I1 => \pin2Event_reg[11]_i_13_n_5\,
      I2 => \pin2Event_reg[11]_i_14_n_5\,
      O => \pin2Event[11]_i_15_n_0\
    );
\pin2Event[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[6]\,
      I1 => \pin2Event5_reg_n_0_[6]\,
      I2 => \pin2Event3_reg_n_0_[6]\,
      O => \pin2Event[11]_i_16_n_0\
    );
\pin2Event[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[5]\,
      I1 => \pin2Event5_reg_n_0_[5]\,
      I2 => \pin2Event3_reg_n_0_[5]\,
      O => \pin2Event[11]_i_17_n_0\
    );
\pin2Event[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[4]\,
      I1 => \pin2Event5_reg_n_0_[4]\,
      I2 => \pin2Event3_reg_n_0_[4]\,
      O => \pin2Event[11]_i_18_n_0\
    );
\pin2Event[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[3]\,
      I1 => \pin2Event5_reg_n_0_[3]\,
      I2 => \pin2Event3_reg_n_0_[3]\,
      O => \pin2Event[11]_i_19_n_0\
    );
\pin2Event[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[10]\,
      I1 => \pin2Event_reg[15]_i_13_n_5\,
      I2 => \pin2Event_reg[15]_i_14_n_5\,
      I3 => \pin2Event[11]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[10]\,
      O => \pin2Event[11]_i_2_n_0\
    );
\pin2Event[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[7]\,
      I1 => \pin2Event5_reg_n_0_[7]\,
      I2 => \pin2Event3_reg_n_0_[7]\,
      I3 => \pin2Event[11]_i_16_n_0\,
      O => \pin2Event[11]_i_20_n_0\
    );
\pin2Event[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[6]\,
      I1 => \pin2Event5_reg_n_0_[6]\,
      I2 => \pin2Event3_reg_n_0_[6]\,
      I3 => \pin2Event[11]_i_17_n_0\,
      O => \pin2Event[11]_i_21_n_0\
    );
\pin2Event[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[5]\,
      I1 => \pin2Event5_reg_n_0_[5]\,
      I2 => \pin2Event3_reg_n_0_[5]\,
      I3 => \pin2Event[11]_i_18_n_0\,
      O => \pin2Event[11]_i_22_n_0\
    );
\pin2Event[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[4]\,
      I1 => \pin2Event5_reg_n_0_[4]\,
      I2 => \pin2Event3_reg_n_0_[4]\,
      I3 => \pin2Event[11]_i_19_n_0\,
      O => \pin2Event[11]_i_23_n_0\
    );
\pin2Event[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[6]\,
      I1 => \pin2Event6_reg_n_0_[6]\,
      I2 => \pin2Event0_reg_n_0_[6]\,
      O => \pin2Event[11]_i_24_n_0\
    );
\pin2Event[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[5]\,
      I1 => \pin2Event6_reg_n_0_[5]\,
      I2 => \pin2Event0_reg_n_0_[5]\,
      O => \pin2Event[11]_i_25_n_0\
    );
\pin2Event[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[4]\,
      I1 => \pin2Event6_reg_n_0_[4]\,
      I2 => \pin2Event0_reg_n_0_[4]\,
      O => \pin2Event[11]_i_26_n_0\
    );
\pin2Event[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[3]\,
      I1 => \pin2Event6_reg_n_0_[3]\,
      I2 => \pin2Event0_reg_n_0_[3]\,
      O => \pin2Event[11]_i_27_n_0\
    );
\pin2Event[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[7]\,
      I1 => \pin2Event6_reg_n_0_[7]\,
      I2 => \pin2Event0_reg_n_0_[7]\,
      I3 => \pin2Event[11]_i_24_n_0\,
      O => \pin2Event[11]_i_28_n_0\
    );
\pin2Event[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[6]\,
      I1 => \pin2Event6_reg_n_0_[6]\,
      I2 => \pin2Event0_reg_n_0_[6]\,
      I3 => \pin2Event[11]_i_25_n_0\,
      O => \pin2Event[11]_i_29_n_0\
    );
\pin2Event[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[9]\,
      I1 => \pin2Event_reg[15]_i_13_n_6\,
      I2 => \pin2Event_reg[15]_i_14_n_6\,
      I3 => \pin2Event[11]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[9]\,
      O => \pin2Event[11]_i_3_n_0\
    );
\pin2Event[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[5]\,
      I1 => \pin2Event6_reg_n_0_[5]\,
      I2 => \pin2Event0_reg_n_0_[5]\,
      I3 => \pin2Event[11]_i_26_n_0\,
      O => \pin2Event[11]_i_30_n_0\
    );
\pin2Event[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[4]\,
      I1 => \pin2Event6_reg_n_0_[4]\,
      I2 => \pin2Event0_reg_n_0_[4]\,
      I3 => \pin2Event[11]_i_27_n_0\,
      O => \pin2Event[11]_i_31_n_0\
    );
\pin2Event[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[8]\,
      I1 => \pin2Event_reg[15]_i_13_n_7\,
      I2 => \pin2Event_reg[15]_i_14_n_7\,
      I3 => \pin2Event[11]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[8]\,
      O => \pin2Event[11]_i_4_n_0\
    );
\pin2Event[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[7]\,
      I1 => \pin2Event_reg[11]_i_13_n_4\,
      I2 => \pin2Event_reg[11]_i_14_n_4\,
      I3 => \pin2Event[11]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[7]\,
      O => \pin2Event[11]_i_5_n_0\
    );
\pin2Event[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[11]_i_2_n_0\,
      I1 => \pin2Event_reg[15]_i_14_n_4\,
      I2 => \pin2Event_reg[15]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[11]\,
      I4 => \pin2Event2_reg_n_0_[11]\,
      I5 => \pin2Event[15]_i_15_n_0\,
      O => \pin2Event[11]_i_6_n_0\
    );
\pin2Event[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[11]_i_3_n_0\,
      I1 => \pin2Event_reg[15]_i_14_n_5\,
      I2 => \pin2Event_reg[15]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[10]\,
      I4 => \pin2Event2_reg_n_0_[10]\,
      I5 => \pin2Event[11]_i_10_n_0\,
      O => \pin2Event[11]_i_7_n_0\
    );
\pin2Event[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[11]_i_4_n_0\,
      I1 => \pin2Event_reg[15]_i_14_n_6\,
      I2 => \pin2Event_reg[15]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[9]\,
      I4 => \pin2Event2_reg_n_0_[9]\,
      I5 => \pin2Event[11]_i_11_n_0\,
      O => \pin2Event[11]_i_8_n_0\
    );
\pin2Event[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[11]_i_5_n_0\,
      I1 => \pin2Event_reg[15]_i_14_n_7\,
      I2 => \pin2Event_reg[15]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[8]\,
      I4 => \pin2Event2_reg_n_0_[8]\,
      I5 => \pin2Event[11]_i_12_n_0\,
      O => \pin2Event[11]_i_9_n_0\
    );
\pin2Event[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[13]\,
      I1 => \pin2Event_reg[19]_i_13_n_6\,
      I2 => \pin2Event_reg[19]_i_14_n_6\,
      O => \pin2Event[15]_i_10_n_0\
    );
\pin2Event[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[12]\,
      I1 => \pin2Event_reg[19]_i_13_n_7\,
      I2 => \pin2Event_reg[19]_i_14_n_7\,
      O => \pin2Event[15]_i_11_n_0\
    );
\pin2Event[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[11]\,
      I1 => \pin2Event_reg[15]_i_13_n_4\,
      I2 => \pin2Event_reg[15]_i_14_n_4\,
      O => \pin2Event[15]_i_12_n_0\
    );
\pin2Event[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[10]\,
      I1 => \pin2Event_reg[15]_i_14_n_5\,
      I2 => \pin2Event_reg[15]_i_13_n_5\,
      O => \pin2Event[15]_i_15_n_0\
    );
\pin2Event[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[10]\,
      I1 => \pin2Event5_reg_n_0_[10]\,
      I2 => \pin2Event3_reg_n_0_[10]\,
      O => \pin2Event[15]_i_16_n_0\
    );
\pin2Event[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[9]\,
      I1 => \pin2Event5_reg_n_0_[9]\,
      I2 => \pin2Event3_reg_n_0_[9]\,
      O => \pin2Event[15]_i_17_n_0\
    );
\pin2Event[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[8]\,
      I1 => \pin2Event5_reg_n_0_[8]\,
      I2 => \pin2Event3_reg_n_0_[8]\,
      O => \pin2Event[15]_i_18_n_0\
    );
\pin2Event[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[7]\,
      I1 => \pin2Event5_reg_n_0_[7]\,
      I2 => \pin2Event3_reg_n_0_[7]\,
      O => \pin2Event[15]_i_19_n_0\
    );
\pin2Event[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[14]\,
      I1 => \pin2Event_reg[19]_i_13_n_5\,
      I2 => \pin2Event_reg[19]_i_14_n_5\,
      I3 => \pin2Event[15]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[14]\,
      O => \pin2Event[15]_i_2_n_0\
    );
\pin2Event[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[11]\,
      I1 => \pin2Event5_reg_n_0_[11]\,
      I2 => \pin2Event3_reg_n_0_[11]\,
      I3 => \pin2Event[15]_i_16_n_0\,
      O => \pin2Event[15]_i_20_n_0\
    );
\pin2Event[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[10]\,
      I1 => \pin2Event5_reg_n_0_[10]\,
      I2 => \pin2Event3_reg_n_0_[10]\,
      I3 => \pin2Event[15]_i_17_n_0\,
      O => \pin2Event[15]_i_21_n_0\
    );
\pin2Event[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[9]\,
      I1 => \pin2Event5_reg_n_0_[9]\,
      I2 => \pin2Event3_reg_n_0_[9]\,
      I3 => \pin2Event[15]_i_18_n_0\,
      O => \pin2Event[15]_i_22_n_0\
    );
\pin2Event[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[8]\,
      I1 => \pin2Event5_reg_n_0_[8]\,
      I2 => \pin2Event3_reg_n_0_[8]\,
      I3 => \pin2Event[15]_i_19_n_0\,
      O => \pin2Event[15]_i_23_n_0\
    );
\pin2Event[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[10]\,
      I1 => \pin2Event6_reg_n_0_[10]\,
      I2 => \pin2Event0_reg_n_0_[10]\,
      O => \pin2Event[15]_i_24_n_0\
    );
\pin2Event[15]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[9]\,
      I1 => \pin2Event6_reg_n_0_[9]\,
      I2 => \pin2Event0_reg_n_0_[9]\,
      O => \pin2Event[15]_i_25_n_0\
    );
\pin2Event[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[8]\,
      I1 => \pin2Event6_reg_n_0_[8]\,
      I2 => \pin2Event0_reg_n_0_[8]\,
      O => \pin2Event[15]_i_26_n_0\
    );
\pin2Event[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[7]\,
      I1 => \pin2Event6_reg_n_0_[7]\,
      I2 => \pin2Event0_reg_n_0_[7]\,
      O => \pin2Event[15]_i_27_n_0\
    );
\pin2Event[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[11]\,
      I1 => \pin2Event6_reg_n_0_[11]\,
      I2 => \pin2Event0_reg_n_0_[11]\,
      I3 => \pin2Event[15]_i_24_n_0\,
      O => \pin2Event[15]_i_28_n_0\
    );
\pin2Event[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[10]\,
      I1 => \pin2Event6_reg_n_0_[10]\,
      I2 => \pin2Event0_reg_n_0_[10]\,
      I3 => \pin2Event[15]_i_25_n_0\,
      O => \pin2Event[15]_i_29_n_0\
    );
\pin2Event[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[13]\,
      I1 => \pin2Event_reg[19]_i_13_n_6\,
      I2 => \pin2Event_reg[19]_i_14_n_6\,
      I3 => \pin2Event[15]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[13]\,
      O => \pin2Event[15]_i_3_n_0\
    );
\pin2Event[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[9]\,
      I1 => \pin2Event6_reg_n_0_[9]\,
      I2 => \pin2Event0_reg_n_0_[9]\,
      I3 => \pin2Event[15]_i_26_n_0\,
      O => \pin2Event[15]_i_30_n_0\
    );
\pin2Event[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[8]\,
      I1 => \pin2Event6_reg_n_0_[8]\,
      I2 => \pin2Event0_reg_n_0_[8]\,
      I3 => \pin2Event[15]_i_27_n_0\,
      O => \pin2Event[15]_i_31_n_0\
    );
\pin2Event[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[12]\,
      I1 => \pin2Event_reg[19]_i_13_n_7\,
      I2 => \pin2Event_reg[19]_i_14_n_7\,
      I3 => \pin2Event[15]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[12]\,
      O => \pin2Event[15]_i_4_n_0\
    );
\pin2Event[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[11]\,
      I1 => \pin2Event_reg[15]_i_13_n_4\,
      I2 => \pin2Event_reg[15]_i_14_n_4\,
      I3 => \pin2Event[15]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[11]\,
      O => \pin2Event[15]_i_5_n_0\
    );
\pin2Event[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[15]_i_2_n_0\,
      I1 => \pin2Event_reg[19]_i_14_n_4\,
      I2 => \pin2Event_reg[19]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[15]\,
      I4 => \pin2Event2_reg_n_0_[15]\,
      I5 => \pin2Event[19]_i_15_n_0\,
      O => \pin2Event[15]_i_6_n_0\
    );
\pin2Event[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[15]_i_3_n_0\,
      I1 => \pin2Event_reg[19]_i_14_n_5\,
      I2 => \pin2Event_reg[19]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[14]\,
      I4 => \pin2Event2_reg_n_0_[14]\,
      I5 => \pin2Event[15]_i_10_n_0\,
      O => \pin2Event[15]_i_7_n_0\
    );
\pin2Event[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[15]_i_4_n_0\,
      I1 => \pin2Event_reg[19]_i_14_n_6\,
      I2 => \pin2Event_reg[19]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[13]\,
      I4 => \pin2Event2_reg_n_0_[13]\,
      I5 => \pin2Event[15]_i_11_n_0\,
      O => \pin2Event[15]_i_8_n_0\
    );
\pin2Event[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[15]_i_5_n_0\,
      I1 => \pin2Event_reg[19]_i_14_n_7\,
      I2 => \pin2Event_reg[19]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[12]\,
      I4 => \pin2Event2_reg_n_0_[12]\,
      I5 => \pin2Event[15]_i_12_n_0\,
      O => \pin2Event[15]_i_9_n_0\
    );
\pin2Event[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[17]\,
      I1 => \pin2Event_reg[23]_i_13_n_6\,
      I2 => \pin2Event_reg[23]_i_14_n_6\,
      O => \pin2Event[19]_i_10_n_0\
    );
\pin2Event[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[16]\,
      I1 => \pin2Event_reg[23]_i_13_n_7\,
      I2 => \pin2Event_reg[23]_i_14_n_7\,
      O => \pin2Event[19]_i_11_n_0\
    );
\pin2Event[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[15]\,
      I1 => \pin2Event_reg[19]_i_13_n_4\,
      I2 => \pin2Event_reg[19]_i_14_n_4\,
      O => \pin2Event[19]_i_12_n_0\
    );
\pin2Event[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[14]\,
      I1 => \pin2Event_reg[19]_i_13_n_5\,
      I2 => \pin2Event_reg[19]_i_14_n_5\,
      O => \pin2Event[19]_i_15_n_0\
    );
\pin2Event[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[14]\,
      I1 => \pin2Event5_reg_n_0_[14]\,
      I2 => \pin2Event3_reg_n_0_[14]\,
      O => \pin2Event[19]_i_16_n_0\
    );
\pin2Event[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[13]\,
      I1 => \pin2Event5_reg_n_0_[13]\,
      I2 => \pin2Event3_reg_n_0_[13]\,
      O => \pin2Event[19]_i_17_n_0\
    );
\pin2Event[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[12]\,
      I1 => \pin2Event5_reg_n_0_[12]\,
      I2 => \pin2Event3_reg_n_0_[12]\,
      O => \pin2Event[19]_i_18_n_0\
    );
\pin2Event[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[11]\,
      I1 => \pin2Event5_reg_n_0_[11]\,
      I2 => \pin2Event3_reg_n_0_[11]\,
      O => \pin2Event[19]_i_19_n_0\
    );
\pin2Event[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[18]\,
      I1 => \pin2Event_reg[23]_i_13_n_5\,
      I2 => \pin2Event_reg[23]_i_14_n_5\,
      I3 => \pin2Event[19]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[18]\,
      O => \pin2Event[19]_i_2_n_0\
    );
\pin2Event[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[15]\,
      I1 => \pin2Event5_reg_n_0_[15]\,
      I2 => \pin2Event3_reg_n_0_[15]\,
      I3 => \pin2Event[19]_i_16_n_0\,
      O => \pin2Event[19]_i_20_n_0\
    );
\pin2Event[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[14]\,
      I1 => \pin2Event5_reg_n_0_[14]\,
      I2 => \pin2Event3_reg_n_0_[14]\,
      I3 => \pin2Event[19]_i_17_n_0\,
      O => \pin2Event[19]_i_21_n_0\
    );
\pin2Event[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[13]\,
      I1 => \pin2Event5_reg_n_0_[13]\,
      I2 => \pin2Event3_reg_n_0_[13]\,
      I3 => \pin2Event[19]_i_18_n_0\,
      O => \pin2Event[19]_i_22_n_0\
    );
\pin2Event[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[12]\,
      I1 => \pin2Event5_reg_n_0_[12]\,
      I2 => \pin2Event3_reg_n_0_[12]\,
      I3 => \pin2Event[19]_i_19_n_0\,
      O => \pin2Event[19]_i_23_n_0\
    );
\pin2Event[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[14]\,
      I1 => \pin2Event6_reg_n_0_[14]\,
      I2 => \pin2Event0_reg_n_0_[14]\,
      O => \pin2Event[19]_i_24_n_0\
    );
\pin2Event[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[13]\,
      I1 => \pin2Event6_reg_n_0_[13]\,
      I2 => \pin2Event0_reg_n_0_[13]\,
      O => \pin2Event[19]_i_25_n_0\
    );
\pin2Event[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[12]\,
      I1 => \pin2Event6_reg_n_0_[12]\,
      I2 => \pin2Event0_reg_n_0_[12]\,
      O => \pin2Event[19]_i_26_n_0\
    );
\pin2Event[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[11]\,
      I1 => \pin2Event6_reg_n_0_[11]\,
      I2 => \pin2Event0_reg_n_0_[11]\,
      O => \pin2Event[19]_i_27_n_0\
    );
\pin2Event[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[15]\,
      I1 => \pin2Event6_reg_n_0_[15]\,
      I2 => \pin2Event0_reg_n_0_[15]\,
      I3 => \pin2Event[19]_i_24_n_0\,
      O => \pin2Event[19]_i_28_n_0\
    );
\pin2Event[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[14]\,
      I1 => \pin2Event6_reg_n_0_[14]\,
      I2 => \pin2Event0_reg_n_0_[14]\,
      I3 => \pin2Event[19]_i_25_n_0\,
      O => \pin2Event[19]_i_29_n_0\
    );
\pin2Event[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[17]\,
      I1 => \pin2Event_reg[23]_i_13_n_6\,
      I2 => \pin2Event_reg[23]_i_14_n_6\,
      I3 => \pin2Event[19]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[17]\,
      O => \pin2Event[19]_i_3_n_0\
    );
\pin2Event[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[13]\,
      I1 => \pin2Event6_reg_n_0_[13]\,
      I2 => \pin2Event0_reg_n_0_[13]\,
      I3 => \pin2Event[19]_i_26_n_0\,
      O => \pin2Event[19]_i_30_n_0\
    );
\pin2Event[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[12]\,
      I1 => \pin2Event6_reg_n_0_[12]\,
      I2 => \pin2Event0_reg_n_0_[12]\,
      I3 => \pin2Event[19]_i_27_n_0\,
      O => \pin2Event[19]_i_31_n_0\
    );
\pin2Event[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[16]\,
      I1 => \pin2Event_reg[23]_i_13_n_7\,
      I2 => \pin2Event_reg[23]_i_14_n_7\,
      I3 => \pin2Event[19]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[16]\,
      O => \pin2Event[19]_i_4_n_0\
    );
\pin2Event[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[15]\,
      I1 => \pin2Event_reg[19]_i_13_n_4\,
      I2 => \pin2Event_reg[19]_i_14_n_4\,
      I3 => \pin2Event[19]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[15]\,
      O => \pin2Event[19]_i_5_n_0\
    );
\pin2Event[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[19]_i_2_n_0\,
      I1 => \pin2Event_reg[23]_i_14_n_4\,
      I2 => \pin2Event_reg[23]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[19]\,
      I4 => \pin2Event2_reg_n_0_[19]\,
      I5 => \pin2Event[23]_i_15_n_0\,
      O => \pin2Event[19]_i_6_n_0\
    );
\pin2Event[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[19]_i_3_n_0\,
      I1 => \pin2Event_reg[23]_i_14_n_5\,
      I2 => \pin2Event_reg[23]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[18]\,
      I4 => \pin2Event2_reg_n_0_[18]\,
      I5 => \pin2Event[19]_i_10_n_0\,
      O => \pin2Event[19]_i_7_n_0\
    );
\pin2Event[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[19]_i_4_n_0\,
      I1 => \pin2Event_reg[23]_i_14_n_6\,
      I2 => \pin2Event_reg[23]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[17]\,
      I4 => \pin2Event2_reg_n_0_[17]\,
      I5 => \pin2Event[19]_i_11_n_0\,
      O => \pin2Event[19]_i_8_n_0\
    );
\pin2Event[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[19]_i_5_n_0\,
      I1 => \pin2Event_reg[23]_i_14_n_7\,
      I2 => \pin2Event_reg[23]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[16]\,
      I4 => \pin2Event2_reg_n_0_[16]\,
      I5 => \pin2Event[19]_i_12_n_0\,
      O => \pin2Event[19]_i_9_n_0\
    );
\pin2Event[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[21]\,
      I1 => \pin2Event_reg[27]_i_13_n_6\,
      I2 => \pin2Event_reg[27]_i_14_n_6\,
      O => \pin2Event[23]_i_10_n_0\
    );
\pin2Event[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[20]\,
      I1 => \pin2Event_reg[27]_i_13_n_7\,
      I2 => \pin2Event_reg[27]_i_14_n_7\,
      O => \pin2Event[23]_i_11_n_0\
    );
\pin2Event[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[19]\,
      I1 => \pin2Event_reg[23]_i_13_n_4\,
      I2 => \pin2Event_reg[23]_i_14_n_4\,
      O => \pin2Event[23]_i_12_n_0\
    );
\pin2Event[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[18]\,
      I1 => \pin2Event_reg[23]_i_13_n_5\,
      I2 => \pin2Event_reg[23]_i_14_n_5\,
      O => \pin2Event[23]_i_15_n_0\
    );
\pin2Event[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[18]\,
      I1 => \pin2Event5_reg_n_0_[18]\,
      I2 => \pin2Event3_reg_n_0_[18]\,
      O => \pin2Event[23]_i_16_n_0\
    );
\pin2Event[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[17]\,
      I1 => \pin2Event5_reg_n_0_[17]\,
      I2 => \pin2Event3_reg_n_0_[17]\,
      O => \pin2Event[23]_i_17_n_0\
    );
\pin2Event[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[16]\,
      I1 => \pin2Event5_reg_n_0_[16]\,
      I2 => \pin2Event3_reg_n_0_[16]\,
      O => \pin2Event[23]_i_18_n_0\
    );
\pin2Event[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[15]\,
      I1 => \pin2Event5_reg_n_0_[15]\,
      I2 => \pin2Event3_reg_n_0_[15]\,
      O => \pin2Event[23]_i_19_n_0\
    );
\pin2Event[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[22]\,
      I1 => \pin2Event_reg[27]_i_13_n_5\,
      I2 => \pin2Event_reg[27]_i_14_n_5\,
      I3 => \pin2Event[23]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[22]\,
      O => \pin2Event[23]_i_2_n_0\
    );
\pin2Event[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[19]\,
      I1 => \pin2Event5_reg_n_0_[19]\,
      I2 => \pin2Event3_reg_n_0_[19]\,
      I3 => \pin2Event[23]_i_16_n_0\,
      O => \pin2Event[23]_i_20_n_0\
    );
\pin2Event[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[18]\,
      I1 => \pin2Event5_reg_n_0_[18]\,
      I2 => \pin2Event3_reg_n_0_[18]\,
      I3 => \pin2Event[23]_i_17_n_0\,
      O => \pin2Event[23]_i_21_n_0\
    );
\pin2Event[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[17]\,
      I1 => \pin2Event5_reg_n_0_[17]\,
      I2 => \pin2Event3_reg_n_0_[17]\,
      I3 => \pin2Event[23]_i_18_n_0\,
      O => \pin2Event[23]_i_22_n_0\
    );
\pin2Event[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[16]\,
      I1 => \pin2Event5_reg_n_0_[16]\,
      I2 => \pin2Event3_reg_n_0_[16]\,
      I3 => \pin2Event[23]_i_19_n_0\,
      O => \pin2Event[23]_i_23_n_0\
    );
\pin2Event[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[18]\,
      I1 => \pin2Event6_reg_n_0_[18]\,
      I2 => \pin2Event0_reg_n_0_[18]\,
      O => \pin2Event[23]_i_24_n_0\
    );
\pin2Event[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[17]\,
      I1 => \pin2Event6_reg_n_0_[17]\,
      I2 => \pin2Event0_reg_n_0_[17]\,
      O => \pin2Event[23]_i_25_n_0\
    );
\pin2Event[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[16]\,
      I1 => \pin2Event6_reg_n_0_[16]\,
      I2 => \pin2Event0_reg_n_0_[16]\,
      O => \pin2Event[23]_i_26_n_0\
    );
\pin2Event[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[15]\,
      I1 => \pin2Event6_reg_n_0_[15]\,
      I2 => \pin2Event0_reg_n_0_[15]\,
      O => \pin2Event[23]_i_27_n_0\
    );
\pin2Event[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[19]\,
      I1 => \pin2Event6_reg_n_0_[19]\,
      I2 => \pin2Event0_reg_n_0_[19]\,
      I3 => \pin2Event[23]_i_24_n_0\,
      O => \pin2Event[23]_i_28_n_0\
    );
\pin2Event[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[18]\,
      I1 => \pin2Event6_reg_n_0_[18]\,
      I2 => \pin2Event0_reg_n_0_[18]\,
      I3 => \pin2Event[23]_i_25_n_0\,
      O => \pin2Event[23]_i_29_n_0\
    );
\pin2Event[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[21]\,
      I1 => \pin2Event_reg[27]_i_13_n_6\,
      I2 => \pin2Event_reg[27]_i_14_n_6\,
      I3 => \pin2Event[23]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[21]\,
      O => \pin2Event[23]_i_3_n_0\
    );
\pin2Event[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[17]\,
      I1 => \pin2Event6_reg_n_0_[17]\,
      I2 => \pin2Event0_reg_n_0_[17]\,
      I3 => \pin2Event[23]_i_26_n_0\,
      O => \pin2Event[23]_i_30_n_0\
    );
\pin2Event[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[16]\,
      I1 => \pin2Event6_reg_n_0_[16]\,
      I2 => \pin2Event0_reg_n_0_[16]\,
      I3 => \pin2Event[23]_i_27_n_0\,
      O => \pin2Event[23]_i_31_n_0\
    );
\pin2Event[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[20]\,
      I1 => \pin2Event_reg[27]_i_13_n_7\,
      I2 => \pin2Event_reg[27]_i_14_n_7\,
      I3 => \pin2Event[23]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[20]\,
      O => \pin2Event[23]_i_4_n_0\
    );
\pin2Event[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[19]\,
      I1 => \pin2Event_reg[23]_i_13_n_4\,
      I2 => \pin2Event_reg[23]_i_14_n_4\,
      I3 => \pin2Event[23]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[19]\,
      O => \pin2Event[23]_i_5_n_0\
    );
\pin2Event[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[23]_i_2_n_0\,
      I1 => \pin2Event_reg[27]_i_14_n_4\,
      I2 => \pin2Event_reg[27]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[23]\,
      I4 => \pin2Event2_reg_n_0_[23]\,
      I5 => \pin2Event[27]_i_15_n_0\,
      O => \pin2Event[23]_i_6_n_0\
    );
\pin2Event[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[23]_i_3_n_0\,
      I1 => \pin2Event_reg[27]_i_14_n_5\,
      I2 => \pin2Event_reg[27]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[22]\,
      I4 => \pin2Event2_reg_n_0_[22]\,
      I5 => \pin2Event[23]_i_10_n_0\,
      O => \pin2Event[23]_i_7_n_0\
    );
\pin2Event[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[23]_i_4_n_0\,
      I1 => \pin2Event_reg[27]_i_14_n_6\,
      I2 => \pin2Event_reg[27]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[21]\,
      I4 => \pin2Event2_reg_n_0_[21]\,
      I5 => \pin2Event[23]_i_11_n_0\,
      O => \pin2Event[23]_i_8_n_0\
    );
\pin2Event[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[23]_i_5_n_0\,
      I1 => \pin2Event_reg[27]_i_14_n_7\,
      I2 => \pin2Event_reg[27]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[20]\,
      I4 => \pin2Event2_reg_n_0_[20]\,
      I5 => \pin2Event[23]_i_12_n_0\,
      O => \pin2Event[23]_i_9_n_0\
    );
\pin2Event[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[31]_i_14_n_6\,
      I1 => \pin2Event_reg[31]_i_13_n_6\,
      I2 => \pin2Event1_reg_n_0_[25]\,
      O => \pin2Event[27]_i_10_n_0\
    );
\pin2Event[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[31]_i_13_n_7\,
      I1 => \pin2Event_reg[31]_i_14_n_7\,
      I2 => \pin2Event1_reg_n_0_[24]\,
      O => \pin2Event[27]_i_11_n_0\
    );
\pin2Event[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[27]_i_14_n_4\,
      I1 => \pin2Event_reg[27]_i_13_n_4\,
      I2 => \pin2Event1_reg_n_0_[23]\,
      O => \pin2Event[27]_i_12_n_0\
    );
\pin2Event[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[27]_i_13_n_5\,
      I1 => \pin2Event_reg[27]_i_14_n_5\,
      I2 => \pin2Event1_reg_n_0_[22]\,
      O => \pin2Event[27]_i_15_n_0\
    );
\pin2Event[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[22]\,
      I1 => \pin2Event5_reg_n_0_[22]\,
      I2 => \pin2Event3_reg_n_0_[22]\,
      O => \pin2Event[27]_i_16_n_0\
    );
\pin2Event[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[21]\,
      I1 => \pin2Event5_reg_n_0_[21]\,
      I2 => \pin2Event3_reg_n_0_[21]\,
      O => \pin2Event[27]_i_17_n_0\
    );
\pin2Event[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[20]\,
      I1 => \pin2Event5_reg_n_0_[20]\,
      I2 => \pin2Event3_reg_n_0_[20]\,
      O => \pin2Event[27]_i_18_n_0\
    );
\pin2Event[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[19]\,
      I1 => \pin2Event5_reg_n_0_[19]\,
      I2 => \pin2Event3_reg_n_0_[19]\,
      O => \pin2Event[27]_i_19_n_0\
    );
\pin2Event[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[26]\,
      I1 => \pin2Event_reg[31]_i_13_n_5\,
      I2 => \pin2Event_reg[31]_i_14_n_5\,
      I3 => \pin2Event[27]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[26]\,
      O => \pin2Event[27]_i_2_n_0\
    );
\pin2Event[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[23]\,
      I1 => \pin2Event5_reg_n_0_[23]\,
      I2 => \pin2Event3_reg_n_0_[23]\,
      I3 => \pin2Event[27]_i_16_n_0\,
      O => \pin2Event[27]_i_20_n_0\
    );
\pin2Event[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[22]\,
      I1 => \pin2Event5_reg_n_0_[22]\,
      I2 => \pin2Event3_reg_n_0_[22]\,
      I3 => \pin2Event[27]_i_17_n_0\,
      O => \pin2Event[27]_i_21_n_0\
    );
\pin2Event[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[21]\,
      I1 => \pin2Event5_reg_n_0_[21]\,
      I2 => \pin2Event3_reg_n_0_[21]\,
      I3 => \pin2Event[27]_i_18_n_0\,
      O => \pin2Event[27]_i_22_n_0\
    );
\pin2Event[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[20]\,
      I1 => \pin2Event5_reg_n_0_[20]\,
      I2 => \pin2Event3_reg_n_0_[20]\,
      I3 => \pin2Event[27]_i_19_n_0\,
      O => \pin2Event[27]_i_23_n_0\
    );
\pin2Event[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[22]\,
      I1 => \pin2Event6_reg_n_0_[22]\,
      I2 => \pin2Event0_reg_n_0_[22]\,
      O => \pin2Event[27]_i_24_n_0\
    );
\pin2Event[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[21]\,
      I1 => \pin2Event6_reg_n_0_[21]\,
      I2 => \pin2Event0_reg_n_0_[21]\,
      O => \pin2Event[27]_i_25_n_0\
    );
\pin2Event[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[20]\,
      I1 => \pin2Event6_reg_n_0_[20]\,
      I2 => \pin2Event0_reg_n_0_[20]\,
      O => \pin2Event[27]_i_26_n_0\
    );
\pin2Event[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[19]\,
      I1 => \pin2Event6_reg_n_0_[19]\,
      I2 => \pin2Event0_reg_n_0_[19]\,
      O => \pin2Event[27]_i_27_n_0\
    );
\pin2Event[27]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[23]\,
      I1 => \pin2Event6_reg_n_0_[23]\,
      I2 => \pin2Event0_reg_n_0_[23]\,
      I3 => \pin2Event[27]_i_24_n_0\,
      O => \pin2Event[27]_i_28_n_0\
    );
\pin2Event[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[22]\,
      I1 => \pin2Event6_reg_n_0_[22]\,
      I2 => \pin2Event0_reg_n_0_[22]\,
      I3 => \pin2Event[27]_i_25_n_0\,
      O => \pin2Event[27]_i_29_n_0\
    );
\pin2Event[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[25]\,
      I1 => \pin2Event_reg[31]_i_13_n_6\,
      I2 => \pin2Event_reg[31]_i_14_n_6\,
      I3 => \pin2Event[27]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[25]\,
      O => \pin2Event[27]_i_3_n_0\
    );
\pin2Event[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[21]\,
      I1 => \pin2Event6_reg_n_0_[21]\,
      I2 => \pin2Event0_reg_n_0_[21]\,
      I3 => \pin2Event[27]_i_26_n_0\,
      O => \pin2Event[27]_i_30_n_0\
    );
\pin2Event[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[20]\,
      I1 => \pin2Event6_reg_n_0_[20]\,
      I2 => \pin2Event0_reg_n_0_[20]\,
      I3 => \pin2Event[27]_i_27_n_0\,
      O => \pin2Event[27]_i_31_n_0\
    );
\pin2Event[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[24]\,
      I1 => \pin2Event_reg[31]_i_13_n_7\,
      I2 => \pin2Event_reg[31]_i_14_n_7\,
      I3 => \pin2Event[27]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[24]\,
      O => \pin2Event[27]_i_4_n_0\
    );
\pin2Event[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[23]\,
      I1 => \pin2Event_reg[27]_i_13_n_4\,
      I2 => \pin2Event_reg[27]_i_14_n_4\,
      I3 => \pin2Event[27]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[23]\,
      O => \pin2Event[27]_i_5_n_0\
    );
\pin2Event[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[27]_i_2_n_0\,
      I1 => \pin2Event_reg[31]_i_14_n_4\,
      I2 => \pin2Event_reg[31]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[27]\,
      I4 => \pin2Event2_reg_n_0_[27]\,
      I5 => \pin2Event[31]_i_15_n_0\,
      O => \pin2Event[27]_i_6_n_0\
    );
\pin2Event[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[27]_i_3_n_0\,
      I1 => \pin2Event_reg[31]_i_14_n_5\,
      I2 => \pin2Event_reg[31]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[26]\,
      I4 => \pin2Event2_reg_n_0_[26]\,
      I5 => \pin2Event[27]_i_10_n_0\,
      O => \pin2Event[27]_i_7_n_0\
    );
\pin2Event[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[27]_i_4_n_0\,
      I1 => \pin2Event_reg[31]_i_14_n_6\,
      I2 => \pin2Event_reg[31]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[25]\,
      I4 => \pin2Event2_reg_n_0_[25]\,
      I5 => \pin2Event[27]_i_11_n_0\,
      O => \pin2Event[27]_i_8_n_0\
    );
\pin2Event[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[27]_i_5_n_0\,
      I1 => \pin2Event_reg[31]_i_14_n_7\,
      I2 => \pin2Event_reg[31]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[24]\,
      I4 => \pin2Event2_reg_n_0_[24]\,
      I5 => \pin2Event[27]_i_12_n_0\,
      O => \pin2Event[27]_i_9_n_0\
    );
\pin2Event[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[35]_i_14_n_6\,
      I1 => \pin2Event_reg[35]_i_13_n_6\,
      I2 => \pin2Event1_reg_n_0_[29]\,
      O => \pin2Event[31]_i_10_n_0\
    );
\pin2Event[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[35]_i_13_n_7\,
      I1 => \pin2Event_reg[35]_i_14_n_7\,
      I2 => \pin2Event1_reg_n_0_[28]\,
      O => \pin2Event[31]_i_11_n_0\
    );
\pin2Event[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[31]_i_14_n_4\,
      I1 => \pin2Event_reg[31]_i_13_n_4\,
      I2 => \pin2Event1_reg_n_0_[27]\,
      O => \pin2Event[31]_i_12_n_0\
    );
\pin2Event[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[31]_i_13_n_5\,
      I1 => \pin2Event_reg[31]_i_14_n_5\,
      I2 => \pin2Event1_reg_n_0_[26]\,
      O => \pin2Event[31]_i_15_n_0\
    );
\pin2Event[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[26]\,
      I1 => \pin2Event5_reg_n_0_[26]\,
      I2 => \pin2Event3_reg_n_0_[26]\,
      O => \pin2Event[31]_i_16_n_0\
    );
\pin2Event[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[25]\,
      I1 => \pin2Event5_reg_n_0_[25]\,
      I2 => \pin2Event3_reg_n_0_[25]\,
      O => \pin2Event[31]_i_17_n_0\
    );
\pin2Event[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[24]\,
      I1 => \pin2Event5_reg_n_0_[24]\,
      I2 => \pin2Event3_reg_n_0_[24]\,
      O => \pin2Event[31]_i_18_n_0\
    );
\pin2Event[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[23]\,
      I1 => \pin2Event5_reg_n_0_[23]\,
      I2 => \pin2Event3_reg_n_0_[23]\,
      O => \pin2Event[31]_i_19_n_0\
    );
\pin2Event[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[30]\,
      I1 => \pin2Event_reg[35]_i_13_n_5\,
      I2 => \pin2Event_reg[35]_i_14_n_5\,
      I3 => \pin2Event[31]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[30]\,
      O => \pin2Event[31]_i_2_n_0\
    );
\pin2Event[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[27]\,
      I1 => \pin2Event5_reg_n_0_[27]\,
      I2 => \pin2Event3_reg_n_0_[27]\,
      I3 => \pin2Event[31]_i_16_n_0\,
      O => \pin2Event[31]_i_20_n_0\
    );
\pin2Event[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[26]\,
      I1 => \pin2Event5_reg_n_0_[26]\,
      I2 => \pin2Event3_reg_n_0_[26]\,
      I3 => \pin2Event[31]_i_17_n_0\,
      O => \pin2Event[31]_i_21_n_0\
    );
\pin2Event[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[25]\,
      I1 => \pin2Event5_reg_n_0_[25]\,
      I2 => \pin2Event3_reg_n_0_[25]\,
      I3 => \pin2Event[31]_i_18_n_0\,
      O => \pin2Event[31]_i_22_n_0\
    );
\pin2Event[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[24]\,
      I1 => \pin2Event5_reg_n_0_[24]\,
      I2 => \pin2Event3_reg_n_0_[24]\,
      I3 => \pin2Event[31]_i_19_n_0\,
      O => \pin2Event[31]_i_23_n_0\
    );
\pin2Event[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[26]\,
      I1 => \pin2Event6_reg_n_0_[26]\,
      I2 => \pin2Event0_reg_n_0_[26]\,
      O => \pin2Event[31]_i_24_n_0\
    );
\pin2Event[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[25]\,
      I1 => \pin2Event6_reg_n_0_[25]\,
      I2 => \pin2Event0_reg_n_0_[25]\,
      O => \pin2Event[31]_i_25_n_0\
    );
\pin2Event[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[24]\,
      I1 => \pin2Event6_reg_n_0_[24]\,
      I2 => \pin2Event0_reg_n_0_[24]\,
      O => \pin2Event[31]_i_26_n_0\
    );
\pin2Event[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[23]\,
      I1 => \pin2Event6_reg_n_0_[23]\,
      I2 => \pin2Event0_reg_n_0_[23]\,
      O => \pin2Event[31]_i_27_n_0\
    );
\pin2Event[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[27]\,
      I1 => \pin2Event6_reg_n_0_[27]\,
      I2 => \pin2Event0_reg_n_0_[27]\,
      I3 => \pin2Event[31]_i_24_n_0\,
      O => \pin2Event[31]_i_28_n_0\
    );
\pin2Event[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[26]\,
      I1 => \pin2Event6_reg_n_0_[26]\,
      I2 => \pin2Event0_reg_n_0_[26]\,
      I3 => \pin2Event[31]_i_25_n_0\,
      O => \pin2Event[31]_i_29_n_0\
    );
\pin2Event[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[29]\,
      I1 => \pin2Event_reg[35]_i_13_n_6\,
      I2 => \pin2Event_reg[35]_i_14_n_6\,
      I3 => \pin2Event[31]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[29]\,
      O => \pin2Event[31]_i_3_n_0\
    );
\pin2Event[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[25]\,
      I1 => \pin2Event6_reg_n_0_[25]\,
      I2 => \pin2Event0_reg_n_0_[25]\,
      I3 => \pin2Event[31]_i_26_n_0\,
      O => \pin2Event[31]_i_30_n_0\
    );
\pin2Event[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[24]\,
      I1 => \pin2Event6_reg_n_0_[24]\,
      I2 => \pin2Event0_reg_n_0_[24]\,
      I3 => \pin2Event[31]_i_27_n_0\,
      O => \pin2Event[31]_i_31_n_0\
    );
\pin2Event[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[28]\,
      I1 => \pin2Event_reg[35]_i_13_n_7\,
      I2 => \pin2Event_reg[35]_i_14_n_7\,
      I3 => \pin2Event[31]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[28]\,
      O => \pin2Event[31]_i_4_n_0\
    );
\pin2Event[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[27]\,
      I1 => \pin2Event_reg[31]_i_13_n_4\,
      I2 => \pin2Event_reg[31]_i_14_n_4\,
      I3 => \pin2Event[31]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[27]\,
      O => \pin2Event[31]_i_5_n_0\
    );
\pin2Event[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[31]_i_2_n_0\,
      I1 => \pin2Event_reg[35]_i_14_n_4\,
      I2 => \pin2Event_reg[35]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[31]\,
      I4 => \pin2Event2_reg_n_0_[31]\,
      I5 => \pin2Event[35]_i_15_n_0\,
      O => \pin2Event[31]_i_6_n_0\
    );
\pin2Event[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[31]_i_3_n_0\,
      I1 => \pin2Event_reg[35]_i_14_n_5\,
      I2 => \pin2Event_reg[35]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[30]\,
      I4 => \pin2Event2_reg_n_0_[30]\,
      I5 => \pin2Event[31]_i_10_n_0\,
      O => \pin2Event[31]_i_7_n_0\
    );
\pin2Event[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[31]_i_4_n_0\,
      I1 => \pin2Event_reg[35]_i_14_n_6\,
      I2 => \pin2Event_reg[35]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[29]\,
      I4 => \pin2Event2_reg_n_0_[29]\,
      I5 => \pin2Event[31]_i_11_n_0\,
      O => \pin2Event[31]_i_8_n_0\
    );
\pin2Event[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[31]_i_5_n_0\,
      I1 => \pin2Event_reg[35]_i_14_n_7\,
      I2 => \pin2Event_reg[35]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[28]\,
      I4 => \pin2Event2_reg_n_0_[28]\,
      I5 => \pin2Event[31]_i_12_n_0\,
      O => \pin2Event[31]_i_9_n_0\
    );
\pin2Event[35]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[39]_i_14_n_6\,
      I1 => \pin2Event_reg[39]_i_13_n_6\,
      I2 => \pin2Event1_reg_n_0_[33]\,
      O => \pin2Event[35]_i_10_n_0\
    );
\pin2Event[35]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[39]_i_13_n_7\,
      I1 => \pin2Event_reg[39]_i_14_n_7\,
      I2 => \pin2Event1_reg_n_0_[32]\,
      O => \pin2Event[35]_i_11_n_0\
    );
\pin2Event[35]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[35]_i_14_n_4\,
      I1 => \pin2Event_reg[35]_i_13_n_4\,
      I2 => \pin2Event1_reg_n_0_[31]\,
      O => \pin2Event[35]_i_12_n_0\
    );
\pin2Event[35]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[35]_i_13_n_5\,
      I1 => \pin2Event_reg[35]_i_14_n_5\,
      I2 => \pin2Event1_reg_n_0_[30]\,
      O => \pin2Event[35]_i_15_n_0\
    );
\pin2Event[35]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[30]\,
      I1 => \pin2Event5_reg_n_0_[30]\,
      I2 => \pin2Event3_reg_n_0_[30]\,
      O => \pin2Event[35]_i_16_n_0\
    );
\pin2Event[35]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[29]\,
      I1 => \pin2Event5_reg_n_0_[29]\,
      I2 => \pin2Event3_reg_n_0_[29]\,
      O => \pin2Event[35]_i_17_n_0\
    );
\pin2Event[35]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[28]\,
      I1 => \pin2Event5_reg_n_0_[28]\,
      I2 => \pin2Event3_reg_n_0_[28]\,
      O => \pin2Event[35]_i_18_n_0\
    );
\pin2Event[35]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[27]\,
      I1 => \pin2Event5_reg_n_0_[27]\,
      I2 => \pin2Event3_reg_n_0_[27]\,
      O => \pin2Event[35]_i_19_n_0\
    );
\pin2Event[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[34]\,
      I1 => \pin2Event_reg[39]_i_13_n_5\,
      I2 => \pin2Event_reg[39]_i_14_n_5\,
      I3 => \pin2Event[35]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[34]\,
      O => \pin2Event[35]_i_2_n_0\
    );
\pin2Event[35]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[31]\,
      I1 => \pin2Event5_reg_n_0_[31]\,
      I2 => \pin2Event3_reg_n_0_[31]\,
      I3 => \pin2Event[35]_i_16_n_0\,
      O => \pin2Event[35]_i_20_n_0\
    );
\pin2Event[35]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[30]\,
      I1 => \pin2Event5_reg_n_0_[30]\,
      I2 => \pin2Event3_reg_n_0_[30]\,
      I3 => \pin2Event[35]_i_17_n_0\,
      O => \pin2Event[35]_i_21_n_0\
    );
\pin2Event[35]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[29]\,
      I1 => \pin2Event5_reg_n_0_[29]\,
      I2 => \pin2Event3_reg_n_0_[29]\,
      I3 => \pin2Event[35]_i_18_n_0\,
      O => \pin2Event[35]_i_22_n_0\
    );
\pin2Event[35]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[28]\,
      I1 => \pin2Event5_reg_n_0_[28]\,
      I2 => \pin2Event3_reg_n_0_[28]\,
      I3 => \pin2Event[35]_i_19_n_0\,
      O => \pin2Event[35]_i_23_n_0\
    );
\pin2Event[35]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[30]\,
      I1 => \pin2Event6_reg_n_0_[30]\,
      I2 => \pin2Event0_reg_n_0_[30]\,
      O => \pin2Event[35]_i_24_n_0\
    );
\pin2Event[35]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[29]\,
      I1 => \pin2Event6_reg_n_0_[29]\,
      I2 => \pin2Event0_reg_n_0_[29]\,
      O => \pin2Event[35]_i_25_n_0\
    );
\pin2Event[35]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[28]\,
      I1 => \pin2Event6_reg_n_0_[28]\,
      I2 => \pin2Event0_reg_n_0_[28]\,
      O => \pin2Event[35]_i_26_n_0\
    );
\pin2Event[35]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[27]\,
      I1 => \pin2Event6_reg_n_0_[27]\,
      I2 => \pin2Event0_reg_n_0_[27]\,
      O => \pin2Event[35]_i_27_n_0\
    );
\pin2Event[35]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[31]\,
      I1 => \pin2Event6_reg_n_0_[31]\,
      I2 => \pin2Event0_reg_n_0_[31]\,
      I3 => \pin2Event[35]_i_24_n_0\,
      O => \pin2Event[35]_i_28_n_0\
    );
\pin2Event[35]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[30]\,
      I1 => \pin2Event6_reg_n_0_[30]\,
      I2 => \pin2Event0_reg_n_0_[30]\,
      I3 => \pin2Event[35]_i_25_n_0\,
      O => \pin2Event[35]_i_29_n_0\
    );
\pin2Event[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[33]\,
      I1 => \pin2Event_reg[39]_i_13_n_6\,
      I2 => \pin2Event_reg[39]_i_14_n_6\,
      I3 => \pin2Event[35]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[33]\,
      O => \pin2Event[35]_i_3_n_0\
    );
\pin2Event[35]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[29]\,
      I1 => \pin2Event6_reg_n_0_[29]\,
      I2 => \pin2Event0_reg_n_0_[29]\,
      I3 => \pin2Event[35]_i_26_n_0\,
      O => \pin2Event[35]_i_30_n_0\
    );
\pin2Event[35]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[28]\,
      I1 => \pin2Event6_reg_n_0_[28]\,
      I2 => \pin2Event0_reg_n_0_[28]\,
      I3 => \pin2Event[35]_i_27_n_0\,
      O => \pin2Event[35]_i_31_n_0\
    );
\pin2Event[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[32]\,
      I1 => \pin2Event_reg[39]_i_13_n_7\,
      I2 => \pin2Event_reg[39]_i_14_n_7\,
      I3 => \pin2Event[35]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[32]\,
      O => \pin2Event[35]_i_4_n_0\
    );
\pin2Event[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[31]\,
      I1 => \pin2Event_reg[35]_i_13_n_4\,
      I2 => \pin2Event_reg[35]_i_14_n_4\,
      I3 => \pin2Event[35]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[31]\,
      O => \pin2Event[35]_i_5_n_0\
    );
\pin2Event[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[35]_i_2_n_0\,
      I1 => \pin2Event_reg[39]_i_14_n_4\,
      I2 => \pin2Event_reg[39]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[35]\,
      I4 => \pin2Event2_reg_n_0_[35]\,
      I5 => \pin2Event[39]_i_15_n_0\,
      O => \pin2Event[35]_i_6_n_0\
    );
\pin2Event[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[35]_i_3_n_0\,
      I1 => \pin2Event_reg[39]_i_14_n_5\,
      I2 => \pin2Event_reg[39]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[34]\,
      I4 => \pin2Event2_reg_n_0_[34]\,
      I5 => \pin2Event[35]_i_10_n_0\,
      O => \pin2Event[35]_i_7_n_0\
    );
\pin2Event[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[35]_i_4_n_0\,
      I1 => \pin2Event_reg[39]_i_14_n_6\,
      I2 => \pin2Event_reg[39]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[33]\,
      I4 => \pin2Event2_reg_n_0_[33]\,
      I5 => \pin2Event[35]_i_11_n_0\,
      O => \pin2Event[35]_i_8_n_0\
    );
\pin2Event[35]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[35]_i_5_n_0\,
      I1 => \pin2Event_reg[39]_i_14_n_7\,
      I2 => \pin2Event_reg[39]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[32]\,
      I4 => \pin2Event2_reg_n_0_[32]\,
      I5 => \pin2Event[35]_i_12_n_0\,
      O => \pin2Event[35]_i_9_n_0\
    );
\pin2Event[39]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[43]_i_13_n_6\,
      I1 => \pin2Event_reg[43]_i_14_n_6\,
      I2 => \pin2Event1_reg_n_0_[37]\,
      O => \pin2Event[39]_i_10_n_0\
    );
\pin2Event[39]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[43]_i_13_n_7\,
      I1 => \pin2Event_reg[43]_i_14_n_7\,
      I2 => \pin2Event1_reg_n_0_[36]\,
      O => \pin2Event[39]_i_11_n_0\
    );
\pin2Event[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[39]_i_13_n_4\,
      I1 => \pin2Event_reg[39]_i_14_n_4\,
      I2 => \pin2Event1_reg_n_0_[35]\,
      O => \pin2Event[39]_i_12_n_0\
    );
\pin2Event[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[39]_i_13_n_5\,
      I1 => \pin2Event_reg[39]_i_14_n_5\,
      I2 => \pin2Event1_reg_n_0_[34]\,
      O => \pin2Event[39]_i_15_n_0\
    );
\pin2Event[39]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[34]\,
      I1 => \pin2Event5_reg_n_0_[34]\,
      I2 => \pin2Event3_reg_n_0_[34]\,
      O => \pin2Event[39]_i_16_n_0\
    );
\pin2Event[39]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[33]\,
      I1 => \pin2Event5_reg_n_0_[33]\,
      I2 => \pin2Event3_reg_n_0_[33]\,
      O => \pin2Event[39]_i_17_n_0\
    );
\pin2Event[39]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[32]\,
      I1 => \pin2Event5_reg_n_0_[32]\,
      I2 => \pin2Event3_reg_n_0_[32]\,
      O => \pin2Event[39]_i_18_n_0\
    );
\pin2Event[39]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[31]\,
      I1 => \pin2Event5_reg_n_0_[31]\,
      I2 => \pin2Event3_reg_n_0_[31]\,
      O => \pin2Event[39]_i_19_n_0\
    );
\pin2Event[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[38]\,
      I1 => \pin2Event_reg[43]_i_13_n_5\,
      I2 => \pin2Event_reg[43]_i_14_n_5\,
      I3 => \pin2Event[39]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[38]\,
      O => \pin2Event[39]_i_2_n_0\
    );
\pin2Event[39]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[35]\,
      I1 => \pin2Event5_reg_n_0_[35]\,
      I2 => \pin2Event3_reg_n_0_[35]\,
      I3 => \pin2Event[39]_i_16_n_0\,
      O => \pin2Event[39]_i_20_n_0\
    );
\pin2Event[39]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[34]\,
      I1 => \pin2Event5_reg_n_0_[34]\,
      I2 => \pin2Event3_reg_n_0_[34]\,
      I3 => \pin2Event[39]_i_17_n_0\,
      O => \pin2Event[39]_i_21_n_0\
    );
\pin2Event[39]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[33]\,
      I1 => \pin2Event5_reg_n_0_[33]\,
      I2 => \pin2Event3_reg_n_0_[33]\,
      I3 => \pin2Event[39]_i_18_n_0\,
      O => \pin2Event[39]_i_22_n_0\
    );
\pin2Event[39]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[32]\,
      I1 => \pin2Event5_reg_n_0_[32]\,
      I2 => \pin2Event3_reg_n_0_[32]\,
      I3 => \pin2Event[39]_i_19_n_0\,
      O => \pin2Event[39]_i_23_n_0\
    );
\pin2Event[39]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[34]\,
      I1 => \pin2Event6_reg_n_0_[34]\,
      I2 => \pin2Event0_reg_n_0_[34]\,
      O => \pin2Event[39]_i_24_n_0\
    );
\pin2Event[39]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[33]\,
      I1 => \pin2Event6_reg_n_0_[33]\,
      I2 => \pin2Event0_reg_n_0_[33]\,
      O => \pin2Event[39]_i_25_n_0\
    );
\pin2Event[39]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[32]\,
      I1 => \pin2Event6_reg_n_0_[32]\,
      I2 => \pin2Event0_reg_n_0_[32]\,
      O => \pin2Event[39]_i_26_n_0\
    );
\pin2Event[39]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[31]\,
      I1 => \pin2Event6_reg_n_0_[31]\,
      I2 => \pin2Event0_reg_n_0_[31]\,
      O => \pin2Event[39]_i_27_n_0\
    );
\pin2Event[39]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[35]\,
      I1 => \pin2Event6_reg_n_0_[35]\,
      I2 => \pin2Event0_reg_n_0_[35]\,
      I3 => \pin2Event[39]_i_24_n_0\,
      O => \pin2Event[39]_i_28_n_0\
    );
\pin2Event[39]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[34]\,
      I1 => \pin2Event6_reg_n_0_[34]\,
      I2 => \pin2Event0_reg_n_0_[34]\,
      I3 => \pin2Event[39]_i_25_n_0\,
      O => \pin2Event[39]_i_29_n_0\
    );
\pin2Event[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[37]\,
      I1 => \pin2Event_reg[43]_i_13_n_6\,
      I2 => \pin2Event_reg[43]_i_14_n_6\,
      I3 => \pin2Event[39]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[37]\,
      O => \pin2Event[39]_i_3_n_0\
    );
\pin2Event[39]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[33]\,
      I1 => \pin2Event6_reg_n_0_[33]\,
      I2 => \pin2Event0_reg_n_0_[33]\,
      I3 => \pin2Event[39]_i_26_n_0\,
      O => \pin2Event[39]_i_30_n_0\
    );
\pin2Event[39]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[32]\,
      I1 => \pin2Event6_reg_n_0_[32]\,
      I2 => \pin2Event0_reg_n_0_[32]\,
      I3 => \pin2Event[39]_i_27_n_0\,
      O => \pin2Event[39]_i_31_n_0\
    );
\pin2Event[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[36]\,
      I1 => \pin2Event_reg[43]_i_13_n_7\,
      I2 => \pin2Event_reg[43]_i_14_n_7\,
      I3 => \pin2Event[39]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[36]\,
      O => \pin2Event[39]_i_4_n_0\
    );
\pin2Event[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[35]\,
      I1 => \pin2Event_reg[39]_i_13_n_4\,
      I2 => \pin2Event_reg[39]_i_14_n_4\,
      I3 => \pin2Event[39]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[35]\,
      O => \pin2Event[39]_i_5_n_0\
    );
\pin2Event[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[39]_i_2_n_0\,
      I1 => \pin2Event_reg[43]_i_14_n_4\,
      I2 => \pin2Event_reg[43]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[39]\,
      I4 => \pin2Event2_reg_n_0_[39]\,
      I5 => \pin2Event[43]_i_15_n_0\,
      O => \pin2Event[39]_i_6_n_0\
    );
\pin2Event[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[39]_i_3_n_0\,
      I1 => \pin2Event_reg[43]_i_14_n_5\,
      I2 => \pin2Event_reg[43]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[38]\,
      I4 => \pin2Event2_reg_n_0_[38]\,
      I5 => \pin2Event[39]_i_10_n_0\,
      O => \pin2Event[39]_i_7_n_0\
    );
\pin2Event[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[39]_i_4_n_0\,
      I1 => \pin2Event_reg[43]_i_14_n_6\,
      I2 => \pin2Event_reg[43]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[37]\,
      I4 => \pin2Event2_reg_n_0_[37]\,
      I5 => \pin2Event[39]_i_11_n_0\,
      O => \pin2Event[39]_i_8_n_0\
    );
\pin2Event[39]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[39]_i_5_n_0\,
      I1 => \pin2Event_reg[43]_i_14_n_7\,
      I2 => \pin2Event_reg[43]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[36]\,
      I4 => \pin2Event2_reg_n_0_[36]\,
      I5 => \pin2Event[39]_i_12_n_0\,
      O => \pin2Event[39]_i_9_n_0\
    );
\pin2Event[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[2]\,
      I1 => \pin2Event_reg[7]_i_13_n_5\,
      I2 => \pin2Event_reg[7]_i_14_n_5\,
      O => \pin2Event[3]_i_10_n_0\
    );
\pin2Event[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[2]\,
      I1 => \pin2Event_reg[7]_i_13_n_5\,
      I2 => \pin2Event_reg[7]_i_14_n_5\,
      I3 => \pin2Event[3]_i_9_n_0\,
      I4 => \pin2Event2_reg_n_0_[2]\,
      O => \pin2Event[3]_i_2_n_0\
    );
\pin2Event[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \pin2Event[3]_i_9_n_0\,
      I1 => \pin2Event2_reg_n_0_[2]\,
      I2 => \pin2Event1_reg_n_0_[2]\,
      I3 => \pin2Event_reg[7]_i_13_n_5\,
      I4 => \pin2Event_reg[7]_i_14_n_5\,
      O => \pin2Event[3]_i_3_n_0\
    );
\pin2Event[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event_reg[7]_i_14_n_6\,
      I1 => \pin2Event_reg[7]_i_13_n_6\,
      I2 => \pin2Event1_reg_n_0_[1]\,
      I3 => \pin2Event2_reg_n_0_[1]\,
      O => \pin2Event[3]_i_4_n_0\
    );
\pin2Event[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[3]_i_2_n_0\,
      I1 => \pin2Event_reg[7]_i_14_n_4\,
      I2 => \pin2Event_reg[7]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[3]\,
      I4 => \pin2Event2_reg_n_0_[3]\,
      I5 => \pin2Event[7]_i_15_n_0\,
      O => \pin2Event[3]_i_5_n_0\
    );
\pin2Event[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \pin2Event[3]_i_10_n_0\,
      I1 => \pin2Event2_reg_n_0_[2]\,
      I2 => \pin2Event1_reg_n_0_[1]\,
      I3 => \pin2Event_reg[7]_i_13_n_6\,
      I4 => \pin2Event_reg[7]_i_14_n_6\,
      I5 => \pin2Event2_reg_n_0_[1]\,
      O => \pin2Event[3]_i_6_n_0\
    );
\pin2Event[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \pin2Event[3]_i_4_n_0\,
      I1 => \pin2Event_reg[7]_i_14_n_7\,
      I2 => \pin2Event_reg[7]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[0]\,
      O => \pin2Event[3]_i_7_n_0\
    );
\pin2Event[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event_reg[7]_i_14_n_7\,
      I1 => \pin2Event_reg[7]_i_13_n_7\,
      I2 => \pin2Event1_reg_n_0_[0]\,
      I3 => \pin2Event2_reg_n_0_[0]\,
      O => \pin2Event[3]_i_8_n_0\
    );
\pin2Event[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[1]\,
      I1 => \pin2Event_reg[7]_i_13_n_6\,
      I2 => \pin2Event_reg[7]_i_14_n_6\,
      O => \pin2Event[3]_i_9_n_0\
    );
\pin2Event[43]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[47]_i_14_n_6\,
      I1 => \pin2Event1_reg_n_0_[41]\,
      I2 => \pin2Event_reg[47]_i_15_n_6\,
      O => \pin2Event[43]_i_10_n_0\
    );
\pin2Event[43]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[47]_i_14_n_7\,
      I1 => \pin2Event_reg[47]_i_15_n_7\,
      I2 => \pin2Event1_reg_n_0_[40]\,
      O => \pin2Event[43]_i_11_n_0\
    );
\pin2Event[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[43]_i_13_n_4\,
      I1 => \pin2Event1_reg_n_0_[39]\,
      I2 => \pin2Event_reg[43]_i_14_n_4\,
      O => \pin2Event[43]_i_12_n_0\
    );
\pin2Event[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[43]_i_13_n_5\,
      I1 => \pin2Event_reg[43]_i_14_n_5\,
      I2 => \pin2Event1_reg_n_0_[38]\,
      O => \pin2Event[43]_i_15_n_0\
    );
\pin2Event[43]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[38]\,
      I1 => \pin2Event5_reg_n_0_[38]\,
      I2 => \pin2Event3_reg_n_0_[38]\,
      O => \pin2Event[43]_i_16_n_0\
    );
\pin2Event[43]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[37]\,
      I1 => \pin2Event5_reg_n_0_[37]\,
      I2 => \pin2Event3_reg_n_0_[37]\,
      O => \pin2Event[43]_i_17_n_0\
    );
\pin2Event[43]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[36]\,
      I1 => \pin2Event5_reg_n_0_[36]\,
      I2 => \pin2Event3_reg_n_0_[36]\,
      O => \pin2Event[43]_i_18_n_0\
    );
\pin2Event[43]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[35]\,
      I1 => \pin2Event5_reg_n_0_[35]\,
      I2 => \pin2Event3_reg_n_0_[35]\,
      O => \pin2Event[43]_i_19_n_0\
    );
\pin2Event[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[42]\,
      I1 => \pin2Event_reg[47]_i_14_n_5\,
      I2 => \pin2Event_reg[47]_i_15_n_5\,
      I3 => \pin2Event[43]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[42]\,
      O => \pin2Event[43]_i_2_n_0\
    );
\pin2Event[43]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[39]\,
      I1 => \pin2Event5_reg_n_0_[39]\,
      I2 => \pin2Event3_reg_n_0_[39]\,
      I3 => \pin2Event[43]_i_16_n_0\,
      O => \pin2Event[43]_i_20_n_0\
    );
\pin2Event[43]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[38]\,
      I1 => \pin2Event5_reg_n_0_[38]\,
      I2 => \pin2Event3_reg_n_0_[38]\,
      I3 => \pin2Event[43]_i_17_n_0\,
      O => \pin2Event[43]_i_21_n_0\
    );
\pin2Event[43]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[37]\,
      I1 => \pin2Event5_reg_n_0_[37]\,
      I2 => \pin2Event3_reg_n_0_[37]\,
      I3 => \pin2Event[43]_i_18_n_0\,
      O => \pin2Event[43]_i_22_n_0\
    );
\pin2Event[43]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[36]\,
      I1 => \pin2Event5_reg_n_0_[36]\,
      I2 => \pin2Event3_reg_n_0_[36]\,
      I3 => \pin2Event[43]_i_19_n_0\,
      O => \pin2Event[43]_i_23_n_0\
    );
\pin2Event[43]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[38]\,
      I1 => \pin2Event6_reg_n_0_[38]\,
      I2 => \pin2Event0_reg_n_0_[38]\,
      O => \pin2Event[43]_i_24_n_0\
    );
\pin2Event[43]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[37]\,
      I1 => \pin2Event6_reg_n_0_[37]\,
      I2 => \pin2Event0_reg_n_0_[37]\,
      O => \pin2Event[43]_i_25_n_0\
    );
\pin2Event[43]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[36]\,
      I1 => \pin2Event6_reg_n_0_[36]\,
      I2 => \pin2Event0_reg_n_0_[36]\,
      O => \pin2Event[43]_i_26_n_0\
    );
\pin2Event[43]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[35]\,
      I1 => \pin2Event6_reg_n_0_[35]\,
      I2 => \pin2Event0_reg_n_0_[35]\,
      O => \pin2Event[43]_i_27_n_0\
    );
\pin2Event[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[39]\,
      I1 => \pin2Event6_reg_n_0_[39]\,
      I2 => \pin2Event0_reg_n_0_[39]\,
      I3 => \pin2Event[43]_i_24_n_0\,
      O => \pin2Event[43]_i_28_n_0\
    );
\pin2Event[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[38]\,
      I1 => \pin2Event6_reg_n_0_[38]\,
      I2 => \pin2Event0_reg_n_0_[38]\,
      I3 => \pin2Event[43]_i_25_n_0\,
      O => \pin2Event[43]_i_29_n_0\
    );
\pin2Event[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[41]\,
      I1 => \pin2Event_reg[47]_i_14_n_6\,
      I2 => \pin2Event_reg[47]_i_15_n_6\,
      I3 => \pin2Event[43]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[41]\,
      O => \pin2Event[43]_i_3_n_0\
    );
\pin2Event[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[37]\,
      I1 => \pin2Event6_reg_n_0_[37]\,
      I2 => \pin2Event0_reg_n_0_[37]\,
      I3 => \pin2Event[43]_i_26_n_0\,
      O => \pin2Event[43]_i_30_n_0\
    );
\pin2Event[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[36]\,
      I1 => \pin2Event6_reg_n_0_[36]\,
      I2 => \pin2Event0_reg_n_0_[36]\,
      I3 => \pin2Event[43]_i_27_n_0\,
      O => \pin2Event[43]_i_31_n_0\
    );
\pin2Event[43]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[40]\,
      I1 => \pin2Event_reg[47]_i_14_n_7\,
      I2 => \pin2Event_reg[47]_i_15_n_7\,
      I3 => \pin2Event[43]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[40]\,
      O => \pin2Event[43]_i_4_n_0\
    );
\pin2Event[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[39]\,
      I1 => \pin2Event_reg[43]_i_13_n_4\,
      I2 => \pin2Event_reg[43]_i_14_n_4\,
      I3 => \pin2Event[43]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[39]\,
      O => \pin2Event[43]_i_5_n_0\
    );
\pin2Event[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[43]_i_2_n_0\,
      I1 => \pin2Event_reg[47]_i_15_n_4\,
      I2 => \pin2Event_reg[47]_i_14_n_4\,
      I3 => \pin2Event1_reg_n_0_[43]\,
      I4 => \pin2Event2_reg_n_0_[43]\,
      I5 => \pin2Event[47]_i_16_n_0\,
      O => \pin2Event[43]_i_6_n_0\
    );
\pin2Event[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[43]_i_3_n_0\,
      I1 => \pin2Event_reg[47]_i_15_n_5\,
      I2 => \pin2Event_reg[47]_i_14_n_5\,
      I3 => \pin2Event1_reg_n_0_[42]\,
      I4 => \pin2Event2_reg_n_0_[42]\,
      I5 => \pin2Event[43]_i_10_n_0\,
      O => \pin2Event[43]_i_7_n_0\
    );
\pin2Event[43]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[43]_i_4_n_0\,
      I1 => \pin2Event_reg[47]_i_15_n_6\,
      I2 => \pin2Event_reg[47]_i_14_n_6\,
      I3 => \pin2Event1_reg_n_0_[41]\,
      I4 => \pin2Event2_reg_n_0_[41]\,
      I5 => \pin2Event[43]_i_11_n_0\,
      O => \pin2Event[43]_i_8_n_0\
    );
\pin2Event[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[43]_i_5_n_0\,
      I1 => \pin2Event_reg[47]_i_15_n_7\,
      I2 => \pin2Event_reg[47]_i_14_n_7\,
      I3 => \pin2Event1_reg_n_0_[40]\,
      I4 => \pin2Event2_reg_n_0_[40]\,
      I5 => \pin2Event[43]_i_12_n_0\,
      O => \pin2Event[43]_i_9_n_0\
    );
\pin2Event[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[47]_i_10_n_7\,
      I1 => \pin2Event1_reg_n_0_[44]\,
      I2 => \pin2Event_reg[47]_i_11_n_7\,
      O => \pin2Event[47]_i_12_n_0\
    );
\pin2Event[47]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[47]_i_14_n_4\,
      I1 => \pin2Event1_reg_n_0_[43]\,
      I2 => \pin2Event_reg[47]_i_15_n_4\,
      O => \pin2Event[47]_i_13_n_0\
    );
\pin2Event[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[47]_i_15_n_5\,
      I1 => \pin2Event1_reg_n_0_[42]\,
      I2 => \pin2Event_reg[47]_i_14_n_5\,
      O => \pin2Event[47]_i_16_n_0\
    );
\pin2Event[47]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event_reg[47]_i_10_n_6\,
      I1 => \pin2Event1_reg_n_0_[45]\,
      I2 => \pin2Event_reg[47]_i_11_n_6\,
      O => \pin2Event[47]_i_17_n_0\
    );
\pin2Event[47]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event_reg[47]_i_11_n_4\,
      I1 => \pin2Event_reg[47]_i_10_n_4\,
      I2 => \pin2Event1_reg_n_0_[47]\,
      I3 => \pin2Event2_reg_n_0_[47]\,
      O => \pin2Event[47]_i_18_n_0\
    );
\pin2Event[47]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event3_reg_n_0_[45]\,
      I1 => \pin2Event4_reg_n_0_[45]\,
      I2 => \pin2Event5_reg_n_0_[45]\,
      O => \pin2Event[47]_i_19_n_0\
    );
\pin2Event[47]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event3_reg_n_0_[44]\,
      I1 => \pin2Event4_reg_n_0_[44]\,
      I2 => \pin2Event5_reg_n_0_[44]\,
      O => \pin2Event[47]_i_20_n_0\
    );
\pin2Event[47]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event3_reg_n_0_[43]\,
      I1 => \pin2Event4_reg_n_0_[43]\,
      I2 => \pin2Event5_reg_n_0_[43]\,
      O => \pin2Event[47]_i_21_n_0\
    );
\pin2Event[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin2Event5_reg_n_0_[46]\,
      I1 => \pin2Event4_reg_n_0_[46]\,
      I2 => \pin2Event3_reg_n_0_[46]\,
      I3 => \pin2Event4_reg_n_0_[47]\,
      I4 => \pin2Event3_reg_n_0_[47]\,
      I5 => \pin2Event5_reg_n_0_[47]\,
      O => \pin2Event[47]_i_22_n_0\
    );
\pin2Event[47]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event[47]_i_19_n_0\,
      I1 => \pin2Event4_reg_n_0_[46]\,
      I2 => \pin2Event3_reg_n_0_[46]\,
      I3 => \pin2Event5_reg_n_0_[46]\,
      O => \pin2Event[47]_i_23_n_0\
    );
\pin2Event[47]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event3_reg_n_0_[45]\,
      I1 => \pin2Event4_reg_n_0_[45]\,
      I2 => \pin2Event5_reg_n_0_[45]\,
      I3 => \pin2Event[47]_i_20_n_0\,
      O => \pin2Event[47]_i_24_n_0\
    );
\pin2Event[47]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event3_reg_n_0_[44]\,
      I1 => \pin2Event4_reg_n_0_[44]\,
      I2 => \pin2Event5_reg_n_0_[44]\,
      I3 => \pin2Event[47]_i_21_n_0\,
      O => \pin2Event[47]_i_25_n_0\
    );
\pin2Event[47]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event0_reg_n_0_[45]\,
      I1 => \pin2Event7_reg_n_0_[45]\,
      I2 => \pin2Event6_reg_n_0_[45]\,
      O => \pin2Event[47]_i_26_n_0\
    );
\pin2Event[47]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[44]\,
      I1 => \pin2Event6_reg_n_0_[44]\,
      I2 => \pin2Event0_reg_n_0_[44]\,
      O => \pin2Event[47]_i_27_n_0\
    );
\pin2Event[47]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[43]\,
      I1 => \pin2Event6_reg_n_0_[43]\,
      I2 => \pin2Event0_reg_n_0_[43]\,
      O => \pin2Event[47]_i_28_n_0\
    );
\pin2Event[47]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin2Event0_reg_n_0_[46]\,
      I1 => \pin2Event7_reg_n_0_[46]\,
      I2 => \pin2Event6_reg_n_0_[46]\,
      I3 => \pin2Event7_reg_n_0_[47]\,
      I4 => \pin2Event6_reg_n_0_[47]\,
      I5 => \pin2Event0_reg_n_0_[47]\,
      O => \pin2Event[47]_i_29_n_0\
    );
\pin2Event[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[45]\,
      I1 => \pin2Event_reg[47]_i_10_n_6\,
      I2 => \pin2Event_reg[47]_i_11_n_6\,
      I3 => \pin2Event[47]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[45]\,
      O => \pin2Event[47]_i_3_n_0\
    );
\pin2Event[47]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event[47]_i_26_n_0\,
      I1 => \pin2Event7_reg_n_0_[46]\,
      I2 => \pin2Event6_reg_n_0_[46]\,
      I3 => \pin2Event0_reg_n_0_[46]\,
      O => \pin2Event[47]_i_30_n_0\
    );
\pin2Event[47]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event0_reg_n_0_[45]\,
      I1 => \pin2Event7_reg_n_0_[45]\,
      I2 => \pin2Event6_reg_n_0_[45]\,
      I3 => \pin2Event[47]_i_27_n_0\,
      O => \pin2Event[47]_i_31_n_0\
    );
\pin2Event[47]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[44]\,
      I1 => \pin2Event6_reg_n_0_[44]\,
      I2 => \pin2Event0_reg_n_0_[44]\,
      I3 => \pin2Event[47]_i_28_n_0\,
      O => \pin2Event[47]_i_32_n_0\
    );
\pin2Event[47]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event5_reg_n_0_[42]\,
      I1 => \pin2Event3_reg_n_0_[42]\,
      I2 => \pin2Event4_reg_n_0_[42]\,
      O => \pin2Event[47]_i_33_n_0\
    );
\pin2Event[47]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[41]\,
      I1 => \pin2Event5_reg_n_0_[41]\,
      I2 => \pin2Event3_reg_n_0_[41]\,
      O => \pin2Event[47]_i_34_n_0\
    );
\pin2Event[47]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[40]\,
      I1 => \pin2Event5_reg_n_0_[40]\,
      I2 => \pin2Event3_reg_n_0_[40]\,
      O => \pin2Event[47]_i_35_n_0\
    );
\pin2Event[47]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[39]\,
      I1 => \pin2Event5_reg_n_0_[39]\,
      I2 => \pin2Event3_reg_n_0_[39]\,
      O => \pin2Event[47]_i_36_n_0\
    );
\pin2Event[47]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event3_reg_n_0_[43]\,
      I1 => \pin2Event4_reg_n_0_[43]\,
      I2 => \pin2Event5_reg_n_0_[43]\,
      I3 => \pin2Event[47]_i_33_n_0\,
      O => \pin2Event[47]_i_37_n_0\
    );
\pin2Event[47]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event5_reg_n_0_[42]\,
      I1 => \pin2Event3_reg_n_0_[42]\,
      I2 => \pin2Event4_reg_n_0_[42]\,
      I3 => \pin2Event[47]_i_34_n_0\,
      O => \pin2Event[47]_i_38_n_0\
    );
\pin2Event[47]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[41]\,
      I1 => \pin2Event5_reg_n_0_[41]\,
      I2 => \pin2Event3_reg_n_0_[41]\,
      I3 => \pin2Event[47]_i_35_n_0\,
      O => \pin2Event[47]_i_39_n_0\
    );
\pin2Event[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[44]\,
      I1 => \pin2Event_reg[47]_i_10_n_7\,
      I2 => \pin2Event_reg[47]_i_11_n_7\,
      I3 => \pin2Event[47]_i_13_n_0\,
      I4 => \pin2Event2_reg_n_0_[44]\,
      O => \pin2Event[47]_i_4_n_0\
    );
\pin2Event[47]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[40]\,
      I1 => \pin2Event5_reg_n_0_[40]\,
      I2 => \pin2Event3_reg_n_0_[40]\,
      I3 => \pin2Event[47]_i_36_n_0\,
      O => \pin2Event[47]_i_40_n_0\
    );
\pin2Event[47]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[42]\,
      I1 => \pin2Event6_reg_n_0_[42]\,
      I2 => \pin2Event0_reg_n_0_[42]\,
      O => \pin2Event[47]_i_41_n_0\
    );
\pin2Event[47]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[41]\,
      I1 => \pin2Event6_reg_n_0_[41]\,
      I2 => \pin2Event0_reg_n_0_[41]\,
      O => \pin2Event[47]_i_42_n_0\
    );
\pin2Event[47]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[40]\,
      I1 => \pin2Event6_reg_n_0_[40]\,
      I2 => \pin2Event0_reg_n_0_[40]\,
      O => \pin2Event[47]_i_43_n_0\
    );
\pin2Event[47]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[39]\,
      I1 => \pin2Event6_reg_n_0_[39]\,
      I2 => \pin2Event0_reg_n_0_[39]\,
      O => \pin2Event[47]_i_44_n_0\
    );
\pin2Event[47]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[43]\,
      I1 => \pin2Event6_reg_n_0_[43]\,
      I2 => \pin2Event0_reg_n_0_[43]\,
      I3 => \pin2Event[47]_i_41_n_0\,
      O => \pin2Event[47]_i_45_n_0\
    );
\pin2Event[47]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[42]\,
      I1 => \pin2Event6_reg_n_0_[42]\,
      I2 => \pin2Event0_reg_n_0_[42]\,
      I3 => \pin2Event[47]_i_42_n_0\,
      O => \pin2Event[47]_i_46_n_0\
    );
\pin2Event[47]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[41]\,
      I1 => \pin2Event6_reg_n_0_[41]\,
      I2 => \pin2Event0_reg_n_0_[41]\,
      I3 => \pin2Event[47]_i_43_n_0\,
      O => \pin2Event[47]_i_47_n_0\
    );
\pin2Event[47]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[40]\,
      I1 => \pin2Event6_reg_n_0_[40]\,
      I2 => \pin2Event0_reg_n_0_[40]\,
      I3 => \pin2Event[47]_i_44_n_0\,
      O => \pin2Event[47]_i_48_n_0\
    );
\pin2Event[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[43]\,
      I1 => \pin2Event_reg[47]_i_14_n_4\,
      I2 => \pin2Event_reg[47]_i_15_n_4\,
      I3 => \pin2Event[47]_i_16_n_0\,
      I4 => \pin2Event2_reg_n_0_[43]\,
      O => \pin2Event[47]_i_5_n_0\
    );
\pin2Event[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \pin2Event2_reg_n_0_[46]\,
      I1 => \pin2Event[47]_i_17_n_0\,
      I2 => \pin2Event[47]_i_18_n_0\,
      I3 => \pin2Event_reg[47]_i_10_n_5\,
      I4 => \pin2Event1_reg_n_0_[46]\,
      I5 => \pin2Event_reg[47]_i_11_n_5\,
      O => \pin2Event[47]_i_6_n_0\
    );
\pin2Event[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[47]_i_3_n_0\,
      I1 => \pin2Event_reg[47]_i_11_n_5\,
      I2 => \pin2Event_reg[47]_i_10_n_5\,
      I3 => \pin2Event1_reg_n_0_[46]\,
      I4 => \pin2Event2_reg_n_0_[46]\,
      I5 => \pin2Event[47]_i_17_n_0\,
      O => \pin2Event[47]_i_7_n_0\
    );
\pin2Event[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[47]_i_4_n_0\,
      I1 => \pin2Event_reg[47]_i_11_n_6\,
      I2 => \pin2Event_reg[47]_i_10_n_6\,
      I3 => \pin2Event1_reg_n_0_[45]\,
      I4 => \pin2Event2_reg_n_0_[45]\,
      I5 => \pin2Event[47]_i_12_n_0\,
      O => \pin2Event[47]_i_8_n_0\
    );
\pin2Event[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[47]_i_5_n_0\,
      I1 => \pin2Event_reg[47]_i_11_n_7\,
      I2 => \pin2Event_reg[47]_i_10_n_7\,
      I3 => \pin2Event1_reg_n_0_[44]\,
      I4 => \pin2Event2_reg_n_0_[44]\,
      I5 => \pin2Event[47]_i_13_n_0\,
      O => \pin2Event[47]_i_9_n_0\
    );
\pin2Event[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[5]\,
      I1 => \pin2Event_reg[11]_i_13_n_6\,
      I2 => \pin2Event_reg[11]_i_14_n_6\,
      O => \pin2Event[7]_i_10_n_0\
    );
\pin2Event[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[4]\,
      I1 => \pin2Event_reg[11]_i_14_n_7\,
      I2 => \pin2Event_reg[11]_i_13_n_7\,
      O => \pin2Event[7]_i_11_n_0\
    );
\pin2Event[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[3]\,
      I1 => \pin2Event_reg[7]_i_13_n_4\,
      I2 => \pin2Event_reg[7]_i_14_n_4\,
      O => \pin2Event[7]_i_12_n_0\
    );
\pin2Event[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[2]\,
      I1 => \pin2Event_reg[7]_i_14_n_5\,
      I2 => \pin2Event_reg[7]_i_13_n_5\,
      O => \pin2Event[7]_i_15_n_0\
    );
\pin2Event[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[2]\,
      I1 => \pin2Event5_reg_n_0_[2]\,
      I2 => \pin2Event3_reg_n_0_[2]\,
      O => \pin2Event[7]_i_16_n_0\
    );
\pin2Event[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[1]\,
      I1 => \pin2Event5_reg_n_0_[1]\,
      I2 => \pin2Event3_reg_n_0_[1]\,
      O => \pin2Event[7]_i_17_n_0\
    );
\pin2Event[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[0]\,
      I1 => \pin2Event5_reg_n_0_[0]\,
      I2 => \pin2Event3_reg_n_0_[0]\,
      O => \pin2Event[7]_i_18_n_0\
    );
\pin2Event[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[3]\,
      I1 => \pin2Event5_reg_n_0_[3]\,
      I2 => \pin2Event3_reg_n_0_[3]\,
      I3 => \pin2Event[7]_i_16_n_0\,
      O => \pin2Event[7]_i_19_n_0\
    );
\pin2Event[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[6]\,
      I1 => \pin2Event_reg[11]_i_13_n_5\,
      I2 => \pin2Event_reg[11]_i_14_n_5\,
      I3 => \pin2Event[7]_i_10_n_0\,
      I4 => \pin2Event2_reg_n_0_[6]\,
      O => \pin2Event[7]_i_2_n_0\
    );
\pin2Event[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[2]\,
      I1 => \pin2Event5_reg_n_0_[2]\,
      I2 => \pin2Event3_reg_n_0_[2]\,
      I3 => \pin2Event[7]_i_17_n_0\,
      O => \pin2Event[7]_i_20_n_0\
    );
\pin2Event[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[1]\,
      I1 => \pin2Event5_reg_n_0_[1]\,
      I2 => \pin2Event3_reg_n_0_[1]\,
      I3 => \pin2Event[7]_i_18_n_0\,
      O => \pin2Event[7]_i_21_n_0\
    );
\pin2Event[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin2Event4_reg_n_0_[0]\,
      I1 => \pin2Event5_reg_n_0_[0]\,
      I2 => \pin2Event3_reg_n_0_[0]\,
      O => \pin2Event[7]_i_22_n_0\
    );
\pin2Event[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[2]\,
      I1 => \pin2Event0_reg_n_0_[2]\,
      I2 => \pin2Event6_reg_n_0_[2]\,
      O => \pin2Event[7]_i_23_n_0\
    );
\pin2Event[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[1]\,
      I1 => \pin2Event0_reg_n_0_[1]\,
      I2 => \pin2Event6_reg_n_0_[1]\,
      O => \pin2Event[7]_i_24_n_0\
    );
\pin2Event[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[0]\,
      I1 => \pin2Event0_reg_n_0_[0]\,
      I2 => \pin2Event6_reg_n_0_[0]\,
      O => \pin2Event[7]_i_25_n_0\
    );
\pin2Event[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[3]\,
      I1 => \pin2Event6_reg_n_0_[3]\,
      I2 => \pin2Event0_reg_n_0_[3]\,
      I3 => \pin2Event[7]_i_23_n_0\,
      O => \pin2Event[7]_i_26_n_0\
    );
\pin2Event[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[2]\,
      I1 => \pin2Event0_reg_n_0_[2]\,
      I2 => \pin2Event6_reg_n_0_[2]\,
      I3 => \pin2Event[7]_i_24_n_0\,
      O => \pin2Event[7]_i_27_n_0\
    );
\pin2Event[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[1]\,
      I1 => \pin2Event0_reg_n_0_[1]\,
      I2 => \pin2Event6_reg_n_0_[1]\,
      I3 => \pin2Event[7]_i_25_n_0\,
      O => \pin2Event[7]_i_28_n_0\
    );
\pin2Event[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin2Event7_reg_n_0_[0]\,
      I1 => \pin2Event0_reg_n_0_[0]\,
      I2 => \pin2Event6_reg_n_0_[0]\,
      O => \pin2Event[7]_i_29_n_0\
    );
\pin2Event[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[5]\,
      I1 => \pin2Event_reg[11]_i_13_n_6\,
      I2 => \pin2Event_reg[11]_i_14_n_6\,
      I3 => \pin2Event[7]_i_11_n_0\,
      I4 => \pin2Event2_reg_n_0_[5]\,
      O => \pin2Event[7]_i_3_n_0\
    );
\pin2Event[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[4]\,
      I1 => \pin2Event_reg[11]_i_13_n_7\,
      I2 => \pin2Event_reg[11]_i_14_n_7\,
      I3 => \pin2Event[7]_i_12_n_0\,
      I4 => \pin2Event2_reg_n_0_[4]\,
      O => \pin2Event[7]_i_4_n_0\
    );
\pin2Event[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin2Event1_reg_n_0_[3]\,
      I1 => \pin2Event_reg[7]_i_13_n_4\,
      I2 => \pin2Event_reg[7]_i_14_n_4\,
      I3 => \pin2Event[7]_i_15_n_0\,
      I4 => \pin2Event2_reg_n_0_[3]\,
      O => \pin2Event[7]_i_5_n_0\
    );
\pin2Event[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[7]_i_2_n_0\,
      I1 => \pin2Event_reg[11]_i_14_n_4\,
      I2 => \pin2Event_reg[11]_i_13_n_4\,
      I3 => \pin2Event1_reg_n_0_[7]\,
      I4 => \pin2Event2_reg_n_0_[7]\,
      I5 => \pin2Event[11]_i_15_n_0\,
      O => \pin2Event[7]_i_6_n_0\
    );
\pin2Event[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[7]_i_3_n_0\,
      I1 => \pin2Event_reg[11]_i_14_n_5\,
      I2 => \pin2Event_reg[11]_i_13_n_5\,
      I3 => \pin2Event1_reg_n_0_[6]\,
      I4 => \pin2Event2_reg_n_0_[6]\,
      I5 => \pin2Event[7]_i_10_n_0\,
      O => \pin2Event[7]_i_7_n_0\
    );
\pin2Event[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[7]_i_4_n_0\,
      I1 => \pin2Event_reg[11]_i_14_n_6\,
      I2 => \pin2Event_reg[11]_i_13_n_6\,
      I3 => \pin2Event1_reg_n_0_[5]\,
      I4 => \pin2Event2_reg_n_0_[5]\,
      I5 => \pin2Event[7]_i_11_n_0\,
      O => \pin2Event[7]_i_8_n_0\
    );
\pin2Event[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin2Event[7]_i_5_n_0\,
      I1 => \pin2Event_reg[11]_i_14_n_7\,
      I2 => \pin2Event_reg[11]_i_13_n_7\,
      I3 => \pin2Event1_reg_n_0_[4]\,
      I4 => \pin2Event2_reg_n_0_[4]\,
      I5 => \pin2Event[7]_i_12_n_0\,
      O => \pin2Event[7]_i_9_n_0\
    );
\pin2Event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(0),
      Q => pin2Event_out(0),
      R => '0'
    );
\pin2Event_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(10),
      Q => pin2Event_out(10),
      R => '0'
    );
\pin2Event_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(11),
      Q => pin2Event_out(11),
      R => '0'
    );
\pin2Event_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[7]_i_1_n_0\,
      CO(3) => \pin2Event_reg[11]_i_1_n_0\,
      CO(2) => \pin2Event_reg[11]_i_1_n_1\,
      CO(1) => \pin2Event_reg[11]_i_1_n_2\,
      CO(0) => \pin2Event_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[11]_i_2_n_0\,
      DI(2) => \pin2Event[11]_i_3_n_0\,
      DI(1) => \pin2Event[11]_i_4_n_0\,
      DI(0) => \pin2Event[11]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(11 downto 8),
      S(3) => \pin2Event[11]_i_6_n_0\,
      S(2) => \pin2Event[11]_i_7_n_0\,
      S(1) => \pin2Event[11]_i_8_n_0\,
      S(0) => \pin2Event[11]_i_9_n_0\
    );
\pin2Event_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[7]_i_13_n_0\,
      CO(3) => \pin2Event_reg[11]_i_13_n_0\,
      CO(2) => \pin2Event_reg[11]_i_13_n_1\,
      CO(1) => \pin2Event_reg[11]_i_13_n_2\,
      CO(0) => \pin2Event_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[11]_i_16_n_0\,
      DI(2) => \pin2Event[11]_i_17_n_0\,
      DI(1) => \pin2Event[11]_i_18_n_0\,
      DI(0) => \pin2Event[11]_i_19_n_0\,
      O(3) => \pin2Event_reg[11]_i_13_n_4\,
      O(2) => \pin2Event_reg[11]_i_13_n_5\,
      O(1) => \pin2Event_reg[11]_i_13_n_6\,
      O(0) => \pin2Event_reg[11]_i_13_n_7\,
      S(3) => \pin2Event[11]_i_20_n_0\,
      S(2) => \pin2Event[11]_i_21_n_0\,
      S(1) => \pin2Event[11]_i_22_n_0\,
      S(0) => \pin2Event[11]_i_23_n_0\
    );
\pin2Event_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[7]_i_14_n_0\,
      CO(3) => \pin2Event_reg[11]_i_14_n_0\,
      CO(2) => \pin2Event_reg[11]_i_14_n_1\,
      CO(1) => \pin2Event_reg[11]_i_14_n_2\,
      CO(0) => \pin2Event_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[11]_i_24_n_0\,
      DI(2) => \pin2Event[11]_i_25_n_0\,
      DI(1) => \pin2Event[11]_i_26_n_0\,
      DI(0) => \pin2Event[11]_i_27_n_0\,
      O(3) => \pin2Event_reg[11]_i_14_n_4\,
      O(2) => \pin2Event_reg[11]_i_14_n_5\,
      O(1) => \pin2Event_reg[11]_i_14_n_6\,
      O(0) => \pin2Event_reg[11]_i_14_n_7\,
      S(3) => \pin2Event[11]_i_28_n_0\,
      S(2) => \pin2Event[11]_i_29_n_0\,
      S(1) => \pin2Event[11]_i_30_n_0\,
      S(0) => \pin2Event[11]_i_31_n_0\
    );
\pin2Event_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(12),
      Q => pin2Event_out(12),
      R => '0'
    );
\pin2Event_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(13),
      Q => pin2Event_out(13),
      R => '0'
    );
\pin2Event_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(14),
      Q => pin2Event_out(14),
      R => '0'
    );
\pin2Event_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(15),
      Q => pin2Event_out(15),
      R => '0'
    );
\pin2Event_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[11]_i_1_n_0\,
      CO(3) => \pin2Event_reg[15]_i_1_n_0\,
      CO(2) => \pin2Event_reg[15]_i_1_n_1\,
      CO(1) => \pin2Event_reg[15]_i_1_n_2\,
      CO(0) => \pin2Event_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[15]_i_2_n_0\,
      DI(2) => \pin2Event[15]_i_3_n_0\,
      DI(1) => \pin2Event[15]_i_4_n_0\,
      DI(0) => \pin2Event[15]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(15 downto 12),
      S(3) => \pin2Event[15]_i_6_n_0\,
      S(2) => \pin2Event[15]_i_7_n_0\,
      S(1) => \pin2Event[15]_i_8_n_0\,
      S(0) => \pin2Event[15]_i_9_n_0\
    );
\pin2Event_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[11]_i_13_n_0\,
      CO(3) => \pin2Event_reg[15]_i_13_n_0\,
      CO(2) => \pin2Event_reg[15]_i_13_n_1\,
      CO(1) => \pin2Event_reg[15]_i_13_n_2\,
      CO(0) => \pin2Event_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[15]_i_16_n_0\,
      DI(2) => \pin2Event[15]_i_17_n_0\,
      DI(1) => \pin2Event[15]_i_18_n_0\,
      DI(0) => \pin2Event[15]_i_19_n_0\,
      O(3) => \pin2Event_reg[15]_i_13_n_4\,
      O(2) => \pin2Event_reg[15]_i_13_n_5\,
      O(1) => \pin2Event_reg[15]_i_13_n_6\,
      O(0) => \pin2Event_reg[15]_i_13_n_7\,
      S(3) => \pin2Event[15]_i_20_n_0\,
      S(2) => \pin2Event[15]_i_21_n_0\,
      S(1) => \pin2Event[15]_i_22_n_0\,
      S(0) => \pin2Event[15]_i_23_n_0\
    );
\pin2Event_reg[15]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[11]_i_14_n_0\,
      CO(3) => \pin2Event_reg[15]_i_14_n_0\,
      CO(2) => \pin2Event_reg[15]_i_14_n_1\,
      CO(1) => \pin2Event_reg[15]_i_14_n_2\,
      CO(0) => \pin2Event_reg[15]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[15]_i_24_n_0\,
      DI(2) => \pin2Event[15]_i_25_n_0\,
      DI(1) => \pin2Event[15]_i_26_n_0\,
      DI(0) => \pin2Event[15]_i_27_n_0\,
      O(3) => \pin2Event_reg[15]_i_14_n_4\,
      O(2) => \pin2Event_reg[15]_i_14_n_5\,
      O(1) => \pin2Event_reg[15]_i_14_n_6\,
      O(0) => \pin2Event_reg[15]_i_14_n_7\,
      S(3) => \pin2Event[15]_i_28_n_0\,
      S(2) => \pin2Event[15]_i_29_n_0\,
      S(1) => \pin2Event[15]_i_30_n_0\,
      S(0) => \pin2Event[15]_i_31_n_0\
    );
\pin2Event_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(16),
      Q => pin2Event_out(16),
      R => '0'
    );
\pin2Event_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(17),
      Q => pin2Event_out(17),
      R => '0'
    );
\pin2Event_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(18),
      Q => pin2Event_out(18),
      R => '0'
    );
\pin2Event_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(19),
      Q => pin2Event_out(19),
      R => '0'
    );
\pin2Event_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[15]_i_1_n_0\,
      CO(3) => \pin2Event_reg[19]_i_1_n_0\,
      CO(2) => \pin2Event_reg[19]_i_1_n_1\,
      CO(1) => \pin2Event_reg[19]_i_1_n_2\,
      CO(0) => \pin2Event_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[19]_i_2_n_0\,
      DI(2) => \pin2Event[19]_i_3_n_0\,
      DI(1) => \pin2Event[19]_i_4_n_0\,
      DI(0) => \pin2Event[19]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(19 downto 16),
      S(3) => \pin2Event[19]_i_6_n_0\,
      S(2) => \pin2Event[19]_i_7_n_0\,
      S(1) => \pin2Event[19]_i_8_n_0\,
      S(0) => \pin2Event[19]_i_9_n_0\
    );
\pin2Event_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[15]_i_13_n_0\,
      CO(3) => \pin2Event_reg[19]_i_13_n_0\,
      CO(2) => \pin2Event_reg[19]_i_13_n_1\,
      CO(1) => \pin2Event_reg[19]_i_13_n_2\,
      CO(0) => \pin2Event_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[19]_i_16_n_0\,
      DI(2) => \pin2Event[19]_i_17_n_0\,
      DI(1) => \pin2Event[19]_i_18_n_0\,
      DI(0) => \pin2Event[19]_i_19_n_0\,
      O(3) => \pin2Event_reg[19]_i_13_n_4\,
      O(2) => \pin2Event_reg[19]_i_13_n_5\,
      O(1) => \pin2Event_reg[19]_i_13_n_6\,
      O(0) => \pin2Event_reg[19]_i_13_n_7\,
      S(3) => \pin2Event[19]_i_20_n_0\,
      S(2) => \pin2Event[19]_i_21_n_0\,
      S(1) => \pin2Event[19]_i_22_n_0\,
      S(0) => \pin2Event[19]_i_23_n_0\
    );
\pin2Event_reg[19]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[15]_i_14_n_0\,
      CO(3) => \pin2Event_reg[19]_i_14_n_0\,
      CO(2) => \pin2Event_reg[19]_i_14_n_1\,
      CO(1) => \pin2Event_reg[19]_i_14_n_2\,
      CO(0) => \pin2Event_reg[19]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[19]_i_24_n_0\,
      DI(2) => \pin2Event[19]_i_25_n_0\,
      DI(1) => \pin2Event[19]_i_26_n_0\,
      DI(0) => \pin2Event[19]_i_27_n_0\,
      O(3) => \pin2Event_reg[19]_i_14_n_4\,
      O(2) => \pin2Event_reg[19]_i_14_n_5\,
      O(1) => \pin2Event_reg[19]_i_14_n_6\,
      O(0) => \pin2Event_reg[19]_i_14_n_7\,
      S(3) => \pin2Event[19]_i_28_n_0\,
      S(2) => \pin2Event[19]_i_29_n_0\,
      S(1) => \pin2Event[19]_i_30_n_0\,
      S(0) => \pin2Event[19]_i_31_n_0\
    );
\pin2Event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(1),
      Q => pin2Event_out(1),
      R => '0'
    );
\pin2Event_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(20),
      Q => pin2Event_out(20),
      R => '0'
    );
\pin2Event_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(21),
      Q => pin2Event_out(21),
      R => '0'
    );
\pin2Event_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(22),
      Q => pin2Event_out(22),
      R => '0'
    );
\pin2Event_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(23),
      Q => pin2Event_out(23),
      R => '0'
    );
\pin2Event_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[19]_i_1_n_0\,
      CO(3) => \pin2Event_reg[23]_i_1_n_0\,
      CO(2) => \pin2Event_reg[23]_i_1_n_1\,
      CO(1) => \pin2Event_reg[23]_i_1_n_2\,
      CO(0) => \pin2Event_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[23]_i_2_n_0\,
      DI(2) => \pin2Event[23]_i_3_n_0\,
      DI(1) => \pin2Event[23]_i_4_n_0\,
      DI(0) => \pin2Event[23]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(23 downto 20),
      S(3) => \pin2Event[23]_i_6_n_0\,
      S(2) => \pin2Event[23]_i_7_n_0\,
      S(1) => \pin2Event[23]_i_8_n_0\,
      S(0) => \pin2Event[23]_i_9_n_0\
    );
\pin2Event_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[19]_i_13_n_0\,
      CO(3) => \pin2Event_reg[23]_i_13_n_0\,
      CO(2) => \pin2Event_reg[23]_i_13_n_1\,
      CO(1) => \pin2Event_reg[23]_i_13_n_2\,
      CO(0) => \pin2Event_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[23]_i_16_n_0\,
      DI(2) => \pin2Event[23]_i_17_n_0\,
      DI(1) => \pin2Event[23]_i_18_n_0\,
      DI(0) => \pin2Event[23]_i_19_n_0\,
      O(3) => \pin2Event_reg[23]_i_13_n_4\,
      O(2) => \pin2Event_reg[23]_i_13_n_5\,
      O(1) => \pin2Event_reg[23]_i_13_n_6\,
      O(0) => \pin2Event_reg[23]_i_13_n_7\,
      S(3) => \pin2Event[23]_i_20_n_0\,
      S(2) => \pin2Event[23]_i_21_n_0\,
      S(1) => \pin2Event[23]_i_22_n_0\,
      S(0) => \pin2Event[23]_i_23_n_0\
    );
\pin2Event_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[19]_i_14_n_0\,
      CO(3) => \pin2Event_reg[23]_i_14_n_0\,
      CO(2) => \pin2Event_reg[23]_i_14_n_1\,
      CO(1) => \pin2Event_reg[23]_i_14_n_2\,
      CO(0) => \pin2Event_reg[23]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[23]_i_24_n_0\,
      DI(2) => \pin2Event[23]_i_25_n_0\,
      DI(1) => \pin2Event[23]_i_26_n_0\,
      DI(0) => \pin2Event[23]_i_27_n_0\,
      O(3) => \pin2Event_reg[23]_i_14_n_4\,
      O(2) => \pin2Event_reg[23]_i_14_n_5\,
      O(1) => \pin2Event_reg[23]_i_14_n_6\,
      O(0) => \pin2Event_reg[23]_i_14_n_7\,
      S(3) => \pin2Event[23]_i_28_n_0\,
      S(2) => \pin2Event[23]_i_29_n_0\,
      S(1) => \pin2Event[23]_i_30_n_0\,
      S(0) => \pin2Event[23]_i_31_n_0\
    );
\pin2Event_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(24),
      Q => pin2Event_out(24),
      R => '0'
    );
\pin2Event_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(25),
      Q => pin2Event_out(25),
      R => '0'
    );
\pin2Event_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(26),
      Q => pin2Event_out(26),
      R => '0'
    );
\pin2Event_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(27),
      Q => pin2Event_out(27),
      R => '0'
    );
\pin2Event_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[23]_i_1_n_0\,
      CO(3) => \pin2Event_reg[27]_i_1_n_0\,
      CO(2) => \pin2Event_reg[27]_i_1_n_1\,
      CO(1) => \pin2Event_reg[27]_i_1_n_2\,
      CO(0) => \pin2Event_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[27]_i_2_n_0\,
      DI(2) => \pin2Event[27]_i_3_n_0\,
      DI(1) => \pin2Event[27]_i_4_n_0\,
      DI(0) => \pin2Event[27]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(27 downto 24),
      S(3) => \pin2Event[27]_i_6_n_0\,
      S(2) => \pin2Event[27]_i_7_n_0\,
      S(1) => \pin2Event[27]_i_8_n_0\,
      S(0) => \pin2Event[27]_i_9_n_0\
    );
\pin2Event_reg[27]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[23]_i_13_n_0\,
      CO(3) => \pin2Event_reg[27]_i_13_n_0\,
      CO(2) => \pin2Event_reg[27]_i_13_n_1\,
      CO(1) => \pin2Event_reg[27]_i_13_n_2\,
      CO(0) => \pin2Event_reg[27]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[27]_i_16_n_0\,
      DI(2) => \pin2Event[27]_i_17_n_0\,
      DI(1) => \pin2Event[27]_i_18_n_0\,
      DI(0) => \pin2Event[27]_i_19_n_0\,
      O(3) => \pin2Event_reg[27]_i_13_n_4\,
      O(2) => \pin2Event_reg[27]_i_13_n_5\,
      O(1) => \pin2Event_reg[27]_i_13_n_6\,
      O(0) => \pin2Event_reg[27]_i_13_n_7\,
      S(3) => \pin2Event[27]_i_20_n_0\,
      S(2) => \pin2Event[27]_i_21_n_0\,
      S(1) => \pin2Event[27]_i_22_n_0\,
      S(0) => \pin2Event[27]_i_23_n_0\
    );
\pin2Event_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[23]_i_14_n_0\,
      CO(3) => \pin2Event_reg[27]_i_14_n_0\,
      CO(2) => \pin2Event_reg[27]_i_14_n_1\,
      CO(1) => \pin2Event_reg[27]_i_14_n_2\,
      CO(0) => \pin2Event_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[27]_i_24_n_0\,
      DI(2) => \pin2Event[27]_i_25_n_0\,
      DI(1) => \pin2Event[27]_i_26_n_0\,
      DI(0) => \pin2Event[27]_i_27_n_0\,
      O(3) => \pin2Event_reg[27]_i_14_n_4\,
      O(2) => \pin2Event_reg[27]_i_14_n_5\,
      O(1) => \pin2Event_reg[27]_i_14_n_6\,
      O(0) => \pin2Event_reg[27]_i_14_n_7\,
      S(3) => \pin2Event[27]_i_28_n_0\,
      S(2) => \pin2Event[27]_i_29_n_0\,
      S(1) => \pin2Event[27]_i_30_n_0\,
      S(0) => \pin2Event[27]_i_31_n_0\
    );
\pin2Event_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(28),
      Q => pin2Event_out(28),
      R => '0'
    );
\pin2Event_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(29),
      Q => pin2Event_out(29),
      R => '0'
    );
\pin2Event_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(2),
      Q => pin2Event_out(2),
      R => '0'
    );
\pin2Event_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(30),
      Q => pin2Event_out(30),
      R => '0'
    );
\pin2Event_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(31),
      Q => pin2Event_out(31),
      R => '0'
    );
\pin2Event_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[27]_i_1_n_0\,
      CO(3) => \pin2Event_reg[31]_i_1_n_0\,
      CO(2) => \pin2Event_reg[31]_i_1_n_1\,
      CO(1) => \pin2Event_reg[31]_i_1_n_2\,
      CO(0) => \pin2Event_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[31]_i_2_n_0\,
      DI(2) => \pin2Event[31]_i_3_n_0\,
      DI(1) => \pin2Event[31]_i_4_n_0\,
      DI(0) => \pin2Event[31]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(31 downto 28),
      S(3) => \pin2Event[31]_i_6_n_0\,
      S(2) => \pin2Event[31]_i_7_n_0\,
      S(1) => \pin2Event[31]_i_8_n_0\,
      S(0) => \pin2Event[31]_i_9_n_0\
    );
\pin2Event_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[27]_i_13_n_0\,
      CO(3) => \pin2Event_reg[31]_i_13_n_0\,
      CO(2) => \pin2Event_reg[31]_i_13_n_1\,
      CO(1) => \pin2Event_reg[31]_i_13_n_2\,
      CO(0) => \pin2Event_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[31]_i_16_n_0\,
      DI(2) => \pin2Event[31]_i_17_n_0\,
      DI(1) => \pin2Event[31]_i_18_n_0\,
      DI(0) => \pin2Event[31]_i_19_n_0\,
      O(3) => \pin2Event_reg[31]_i_13_n_4\,
      O(2) => \pin2Event_reg[31]_i_13_n_5\,
      O(1) => \pin2Event_reg[31]_i_13_n_6\,
      O(0) => \pin2Event_reg[31]_i_13_n_7\,
      S(3) => \pin2Event[31]_i_20_n_0\,
      S(2) => \pin2Event[31]_i_21_n_0\,
      S(1) => \pin2Event[31]_i_22_n_0\,
      S(0) => \pin2Event[31]_i_23_n_0\
    );
\pin2Event_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[27]_i_14_n_0\,
      CO(3) => \pin2Event_reg[31]_i_14_n_0\,
      CO(2) => \pin2Event_reg[31]_i_14_n_1\,
      CO(1) => \pin2Event_reg[31]_i_14_n_2\,
      CO(0) => \pin2Event_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[31]_i_24_n_0\,
      DI(2) => \pin2Event[31]_i_25_n_0\,
      DI(1) => \pin2Event[31]_i_26_n_0\,
      DI(0) => \pin2Event[31]_i_27_n_0\,
      O(3) => \pin2Event_reg[31]_i_14_n_4\,
      O(2) => \pin2Event_reg[31]_i_14_n_5\,
      O(1) => \pin2Event_reg[31]_i_14_n_6\,
      O(0) => \pin2Event_reg[31]_i_14_n_7\,
      S(3) => \pin2Event[31]_i_28_n_0\,
      S(2) => \pin2Event[31]_i_29_n_0\,
      S(1) => \pin2Event[31]_i_30_n_0\,
      S(0) => \pin2Event[31]_i_31_n_0\
    );
\pin2Event_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(32),
      Q => pin2Event_out(32),
      R => '0'
    );
\pin2Event_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(33),
      Q => pin2Event_out(33),
      R => '0'
    );
\pin2Event_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(34),
      Q => pin2Event_out(34),
      R => '0'
    );
\pin2Event_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(35),
      Q => pin2Event_out(35),
      R => '0'
    );
\pin2Event_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[31]_i_1_n_0\,
      CO(3) => \pin2Event_reg[35]_i_1_n_0\,
      CO(2) => \pin2Event_reg[35]_i_1_n_1\,
      CO(1) => \pin2Event_reg[35]_i_1_n_2\,
      CO(0) => \pin2Event_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[35]_i_2_n_0\,
      DI(2) => \pin2Event[35]_i_3_n_0\,
      DI(1) => \pin2Event[35]_i_4_n_0\,
      DI(0) => \pin2Event[35]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(35 downto 32),
      S(3) => \pin2Event[35]_i_6_n_0\,
      S(2) => \pin2Event[35]_i_7_n_0\,
      S(1) => \pin2Event[35]_i_8_n_0\,
      S(0) => \pin2Event[35]_i_9_n_0\
    );
\pin2Event_reg[35]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[31]_i_13_n_0\,
      CO(3) => \pin2Event_reg[35]_i_13_n_0\,
      CO(2) => \pin2Event_reg[35]_i_13_n_1\,
      CO(1) => \pin2Event_reg[35]_i_13_n_2\,
      CO(0) => \pin2Event_reg[35]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[35]_i_16_n_0\,
      DI(2) => \pin2Event[35]_i_17_n_0\,
      DI(1) => \pin2Event[35]_i_18_n_0\,
      DI(0) => \pin2Event[35]_i_19_n_0\,
      O(3) => \pin2Event_reg[35]_i_13_n_4\,
      O(2) => \pin2Event_reg[35]_i_13_n_5\,
      O(1) => \pin2Event_reg[35]_i_13_n_6\,
      O(0) => \pin2Event_reg[35]_i_13_n_7\,
      S(3) => \pin2Event[35]_i_20_n_0\,
      S(2) => \pin2Event[35]_i_21_n_0\,
      S(1) => \pin2Event[35]_i_22_n_0\,
      S(0) => \pin2Event[35]_i_23_n_0\
    );
\pin2Event_reg[35]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[31]_i_14_n_0\,
      CO(3) => \pin2Event_reg[35]_i_14_n_0\,
      CO(2) => \pin2Event_reg[35]_i_14_n_1\,
      CO(1) => \pin2Event_reg[35]_i_14_n_2\,
      CO(0) => \pin2Event_reg[35]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[35]_i_24_n_0\,
      DI(2) => \pin2Event[35]_i_25_n_0\,
      DI(1) => \pin2Event[35]_i_26_n_0\,
      DI(0) => \pin2Event[35]_i_27_n_0\,
      O(3) => \pin2Event_reg[35]_i_14_n_4\,
      O(2) => \pin2Event_reg[35]_i_14_n_5\,
      O(1) => \pin2Event_reg[35]_i_14_n_6\,
      O(0) => \pin2Event_reg[35]_i_14_n_7\,
      S(3) => \pin2Event[35]_i_28_n_0\,
      S(2) => \pin2Event[35]_i_29_n_0\,
      S(1) => \pin2Event[35]_i_30_n_0\,
      S(0) => \pin2Event[35]_i_31_n_0\
    );
\pin2Event_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(36),
      Q => pin2Event_out(36),
      R => '0'
    );
\pin2Event_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(37),
      Q => pin2Event_out(37),
      R => '0'
    );
\pin2Event_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(38),
      Q => pin2Event_out(38),
      R => '0'
    );
\pin2Event_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(39),
      Q => pin2Event_out(39),
      R => '0'
    );
\pin2Event_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[35]_i_1_n_0\,
      CO(3) => \pin2Event_reg[39]_i_1_n_0\,
      CO(2) => \pin2Event_reg[39]_i_1_n_1\,
      CO(1) => \pin2Event_reg[39]_i_1_n_2\,
      CO(0) => \pin2Event_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[39]_i_2_n_0\,
      DI(2) => \pin2Event[39]_i_3_n_0\,
      DI(1) => \pin2Event[39]_i_4_n_0\,
      DI(0) => \pin2Event[39]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(39 downto 36),
      S(3) => \pin2Event[39]_i_6_n_0\,
      S(2) => \pin2Event[39]_i_7_n_0\,
      S(1) => \pin2Event[39]_i_8_n_0\,
      S(0) => \pin2Event[39]_i_9_n_0\
    );
\pin2Event_reg[39]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[35]_i_13_n_0\,
      CO(3) => \pin2Event_reg[39]_i_13_n_0\,
      CO(2) => \pin2Event_reg[39]_i_13_n_1\,
      CO(1) => \pin2Event_reg[39]_i_13_n_2\,
      CO(0) => \pin2Event_reg[39]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[39]_i_16_n_0\,
      DI(2) => \pin2Event[39]_i_17_n_0\,
      DI(1) => \pin2Event[39]_i_18_n_0\,
      DI(0) => \pin2Event[39]_i_19_n_0\,
      O(3) => \pin2Event_reg[39]_i_13_n_4\,
      O(2) => \pin2Event_reg[39]_i_13_n_5\,
      O(1) => \pin2Event_reg[39]_i_13_n_6\,
      O(0) => \pin2Event_reg[39]_i_13_n_7\,
      S(3) => \pin2Event[39]_i_20_n_0\,
      S(2) => \pin2Event[39]_i_21_n_0\,
      S(1) => \pin2Event[39]_i_22_n_0\,
      S(0) => \pin2Event[39]_i_23_n_0\
    );
\pin2Event_reg[39]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[35]_i_14_n_0\,
      CO(3) => \pin2Event_reg[39]_i_14_n_0\,
      CO(2) => \pin2Event_reg[39]_i_14_n_1\,
      CO(1) => \pin2Event_reg[39]_i_14_n_2\,
      CO(0) => \pin2Event_reg[39]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[39]_i_24_n_0\,
      DI(2) => \pin2Event[39]_i_25_n_0\,
      DI(1) => \pin2Event[39]_i_26_n_0\,
      DI(0) => \pin2Event[39]_i_27_n_0\,
      O(3) => \pin2Event_reg[39]_i_14_n_4\,
      O(2) => \pin2Event_reg[39]_i_14_n_5\,
      O(1) => \pin2Event_reg[39]_i_14_n_6\,
      O(0) => \pin2Event_reg[39]_i_14_n_7\,
      S(3) => \pin2Event[39]_i_28_n_0\,
      S(2) => \pin2Event[39]_i_29_n_0\,
      S(1) => \pin2Event[39]_i_30_n_0\,
      S(0) => \pin2Event[39]_i_31_n_0\
    );
\pin2Event_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(3),
      Q => pin2Event_out(3),
      R => '0'
    );
\pin2Event_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin2Event_reg[3]_i_1_n_0\,
      CO(2) => \pin2Event_reg[3]_i_1_n_1\,
      CO(1) => \pin2Event_reg[3]_i_1_n_2\,
      CO(0) => \pin2Event_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[3]_i_2_n_0\,
      DI(2) => \pin2Event[3]_i_3_n_0\,
      DI(1) => \pin2Event[3]_i_4_n_0\,
      DI(0) => \pin2Event2_reg_n_0_[0]\,
      O(3 downto 0) => pin2Event01_out(3 downto 0),
      S(3) => \pin2Event[3]_i_5_n_0\,
      S(2) => \pin2Event[3]_i_6_n_0\,
      S(1) => \pin2Event[3]_i_7_n_0\,
      S(0) => \pin2Event[3]_i_8_n_0\
    );
\pin2Event_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(40),
      Q => pin2Event_out(40),
      R => '0'
    );
\pin2Event_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(41),
      Q => pin2Event_out(41),
      R => '0'
    );
\pin2Event_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(42),
      Q => pin2Event_out(42),
      R => '0'
    );
\pin2Event_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(43),
      Q => pin2Event_out(43),
      R => '0'
    );
\pin2Event_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[39]_i_1_n_0\,
      CO(3) => \pin2Event_reg[43]_i_1_n_0\,
      CO(2) => \pin2Event_reg[43]_i_1_n_1\,
      CO(1) => \pin2Event_reg[43]_i_1_n_2\,
      CO(0) => \pin2Event_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[43]_i_2_n_0\,
      DI(2) => \pin2Event[43]_i_3_n_0\,
      DI(1) => \pin2Event[43]_i_4_n_0\,
      DI(0) => \pin2Event[43]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(43 downto 40),
      S(3) => \pin2Event[43]_i_6_n_0\,
      S(2) => \pin2Event[43]_i_7_n_0\,
      S(1) => \pin2Event[43]_i_8_n_0\,
      S(0) => \pin2Event[43]_i_9_n_0\
    );
\pin2Event_reg[43]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[39]_i_13_n_0\,
      CO(3) => \pin2Event_reg[43]_i_13_n_0\,
      CO(2) => \pin2Event_reg[43]_i_13_n_1\,
      CO(1) => \pin2Event_reg[43]_i_13_n_2\,
      CO(0) => \pin2Event_reg[43]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[43]_i_16_n_0\,
      DI(2) => \pin2Event[43]_i_17_n_0\,
      DI(1) => \pin2Event[43]_i_18_n_0\,
      DI(0) => \pin2Event[43]_i_19_n_0\,
      O(3) => \pin2Event_reg[43]_i_13_n_4\,
      O(2) => \pin2Event_reg[43]_i_13_n_5\,
      O(1) => \pin2Event_reg[43]_i_13_n_6\,
      O(0) => \pin2Event_reg[43]_i_13_n_7\,
      S(3) => \pin2Event[43]_i_20_n_0\,
      S(2) => \pin2Event[43]_i_21_n_0\,
      S(1) => \pin2Event[43]_i_22_n_0\,
      S(0) => \pin2Event[43]_i_23_n_0\
    );
\pin2Event_reg[43]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[39]_i_14_n_0\,
      CO(3) => \pin2Event_reg[43]_i_14_n_0\,
      CO(2) => \pin2Event_reg[43]_i_14_n_1\,
      CO(1) => \pin2Event_reg[43]_i_14_n_2\,
      CO(0) => \pin2Event_reg[43]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[43]_i_24_n_0\,
      DI(2) => \pin2Event[43]_i_25_n_0\,
      DI(1) => \pin2Event[43]_i_26_n_0\,
      DI(0) => \pin2Event[43]_i_27_n_0\,
      O(3) => \pin2Event_reg[43]_i_14_n_4\,
      O(2) => \pin2Event_reg[43]_i_14_n_5\,
      O(1) => \pin2Event_reg[43]_i_14_n_6\,
      O(0) => \pin2Event_reg[43]_i_14_n_7\,
      S(3) => \pin2Event[43]_i_28_n_0\,
      S(2) => \pin2Event[43]_i_29_n_0\,
      S(1) => \pin2Event[43]_i_30_n_0\,
      S(0) => \pin2Event[43]_i_31_n_0\
    );
\pin2Event_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(44),
      Q => pin2Event_out(44),
      R => '0'
    );
\pin2Event_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(45),
      Q => pin2Event_out(45),
      R => '0'
    );
\pin2Event_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(46),
      Q => pin2Event_out(46),
      R => '0'
    );
\pin2Event_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(47),
      Q => pin2Event_out(47),
      R => '0'
    );
\pin2Event_reg[47]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[47]_i_14_n_0\,
      CO(3) => \NLW_pin2Event_reg[47]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \pin2Event_reg[47]_i_10_n_1\,
      CO(1) => \pin2Event_reg[47]_i_10_n_2\,
      CO(0) => \pin2Event_reg[47]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin2Event[47]_i_19_n_0\,
      DI(1) => \pin2Event[47]_i_20_n_0\,
      DI(0) => \pin2Event[47]_i_21_n_0\,
      O(3) => \pin2Event_reg[47]_i_10_n_4\,
      O(2) => \pin2Event_reg[47]_i_10_n_5\,
      O(1) => \pin2Event_reg[47]_i_10_n_6\,
      O(0) => \pin2Event_reg[47]_i_10_n_7\,
      S(3) => \pin2Event[47]_i_22_n_0\,
      S(2) => \pin2Event[47]_i_23_n_0\,
      S(1) => \pin2Event[47]_i_24_n_0\,
      S(0) => \pin2Event[47]_i_25_n_0\
    );
\pin2Event_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[47]_i_15_n_0\,
      CO(3) => \NLW_pin2Event_reg[47]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \pin2Event_reg[47]_i_11_n_1\,
      CO(1) => \pin2Event_reg[47]_i_11_n_2\,
      CO(0) => \pin2Event_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin2Event[47]_i_26_n_0\,
      DI(1) => \pin2Event[47]_i_27_n_0\,
      DI(0) => \pin2Event[47]_i_28_n_0\,
      O(3) => \pin2Event_reg[47]_i_11_n_4\,
      O(2) => \pin2Event_reg[47]_i_11_n_5\,
      O(1) => \pin2Event_reg[47]_i_11_n_6\,
      O(0) => \pin2Event_reg[47]_i_11_n_7\,
      S(3) => \pin2Event[47]_i_29_n_0\,
      S(2) => \pin2Event[47]_i_30_n_0\,
      S(1) => \pin2Event[47]_i_31_n_0\,
      S(0) => \pin2Event[47]_i_32_n_0\
    );
\pin2Event_reg[47]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[43]_i_13_n_0\,
      CO(3) => \pin2Event_reg[47]_i_14_n_0\,
      CO(2) => \pin2Event_reg[47]_i_14_n_1\,
      CO(1) => \pin2Event_reg[47]_i_14_n_2\,
      CO(0) => \pin2Event_reg[47]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[47]_i_33_n_0\,
      DI(2) => \pin2Event[47]_i_34_n_0\,
      DI(1) => \pin2Event[47]_i_35_n_0\,
      DI(0) => \pin2Event[47]_i_36_n_0\,
      O(3) => \pin2Event_reg[47]_i_14_n_4\,
      O(2) => \pin2Event_reg[47]_i_14_n_5\,
      O(1) => \pin2Event_reg[47]_i_14_n_6\,
      O(0) => \pin2Event_reg[47]_i_14_n_7\,
      S(3) => \pin2Event[47]_i_37_n_0\,
      S(2) => \pin2Event[47]_i_38_n_0\,
      S(1) => \pin2Event[47]_i_39_n_0\,
      S(0) => \pin2Event[47]_i_40_n_0\
    );
\pin2Event_reg[47]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[43]_i_14_n_0\,
      CO(3) => \pin2Event_reg[47]_i_15_n_0\,
      CO(2) => \pin2Event_reg[47]_i_15_n_1\,
      CO(1) => \pin2Event_reg[47]_i_15_n_2\,
      CO(0) => \pin2Event_reg[47]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[47]_i_41_n_0\,
      DI(2) => \pin2Event[47]_i_42_n_0\,
      DI(1) => \pin2Event[47]_i_43_n_0\,
      DI(0) => \pin2Event[47]_i_44_n_0\,
      O(3) => \pin2Event_reg[47]_i_15_n_4\,
      O(2) => \pin2Event_reg[47]_i_15_n_5\,
      O(1) => \pin2Event_reg[47]_i_15_n_6\,
      O(0) => \pin2Event_reg[47]_i_15_n_7\,
      S(3) => \pin2Event[47]_i_45_n_0\,
      S(2) => \pin2Event[47]_i_46_n_0\,
      S(1) => \pin2Event[47]_i_47_n_0\,
      S(0) => \pin2Event[47]_i_48_n_0\
    );
\pin2Event_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin2Event_reg[47]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pin2Event_reg[47]_i_2_n_1\,
      CO(1) => \pin2Event_reg[47]_i_2_n_2\,
      CO(0) => \pin2Event_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin2Event[47]_i_3_n_0\,
      DI(1) => \pin2Event[47]_i_4_n_0\,
      DI(0) => \pin2Event[47]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(47 downto 44),
      S(3) => \pin2Event[47]_i_6_n_0\,
      S(2) => \pin2Event[47]_i_7_n_0\,
      S(1) => \pin2Event[47]_i_8_n_0\,
      S(0) => \pin2Event[47]_i_9_n_0\
    );
\pin2Event_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(4),
      Q => pin2Event_out(4),
      R => '0'
    );
\pin2Event_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(5),
      Q => pin2Event_out(5),
      R => '0'
    );
\pin2Event_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(6),
      Q => pin2Event_out(6),
      R => '0'
    );
\pin2Event_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(7),
      Q => pin2Event_out(7),
      R => '0'
    );
\pin2Event_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin2Event_reg[3]_i_1_n_0\,
      CO(3) => \pin2Event_reg[7]_i_1_n_0\,
      CO(2) => \pin2Event_reg[7]_i_1_n_1\,
      CO(1) => \pin2Event_reg[7]_i_1_n_2\,
      CO(0) => \pin2Event_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[7]_i_2_n_0\,
      DI(2) => \pin2Event[7]_i_3_n_0\,
      DI(1) => \pin2Event[7]_i_4_n_0\,
      DI(0) => \pin2Event[7]_i_5_n_0\,
      O(3 downto 0) => pin2Event01_out(7 downto 4),
      S(3) => \pin2Event[7]_i_6_n_0\,
      S(2) => \pin2Event[7]_i_7_n_0\,
      S(1) => \pin2Event[7]_i_8_n_0\,
      S(0) => \pin2Event[7]_i_9_n_0\
    );
\pin2Event_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin2Event_reg[7]_i_13_n_0\,
      CO(2) => \pin2Event_reg[7]_i_13_n_1\,
      CO(1) => \pin2Event_reg[7]_i_13_n_2\,
      CO(0) => \pin2Event_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[7]_i_16_n_0\,
      DI(2) => \pin2Event[7]_i_17_n_0\,
      DI(1) => \pin2Event[7]_i_18_n_0\,
      DI(0) => '0',
      O(3) => \pin2Event_reg[7]_i_13_n_4\,
      O(2) => \pin2Event_reg[7]_i_13_n_5\,
      O(1) => \pin2Event_reg[7]_i_13_n_6\,
      O(0) => \pin2Event_reg[7]_i_13_n_7\,
      S(3) => \pin2Event[7]_i_19_n_0\,
      S(2) => \pin2Event[7]_i_20_n_0\,
      S(1) => \pin2Event[7]_i_21_n_0\,
      S(0) => \pin2Event[7]_i_22_n_0\
    );
\pin2Event_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin2Event_reg[7]_i_14_n_0\,
      CO(2) => \pin2Event_reg[7]_i_14_n_1\,
      CO(1) => \pin2Event_reg[7]_i_14_n_2\,
      CO(0) => \pin2Event_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin2Event[7]_i_23_n_0\,
      DI(2) => \pin2Event[7]_i_24_n_0\,
      DI(1) => \pin2Event[7]_i_25_n_0\,
      DI(0) => '0',
      O(3) => \pin2Event_reg[7]_i_14_n_4\,
      O(2) => \pin2Event_reg[7]_i_14_n_5\,
      O(1) => \pin2Event_reg[7]_i_14_n_6\,
      O(0) => \pin2Event_reg[7]_i_14_n_7\,
      S(3) => \pin2Event[7]_i_26_n_0\,
      S(2) => \pin2Event[7]_i_27_n_0\,
      S(1) => \pin2Event[7]_i_28_n_0\,
      S(0) => \pin2Event[7]_i_29_n_0\
    );
\pin2Event_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(8),
      Q => pin2Event_out(8),
      R => '0'
    );
\pin2Event_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN2_MAP_0_n_1,
      D => pin2Event01_out(9),
      Q => pin2Event_out(9),
      R => '0'
    );
pin2Sync0_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin2Sync0,
      Q => pin2Sync0_old,
      R => '0'
    );
pin2Sync1_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin2Sync1,
      Q => pin2Sync1_old,
      R => '0'
    );
pin2Sync2_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin2Sync2,
      Q => pin2Sync2_old,
      R => '0'
    );
pin2Sync3_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin2Sync3,
      Q => pin2Sync3_old,
      R => '0'
    );
pin2Sync4_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin2Sync4,
      Q => pin2Sync4_old,
      R => '0'
    );
pin2Sync5_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin2Sync5,
      Q => pin2Sync5_old,
      R => '0'
    );
pin2Sync6_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin2Sync6,
      Q => pin2Sync6_old,
      R => '0'
    );
pin2Sync7_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin2Sync7,
      Q => pin2Sync7_old,
      R => '0'
    );
\pin3Event0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0[0]_i_1_n_0\,
      Q => \pin3Event0_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[12]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[12]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[12]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[16]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[16]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[16]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[16]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[20]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[20]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[20]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[4]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[20]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[24]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[24]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[24]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[24]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[28]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[28]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[28]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[28]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[32]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[4]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[32]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[32]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[32]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[36]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[36]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[36]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[36]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[40]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[40]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[40]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[4]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[40]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[44]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event0_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[44]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event0_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[44]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event0_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[44]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event0_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[47]_i_2_n_7\,
      Q => \pin3Event0_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event0_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[47]_i_2_n_6\,
      Q => \pin3Event0_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event0_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[47]_i_2_n_5\,
      Q => \pin3Event0_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[4]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[8]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[8]_i_1_n_6\,
      Q => \pin3Event0_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[8]_i_1_n_5\,
      Q => \pin3Event0_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[8]_i_1_n_4\,
      Q => \pin3Event0_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => pin3Event0,
      D => \pin0Event0_reg[12]_i_1_n_7\,
      Q => \pin3Event0_reg_n_0_[9]\,
      R => globalReset
    );
\pin3Event1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(0),
      Q => \pin3Event1_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(10),
      Q => \pin3Event1_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(11),
      Q => \pin3Event1_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(12),
      Q => \pin3Event1_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(13),
      Q => \pin3Event1_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(14),
      Q => \pin3Event1_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(15),
      Q => \pin3Event1_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(16),
      Q => \pin3Event1_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(17),
      Q => \pin3Event1_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(18),
      Q => \pin3Event1_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(19),
      Q => \pin3Event1_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(1),
      Q => \pin3Event1_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(20),
      Q => \pin3Event1_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(21),
      Q => \pin3Event1_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(22),
      Q => \pin3Event1_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(23),
      Q => \pin3Event1_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(24),
      Q => \pin3Event1_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(25),
      Q => \pin3Event1_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(26),
      Q => \pin3Event1_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(27),
      Q => \pin3Event1_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(28),
      Q => \pin3Event1_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(29),
      Q => \pin3Event1_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(2),
      Q => \pin3Event1_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(30),
      Q => \pin3Event1_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(31),
      Q => \pin3Event1_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(32),
      Q => \pin3Event1_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(33),
      Q => \pin3Event1_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(34),
      Q => \pin3Event1_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(35),
      Q => \pin3Event1_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(36),
      Q => \pin3Event1_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(37),
      Q => \pin3Event1_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(38),
      Q => \pin3Event1_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(39),
      Q => \pin3Event1_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(3),
      Q => \pin3Event1_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(40),
      Q => \pin3Event1_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(41),
      Q => \pin3Event1_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(42),
      Q => \pin3Event1_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(43),
      Q => \pin3Event1_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(44),
      Q => \pin3Event1_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(45),
      Q => \pin3Event1_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(46),
      Q => \pin3Event1_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(47),
      Q => \pin3Event1_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(4),
      Q => \pin3Event1_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(5),
      Q => \pin3Event1_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(6),
      Q => \pin3Event1_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(7),
      Q => \pin3Event1_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(8),
      Q => \pin3Event1_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => pin3Event1,
      D => plusOp(9),
      Q => \pin3Event1_reg_n_0_[9]\,
      R => globalReset
    );
\pin3Event2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2[0]_i_1_n_0\,
      Q => \pin3Event2_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[12]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[12]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[12]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[16]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[16]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[16]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[16]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[20]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[20]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[20]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[4]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[20]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[24]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[24]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[24]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[24]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[28]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[28]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[28]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[28]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[32]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[4]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[32]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[32]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[32]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[36]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[36]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[36]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[36]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[40]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[40]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[40]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[4]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[40]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[44]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[44]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[44]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[44]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[47]_i_2_n_7\,
      Q => \pin3Event2_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[47]_i_2_n_6\,
      Q => \pin3Event2_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[47]_i_2_n_5\,
      Q => \pin3Event2_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[4]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[8]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[8]_i_1_n_6\,
      Q => \pin3Event2_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[8]_i_1_n_5\,
      Q => \pin3Event2_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[8]_i_1_n_4\,
      Q => \pin3Event2_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => pin3Event2,
      D => \pin0Event2_reg[12]_i_1_n_7\,
      Q => \pin3Event2_reg_n_0_[9]\,
      R => globalReset
    );
\pin3Event3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3[0]_i_1_n_0\,
      Q => \pin3Event3_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[12]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[12]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[12]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[16]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[16]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[16]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[16]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[20]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[20]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[20]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[4]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[20]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[24]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[24]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[24]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[24]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[28]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[28]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[28]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[28]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[32]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[4]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[32]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[32]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[32]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[36]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[36]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[36]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[36]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[40]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[40]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[40]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[4]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[40]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[44]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[44]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[44]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[44]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[47]_i_2_n_7\,
      Q => \pin3Event3_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[47]_i_2_n_6\,
      Q => \pin3Event3_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[47]_i_2_n_5\,
      Q => \pin3Event3_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[4]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[8]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[8]_i_1_n_6\,
      Q => \pin3Event3_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[8]_i_1_n_5\,
      Q => \pin3Event3_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[8]_i_1_n_4\,
      Q => \pin3Event3_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => pin3Event3,
      D => \pin0Event3_reg[12]_i_1_n_7\,
      Q => \pin3Event3_reg_n_0_[9]\,
      R => globalReset
    );
\pin3Event4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4[0]_i_1_n_0\,
      Q => \pin3Event4_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[12]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[12]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[12]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[16]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[16]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[16]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[16]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event4_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[20]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event4_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[20]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[20]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[4]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event4_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[20]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event4_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[24]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event4_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[24]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event4_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[24]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event4_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[24]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event4_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[28]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event4_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[28]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event4_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[28]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event4_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[28]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event4_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[32]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[4]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event4_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[32]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event4_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[32]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event4_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[32]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event4_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[36]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event4_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[36]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event4_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[36]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event4_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[36]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event4_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[40]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event4_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[40]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event4_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[40]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[4]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event4_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[40]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event4_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[44]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event4_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[44]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event4_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[44]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event4_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[44]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event4_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[47]_i_2_n_7\,
      Q => \pin3Event4_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event4_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[47]_i_2_n_6\,
      Q => \pin3Event4_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event4_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[47]_i_2_n_5\,
      Q => \pin3Event4_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[4]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[8]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[8]_i_1_n_6\,
      Q => \pin3Event4_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[8]_i_1_n_5\,
      Q => \pin3Event4_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[8]_i_1_n_4\,
      Q => \pin3Event4_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => pin3Event4,
      D => \pin0Event4_reg[12]_i_1_n_7\,
      Q => \pin3Event4_reg_n_0_[9]\,
      R => globalReset
    );
\pin3Event5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5[0]_i_1_n_0\,
      Q => \pin3Event5_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[12]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[12]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[12]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[16]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[16]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[16]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event5_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[16]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event5_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[20]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event5_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[20]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event5_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[20]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[4]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event5_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[20]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event5_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[24]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event5_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[24]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event5_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[24]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event5_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[24]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event5_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[28]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event5_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[28]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event5_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[28]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event5_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[28]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event5_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[32]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[4]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event5_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[32]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event5_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[32]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event5_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[32]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event5_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[36]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event5_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[36]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event5_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[36]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event5_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[36]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event5_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[40]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event5_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[40]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event5_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[40]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[4]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event5_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[40]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event5_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[44]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event5_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[44]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event5_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[44]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event5_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[44]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event5_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[47]_i_2_n_7\,
      Q => \pin3Event5_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event5_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[47]_i_2_n_6\,
      Q => \pin3Event5_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event5_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[47]_i_2_n_5\,
      Q => \pin3Event5_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[4]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[8]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[8]_i_1_n_6\,
      Q => \pin3Event5_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[8]_i_1_n_5\,
      Q => \pin3Event5_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[8]_i_1_n_4\,
      Q => \pin3Event5_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => pin3Event5,
      D => \pin0Event5_reg[12]_i_1_n_7\,
      Q => \pin3Event5_reg_n_0_[9]\,
      R => globalReset
    );
\pin3Event6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6[0]_i_1_n_0\,
      Q => \pin3Event6_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[12]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[12]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[12]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[16]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[16]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[16]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event6_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[16]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event6_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[20]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event6_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[20]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event6_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[20]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[4]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event6_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[20]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event6_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[24]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event6_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[24]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event6_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[24]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event6_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[24]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event6_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[28]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event6_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[28]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event6_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[28]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event6_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[28]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event6_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[32]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[4]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event6_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[32]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event6_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[32]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event6_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[32]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event6_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[36]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event6_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[36]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event6_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[36]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event6_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[36]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event6_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[40]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event6_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[40]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event6_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[40]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[4]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event6_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[40]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event6_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[44]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event6_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[44]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event6_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[44]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event6_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[44]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event6_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[47]_i_2_n_7\,
      Q => \pin3Event6_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event6_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[47]_i_2_n_6\,
      Q => \pin3Event6_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event6_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[47]_i_2_n_5\,
      Q => \pin3Event6_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[4]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[8]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[8]_i_1_n_6\,
      Q => \pin3Event6_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[8]_i_1_n_5\,
      Q => \pin3Event6_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[8]_i_1_n_4\,
      Q => \pin3Event6_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => pin3Event6,
      D => \pin0Event6_reg[12]_i_1_n_7\,
      Q => \pin3Event6_reg_n_0_[9]\,
      R => globalReset
    );
\pin3Event7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7[0]_i_1_n_0\,
      Q => \pin3Event7_reg_n_0_[0]\,
      R => globalReset
    );
\pin3Event7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[12]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[10]\,
      R => globalReset
    );
\pin3Event7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[12]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[11]\,
      R => globalReset
    );
\pin3Event7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[12]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[12]\,
      R => globalReset
    );
\pin3Event7_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[16]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[13]\,
      R => globalReset
    );
\pin3Event7_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[16]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[14]\,
      R => globalReset
    );
\pin3Event7_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[16]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[15]\,
      R => globalReset
    );
\pin3Event7_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[16]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[16]\,
      R => globalReset
    );
\pin3Event7_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[20]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[17]\,
      R => globalReset
    );
\pin3Event7_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[20]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[18]\,
      R => globalReset
    );
\pin3Event7_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[20]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[19]\,
      R => globalReset
    );
\pin3Event7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[4]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[1]\,
      R => globalReset
    );
\pin3Event7_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[20]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[20]\,
      R => globalReset
    );
\pin3Event7_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[24]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[21]\,
      R => globalReset
    );
\pin3Event7_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[24]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[22]\,
      R => globalReset
    );
\pin3Event7_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[24]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[23]\,
      R => globalReset
    );
\pin3Event7_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[24]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[24]\,
      R => globalReset
    );
\pin3Event7_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[28]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[25]\,
      R => globalReset
    );
\pin3Event7_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[28]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[26]\,
      R => globalReset
    );
\pin3Event7_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[28]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[27]\,
      R => globalReset
    );
\pin3Event7_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[28]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[28]\,
      R => globalReset
    );
\pin3Event7_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[32]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[29]\,
      R => globalReset
    );
\pin3Event7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[4]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[2]\,
      R => globalReset
    );
\pin3Event7_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[32]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[30]\,
      R => globalReset
    );
\pin3Event7_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[32]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[31]\,
      R => globalReset
    );
\pin3Event7_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[32]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[32]\,
      R => globalReset
    );
\pin3Event7_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[36]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[33]\,
      R => globalReset
    );
\pin3Event7_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[36]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[34]\,
      R => globalReset
    );
\pin3Event7_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[36]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[35]\,
      R => globalReset
    );
\pin3Event7_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[36]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[36]\,
      R => globalReset
    );
\pin3Event7_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[40]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[37]\,
      R => globalReset
    );
\pin3Event7_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[40]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[38]\,
      R => globalReset
    );
\pin3Event7_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[40]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[39]\,
      R => globalReset
    );
\pin3Event7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[4]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[3]\,
      R => globalReset
    );
\pin3Event7_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[40]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[40]\,
      R => globalReset
    );
\pin3Event7_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[44]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[41]\,
      R => globalReset
    );
\pin3Event7_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[44]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[42]\,
      R => globalReset
    );
\pin3Event7_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[44]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[43]\,
      R => globalReset
    );
\pin3Event7_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[44]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[44]\,
      R => globalReset
    );
\pin3Event7_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[47]_i_2_n_7\,
      Q => \pin3Event7_reg_n_0_[45]\,
      R => globalReset
    );
\pin3Event7_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[47]_i_2_n_6\,
      Q => \pin3Event7_reg_n_0_[46]\,
      R => globalReset
    );
\pin3Event7_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[47]_i_2_n_5\,
      Q => \pin3Event7_reg_n_0_[47]\,
      R => globalReset
    );
\pin3Event7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[4]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[4]\,
      R => globalReset
    );
\pin3Event7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[8]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[5]\,
      R => globalReset
    );
\pin3Event7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[8]_i_1_n_6\,
      Q => \pin3Event7_reg_n_0_[6]\,
      R => globalReset
    );
\pin3Event7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[8]_i_1_n_5\,
      Q => \pin3Event7_reg_n_0_[7]\,
      R => globalReset
    );
\pin3Event7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[8]_i_1_n_4\,
      Q => \pin3Event7_reg_n_0_[8]\,
      R => globalReset
    );
\pin3Event7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => pin3Event7,
      D => \pin0Event7_reg[12]_i_1_n_7\,
      Q => \pin3Event7_reg_n_0_[9]\,
      R => globalReset
    );
\pin3EventCounter[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pin3eventcounter_out\(0),
      O => \pin3EventCounter[3]_i_2_n_0\
    );
\pin3EventCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[3]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(0),
      R => globalReset
    );
\pin3EventCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[11]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(10),
      R => globalReset
    );
\pin3EventCounter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[11]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(11),
      R => globalReset
    );
\pin3EventCounter_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[7]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[11]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[11]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[11]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[11]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[11]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[11]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(11 downto 8)
    );
\pin3EventCounter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[15]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(12),
      R => globalReset
    );
\pin3EventCounter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[15]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(13),
      R => globalReset
    );
\pin3EventCounter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[15]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(14),
      R => globalReset
    );
\pin3EventCounter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[15]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(15),
      R => globalReset
    );
\pin3EventCounter_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[11]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[15]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[15]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[15]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[15]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[15]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[15]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(15 downto 12)
    );
\pin3EventCounter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[19]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(16),
      R => globalReset
    );
\pin3EventCounter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[19]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(17),
      R => globalReset
    );
\pin3EventCounter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[19]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(18),
      R => globalReset
    );
\pin3EventCounter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[19]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(19),
      R => globalReset
    );
\pin3EventCounter_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[15]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[19]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[19]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[19]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[19]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[19]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[19]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(19 downto 16)
    );
\pin3EventCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[3]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(1),
      R => globalReset
    );
\pin3EventCounter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[23]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(20),
      R => globalReset
    );
\pin3EventCounter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[23]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(21),
      R => globalReset
    );
\pin3EventCounter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[23]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(22),
      R => globalReset
    );
\pin3EventCounter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[23]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(23),
      R => globalReset
    );
\pin3EventCounter_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[19]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[23]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[23]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[23]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[23]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[23]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[23]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(23 downto 20)
    );
\pin3EventCounter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[27]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(24),
      R => globalReset
    );
\pin3EventCounter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[27]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(25),
      R => globalReset
    );
\pin3EventCounter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[27]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(26),
      R => globalReset
    );
\pin3EventCounter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[27]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(27),
      R => globalReset
    );
\pin3EventCounter_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[23]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[27]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[27]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[27]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[27]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[27]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[27]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(27 downto 24)
    );
\pin3EventCounter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[31]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(28),
      R => globalReset
    );
\pin3EventCounter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[31]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(29),
      R => globalReset
    );
\pin3EventCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[3]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(2),
      R => globalReset
    );
\pin3EventCounter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[31]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(30),
      R => globalReset
    );
\pin3EventCounter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[31]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(31),
      R => globalReset
    );
\pin3EventCounter_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[27]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[31]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[31]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[31]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[31]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[31]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[31]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(31 downto 28)
    );
\pin3EventCounter_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[35]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(32),
      R => globalReset
    );
\pin3EventCounter_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[35]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(33),
      R => globalReset
    );
\pin3EventCounter_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[35]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(34),
      R => globalReset
    );
\pin3EventCounter_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[35]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(35),
      R => globalReset
    );
\pin3EventCounter_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[31]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[35]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[35]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[35]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[35]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[35]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[35]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[35]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(35 downto 32)
    );
\pin3EventCounter_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[39]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(36),
      R => globalReset
    );
\pin3EventCounter_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[39]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(37),
      R => globalReset
    );
\pin3EventCounter_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[39]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(38),
      R => globalReset
    );
\pin3EventCounter_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[39]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(39),
      R => globalReset
    );
\pin3EventCounter_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[35]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[39]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[39]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[39]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[39]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[39]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[39]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[39]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(39 downto 36)
    );
\pin3EventCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[3]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(3),
      R => globalReset
    );
\pin3EventCounter_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin3EventCounter_reg[3]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[3]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[3]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pin3EventCounter_reg[3]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[3]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[3]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^pin3eventcounter_out\(3 downto 1),
      S(0) => \pin3EventCounter[3]_i_2_n_0\
    );
\pin3EventCounter_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[43]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(40),
      R => globalReset
    );
\pin3EventCounter_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[43]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(41),
      R => globalReset
    );
\pin3EventCounter_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[43]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(42),
      R => globalReset
    );
\pin3EventCounter_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[43]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(43),
      R => globalReset
    );
\pin3EventCounter_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[39]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[43]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[43]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[43]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[43]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[43]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[43]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[43]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(43 downto 40)
    );
\pin3EventCounter_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[47]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(44),
      R => globalReset
    );
\pin3EventCounter_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[47]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(45),
      R => globalReset
    );
\pin3EventCounter_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[47]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(46),
      R => globalReset
    );
\pin3EventCounter_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[47]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(47),
      R => globalReset
    );
\pin3EventCounter_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin3EventCounter_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pin3EventCounter_reg[47]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[47]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[47]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[47]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[47]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[47]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(47 downto 44)
    );
\pin3EventCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[7]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(4),
      R => globalReset
    );
\pin3EventCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[7]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(5),
      R => globalReset
    );
\pin3EventCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[7]_i_1_n_5\,
      Q => \^pin3eventcounter_out\(6),
      R => globalReset
    );
\pin3EventCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[7]_i_1_n_4\,
      Q => \^pin3eventcounter_out\(7),
      R => globalReset
    );
\pin3EventCounter_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3EventCounter_reg[3]_i_1_n_0\,
      CO(3) => \pin3EventCounter_reg[7]_i_1_n_0\,
      CO(2) => \pin3EventCounter_reg[7]_i_1_n_1\,
      CO(1) => \pin3EventCounter_reg[7]_i_1_n_2\,
      CO(0) => \pin3EventCounter_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pin3EventCounter_reg[7]_i_1_n_4\,
      O(2) => \pin3EventCounter_reg[7]_i_1_n_5\,
      O(1) => \pin3EventCounter_reg[7]_i_1_n_6\,
      O(0) => \pin3EventCounter_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^pin3eventcounter_out\(7 downto 4)
    );
\pin3EventCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[11]_i_1_n_7\,
      Q => \^pin3eventcounter_out\(8),
      R => globalReset
    );
\pin3EventCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => memAddr3,
      D => \pin3EventCounter_reg[11]_i_1_n_6\,
      Q => \^pin3eventcounter_out\(9),
      R => globalReset
    );
\pin3Event[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[9]\,
      I1 => \pin3Event_reg[15]_i_13_n_6\,
      I2 => \pin3Event_reg[15]_i_14_n_6\,
      O => \pin3Event[11]_i_10_n_0\
    );
\pin3Event[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[8]\,
      I1 => \pin3Event_reg[15]_i_13_n_7\,
      I2 => \pin3Event_reg[15]_i_14_n_7\,
      O => \pin3Event[11]_i_11_n_0\
    );
\pin3Event[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[7]\,
      I1 => \pin3Event_reg[11]_i_13_n_4\,
      I2 => \pin3Event_reg[11]_i_14_n_4\,
      O => \pin3Event[11]_i_12_n_0\
    );
\pin3Event[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[6]\,
      I1 => \pin3Event_reg[11]_i_13_n_5\,
      I2 => \pin3Event_reg[11]_i_14_n_5\,
      O => \pin3Event[11]_i_15_n_0\
    );
\pin3Event[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[6]\,
      I1 => \pin3Event5_reg_n_0_[6]\,
      I2 => \pin3Event3_reg_n_0_[6]\,
      O => \pin3Event[11]_i_16_n_0\
    );
\pin3Event[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[5]\,
      I1 => \pin3Event5_reg_n_0_[5]\,
      I2 => \pin3Event3_reg_n_0_[5]\,
      O => \pin3Event[11]_i_17_n_0\
    );
\pin3Event[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[4]\,
      I1 => \pin3Event5_reg_n_0_[4]\,
      I2 => \pin3Event3_reg_n_0_[4]\,
      O => \pin3Event[11]_i_18_n_0\
    );
\pin3Event[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[3]\,
      I1 => \pin3Event5_reg_n_0_[3]\,
      I2 => \pin3Event3_reg_n_0_[3]\,
      O => \pin3Event[11]_i_19_n_0\
    );
\pin3Event[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[10]\,
      I1 => \pin3Event_reg[15]_i_13_n_5\,
      I2 => \pin3Event_reg[15]_i_14_n_5\,
      I3 => \pin3Event[11]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[10]\,
      O => \pin3Event[11]_i_2_n_0\
    );
\pin3Event[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[7]\,
      I1 => \pin3Event5_reg_n_0_[7]\,
      I2 => \pin3Event3_reg_n_0_[7]\,
      I3 => \pin3Event[11]_i_16_n_0\,
      O => \pin3Event[11]_i_20_n_0\
    );
\pin3Event[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[6]\,
      I1 => \pin3Event5_reg_n_0_[6]\,
      I2 => \pin3Event3_reg_n_0_[6]\,
      I3 => \pin3Event[11]_i_17_n_0\,
      O => \pin3Event[11]_i_21_n_0\
    );
\pin3Event[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[5]\,
      I1 => \pin3Event5_reg_n_0_[5]\,
      I2 => \pin3Event3_reg_n_0_[5]\,
      I3 => \pin3Event[11]_i_18_n_0\,
      O => \pin3Event[11]_i_22_n_0\
    );
\pin3Event[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[4]\,
      I1 => \pin3Event5_reg_n_0_[4]\,
      I2 => \pin3Event3_reg_n_0_[4]\,
      I3 => \pin3Event[11]_i_19_n_0\,
      O => \pin3Event[11]_i_23_n_0\
    );
\pin3Event[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[6]\,
      I1 => \pin3Event6_reg_n_0_[6]\,
      I2 => \pin3Event0_reg_n_0_[6]\,
      O => \pin3Event[11]_i_24_n_0\
    );
\pin3Event[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[5]\,
      I1 => \pin3Event6_reg_n_0_[5]\,
      I2 => \pin3Event0_reg_n_0_[5]\,
      O => \pin3Event[11]_i_25_n_0\
    );
\pin3Event[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[4]\,
      I1 => \pin3Event6_reg_n_0_[4]\,
      I2 => \pin3Event0_reg_n_0_[4]\,
      O => \pin3Event[11]_i_26_n_0\
    );
\pin3Event[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[3]\,
      I1 => \pin3Event6_reg_n_0_[3]\,
      I2 => \pin3Event0_reg_n_0_[3]\,
      O => \pin3Event[11]_i_27_n_0\
    );
\pin3Event[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[7]\,
      I1 => \pin3Event6_reg_n_0_[7]\,
      I2 => \pin3Event0_reg_n_0_[7]\,
      I3 => \pin3Event[11]_i_24_n_0\,
      O => \pin3Event[11]_i_28_n_0\
    );
\pin3Event[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[6]\,
      I1 => \pin3Event6_reg_n_0_[6]\,
      I2 => \pin3Event0_reg_n_0_[6]\,
      I3 => \pin3Event[11]_i_25_n_0\,
      O => \pin3Event[11]_i_29_n_0\
    );
\pin3Event[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[9]\,
      I1 => \pin3Event_reg[15]_i_13_n_6\,
      I2 => \pin3Event_reg[15]_i_14_n_6\,
      I3 => \pin3Event[11]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[9]\,
      O => \pin3Event[11]_i_3_n_0\
    );
\pin3Event[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[5]\,
      I1 => \pin3Event6_reg_n_0_[5]\,
      I2 => \pin3Event0_reg_n_0_[5]\,
      I3 => \pin3Event[11]_i_26_n_0\,
      O => \pin3Event[11]_i_30_n_0\
    );
\pin3Event[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[4]\,
      I1 => \pin3Event6_reg_n_0_[4]\,
      I2 => \pin3Event0_reg_n_0_[4]\,
      I3 => \pin3Event[11]_i_27_n_0\,
      O => \pin3Event[11]_i_31_n_0\
    );
\pin3Event[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[8]\,
      I1 => \pin3Event_reg[15]_i_13_n_7\,
      I2 => \pin3Event_reg[15]_i_14_n_7\,
      I3 => \pin3Event[11]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[8]\,
      O => \pin3Event[11]_i_4_n_0\
    );
\pin3Event[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[7]\,
      I1 => \pin3Event_reg[11]_i_13_n_4\,
      I2 => \pin3Event_reg[11]_i_14_n_4\,
      I3 => \pin3Event[11]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[7]\,
      O => \pin3Event[11]_i_5_n_0\
    );
\pin3Event[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[11]_i_2_n_0\,
      I1 => \pin3Event_reg[15]_i_14_n_4\,
      I2 => \pin3Event_reg[15]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[11]\,
      I4 => \pin3Event2_reg_n_0_[11]\,
      I5 => \pin3Event[15]_i_15_n_0\,
      O => \pin3Event[11]_i_6_n_0\
    );
\pin3Event[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[11]_i_3_n_0\,
      I1 => \pin3Event_reg[15]_i_14_n_5\,
      I2 => \pin3Event_reg[15]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[10]\,
      I4 => \pin3Event2_reg_n_0_[10]\,
      I5 => \pin3Event[11]_i_10_n_0\,
      O => \pin3Event[11]_i_7_n_0\
    );
\pin3Event[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[11]_i_4_n_0\,
      I1 => \pin3Event_reg[15]_i_14_n_6\,
      I2 => \pin3Event_reg[15]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[9]\,
      I4 => \pin3Event2_reg_n_0_[9]\,
      I5 => \pin3Event[11]_i_11_n_0\,
      O => \pin3Event[11]_i_8_n_0\
    );
\pin3Event[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[11]_i_5_n_0\,
      I1 => \pin3Event_reg[15]_i_14_n_7\,
      I2 => \pin3Event_reg[15]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[8]\,
      I4 => \pin3Event2_reg_n_0_[8]\,
      I5 => \pin3Event[11]_i_12_n_0\,
      O => \pin3Event[11]_i_9_n_0\
    );
\pin3Event[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[13]\,
      I1 => \pin3Event_reg[19]_i_13_n_6\,
      I2 => \pin3Event_reg[19]_i_14_n_6\,
      O => \pin3Event[15]_i_10_n_0\
    );
\pin3Event[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[12]\,
      I1 => \pin3Event_reg[19]_i_13_n_7\,
      I2 => \pin3Event_reg[19]_i_14_n_7\,
      O => \pin3Event[15]_i_11_n_0\
    );
\pin3Event[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[11]\,
      I1 => \pin3Event_reg[15]_i_13_n_4\,
      I2 => \pin3Event_reg[15]_i_14_n_4\,
      O => \pin3Event[15]_i_12_n_0\
    );
\pin3Event[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[10]\,
      I1 => \pin3Event_reg[15]_i_14_n_5\,
      I2 => \pin3Event_reg[15]_i_13_n_5\,
      O => \pin3Event[15]_i_15_n_0\
    );
\pin3Event[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[10]\,
      I1 => \pin3Event5_reg_n_0_[10]\,
      I2 => \pin3Event3_reg_n_0_[10]\,
      O => \pin3Event[15]_i_16_n_0\
    );
\pin3Event[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[9]\,
      I1 => \pin3Event5_reg_n_0_[9]\,
      I2 => \pin3Event3_reg_n_0_[9]\,
      O => \pin3Event[15]_i_17_n_0\
    );
\pin3Event[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[8]\,
      I1 => \pin3Event5_reg_n_0_[8]\,
      I2 => \pin3Event3_reg_n_0_[8]\,
      O => \pin3Event[15]_i_18_n_0\
    );
\pin3Event[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[7]\,
      I1 => \pin3Event5_reg_n_0_[7]\,
      I2 => \pin3Event3_reg_n_0_[7]\,
      O => \pin3Event[15]_i_19_n_0\
    );
\pin3Event[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[14]\,
      I1 => \pin3Event_reg[19]_i_13_n_5\,
      I2 => \pin3Event_reg[19]_i_14_n_5\,
      I3 => \pin3Event[15]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[14]\,
      O => \pin3Event[15]_i_2_n_0\
    );
\pin3Event[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[11]\,
      I1 => \pin3Event5_reg_n_0_[11]\,
      I2 => \pin3Event3_reg_n_0_[11]\,
      I3 => \pin3Event[15]_i_16_n_0\,
      O => \pin3Event[15]_i_20_n_0\
    );
\pin3Event[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[10]\,
      I1 => \pin3Event5_reg_n_0_[10]\,
      I2 => \pin3Event3_reg_n_0_[10]\,
      I3 => \pin3Event[15]_i_17_n_0\,
      O => \pin3Event[15]_i_21_n_0\
    );
\pin3Event[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[9]\,
      I1 => \pin3Event5_reg_n_0_[9]\,
      I2 => \pin3Event3_reg_n_0_[9]\,
      I3 => \pin3Event[15]_i_18_n_0\,
      O => \pin3Event[15]_i_22_n_0\
    );
\pin3Event[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[8]\,
      I1 => \pin3Event5_reg_n_0_[8]\,
      I2 => \pin3Event3_reg_n_0_[8]\,
      I3 => \pin3Event[15]_i_19_n_0\,
      O => \pin3Event[15]_i_23_n_0\
    );
\pin3Event[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[10]\,
      I1 => \pin3Event6_reg_n_0_[10]\,
      I2 => \pin3Event0_reg_n_0_[10]\,
      O => \pin3Event[15]_i_24_n_0\
    );
\pin3Event[15]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[9]\,
      I1 => \pin3Event6_reg_n_0_[9]\,
      I2 => \pin3Event0_reg_n_0_[9]\,
      O => \pin3Event[15]_i_25_n_0\
    );
\pin3Event[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[8]\,
      I1 => \pin3Event6_reg_n_0_[8]\,
      I2 => \pin3Event0_reg_n_0_[8]\,
      O => \pin3Event[15]_i_26_n_0\
    );
\pin3Event[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[7]\,
      I1 => \pin3Event6_reg_n_0_[7]\,
      I2 => \pin3Event0_reg_n_0_[7]\,
      O => \pin3Event[15]_i_27_n_0\
    );
\pin3Event[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[11]\,
      I1 => \pin3Event6_reg_n_0_[11]\,
      I2 => \pin3Event0_reg_n_0_[11]\,
      I3 => \pin3Event[15]_i_24_n_0\,
      O => \pin3Event[15]_i_28_n_0\
    );
\pin3Event[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[10]\,
      I1 => \pin3Event6_reg_n_0_[10]\,
      I2 => \pin3Event0_reg_n_0_[10]\,
      I3 => \pin3Event[15]_i_25_n_0\,
      O => \pin3Event[15]_i_29_n_0\
    );
\pin3Event[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[13]\,
      I1 => \pin3Event_reg[19]_i_13_n_6\,
      I2 => \pin3Event_reg[19]_i_14_n_6\,
      I3 => \pin3Event[15]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[13]\,
      O => \pin3Event[15]_i_3_n_0\
    );
\pin3Event[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[9]\,
      I1 => \pin3Event6_reg_n_0_[9]\,
      I2 => \pin3Event0_reg_n_0_[9]\,
      I3 => \pin3Event[15]_i_26_n_0\,
      O => \pin3Event[15]_i_30_n_0\
    );
\pin3Event[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[8]\,
      I1 => \pin3Event6_reg_n_0_[8]\,
      I2 => \pin3Event0_reg_n_0_[8]\,
      I3 => \pin3Event[15]_i_27_n_0\,
      O => \pin3Event[15]_i_31_n_0\
    );
\pin3Event[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[12]\,
      I1 => \pin3Event_reg[19]_i_13_n_7\,
      I2 => \pin3Event_reg[19]_i_14_n_7\,
      I3 => \pin3Event[15]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[12]\,
      O => \pin3Event[15]_i_4_n_0\
    );
\pin3Event[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[11]\,
      I1 => \pin3Event_reg[15]_i_13_n_4\,
      I2 => \pin3Event_reg[15]_i_14_n_4\,
      I3 => \pin3Event[15]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[11]\,
      O => \pin3Event[15]_i_5_n_0\
    );
\pin3Event[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[15]_i_2_n_0\,
      I1 => \pin3Event_reg[19]_i_14_n_4\,
      I2 => \pin3Event_reg[19]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[15]\,
      I4 => \pin3Event2_reg_n_0_[15]\,
      I5 => \pin3Event[19]_i_15_n_0\,
      O => \pin3Event[15]_i_6_n_0\
    );
\pin3Event[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[15]_i_3_n_0\,
      I1 => \pin3Event_reg[19]_i_14_n_5\,
      I2 => \pin3Event_reg[19]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[14]\,
      I4 => \pin3Event2_reg_n_0_[14]\,
      I5 => \pin3Event[15]_i_10_n_0\,
      O => \pin3Event[15]_i_7_n_0\
    );
\pin3Event[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[15]_i_4_n_0\,
      I1 => \pin3Event_reg[19]_i_14_n_6\,
      I2 => \pin3Event_reg[19]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[13]\,
      I4 => \pin3Event2_reg_n_0_[13]\,
      I5 => \pin3Event[15]_i_11_n_0\,
      O => \pin3Event[15]_i_8_n_0\
    );
\pin3Event[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[15]_i_5_n_0\,
      I1 => \pin3Event_reg[19]_i_14_n_7\,
      I2 => \pin3Event_reg[19]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[12]\,
      I4 => \pin3Event2_reg_n_0_[12]\,
      I5 => \pin3Event[15]_i_12_n_0\,
      O => \pin3Event[15]_i_9_n_0\
    );
\pin3Event[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[17]\,
      I1 => \pin3Event_reg[23]_i_13_n_6\,
      I2 => \pin3Event_reg[23]_i_14_n_6\,
      O => \pin3Event[19]_i_10_n_0\
    );
\pin3Event[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[16]\,
      I1 => \pin3Event_reg[23]_i_13_n_7\,
      I2 => \pin3Event_reg[23]_i_14_n_7\,
      O => \pin3Event[19]_i_11_n_0\
    );
\pin3Event[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[15]\,
      I1 => \pin3Event_reg[19]_i_13_n_4\,
      I2 => \pin3Event_reg[19]_i_14_n_4\,
      O => \pin3Event[19]_i_12_n_0\
    );
\pin3Event[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[14]\,
      I1 => \pin3Event_reg[19]_i_13_n_5\,
      I2 => \pin3Event_reg[19]_i_14_n_5\,
      O => \pin3Event[19]_i_15_n_0\
    );
\pin3Event[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[14]\,
      I1 => \pin3Event5_reg_n_0_[14]\,
      I2 => \pin3Event3_reg_n_0_[14]\,
      O => \pin3Event[19]_i_16_n_0\
    );
\pin3Event[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[13]\,
      I1 => \pin3Event5_reg_n_0_[13]\,
      I2 => \pin3Event3_reg_n_0_[13]\,
      O => \pin3Event[19]_i_17_n_0\
    );
\pin3Event[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[12]\,
      I1 => \pin3Event5_reg_n_0_[12]\,
      I2 => \pin3Event3_reg_n_0_[12]\,
      O => \pin3Event[19]_i_18_n_0\
    );
\pin3Event[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[11]\,
      I1 => \pin3Event5_reg_n_0_[11]\,
      I2 => \pin3Event3_reg_n_0_[11]\,
      O => \pin3Event[19]_i_19_n_0\
    );
\pin3Event[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[18]\,
      I1 => \pin3Event_reg[23]_i_13_n_5\,
      I2 => \pin3Event_reg[23]_i_14_n_5\,
      I3 => \pin3Event[19]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[18]\,
      O => \pin3Event[19]_i_2_n_0\
    );
\pin3Event[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[15]\,
      I1 => \pin3Event5_reg_n_0_[15]\,
      I2 => \pin3Event3_reg_n_0_[15]\,
      I3 => \pin3Event[19]_i_16_n_0\,
      O => \pin3Event[19]_i_20_n_0\
    );
\pin3Event[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[14]\,
      I1 => \pin3Event5_reg_n_0_[14]\,
      I2 => \pin3Event3_reg_n_0_[14]\,
      I3 => \pin3Event[19]_i_17_n_0\,
      O => \pin3Event[19]_i_21_n_0\
    );
\pin3Event[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[13]\,
      I1 => \pin3Event5_reg_n_0_[13]\,
      I2 => \pin3Event3_reg_n_0_[13]\,
      I3 => \pin3Event[19]_i_18_n_0\,
      O => \pin3Event[19]_i_22_n_0\
    );
\pin3Event[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[12]\,
      I1 => \pin3Event5_reg_n_0_[12]\,
      I2 => \pin3Event3_reg_n_0_[12]\,
      I3 => \pin3Event[19]_i_19_n_0\,
      O => \pin3Event[19]_i_23_n_0\
    );
\pin3Event[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[14]\,
      I1 => \pin3Event6_reg_n_0_[14]\,
      I2 => \pin3Event0_reg_n_0_[14]\,
      O => \pin3Event[19]_i_24_n_0\
    );
\pin3Event[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[13]\,
      I1 => \pin3Event6_reg_n_0_[13]\,
      I2 => \pin3Event0_reg_n_0_[13]\,
      O => \pin3Event[19]_i_25_n_0\
    );
\pin3Event[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[12]\,
      I1 => \pin3Event6_reg_n_0_[12]\,
      I2 => \pin3Event0_reg_n_0_[12]\,
      O => \pin3Event[19]_i_26_n_0\
    );
\pin3Event[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[11]\,
      I1 => \pin3Event6_reg_n_0_[11]\,
      I2 => \pin3Event0_reg_n_0_[11]\,
      O => \pin3Event[19]_i_27_n_0\
    );
\pin3Event[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[15]\,
      I1 => \pin3Event6_reg_n_0_[15]\,
      I2 => \pin3Event0_reg_n_0_[15]\,
      I3 => \pin3Event[19]_i_24_n_0\,
      O => \pin3Event[19]_i_28_n_0\
    );
\pin3Event[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[14]\,
      I1 => \pin3Event6_reg_n_0_[14]\,
      I2 => \pin3Event0_reg_n_0_[14]\,
      I3 => \pin3Event[19]_i_25_n_0\,
      O => \pin3Event[19]_i_29_n_0\
    );
\pin3Event[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[17]\,
      I1 => \pin3Event_reg[23]_i_13_n_6\,
      I2 => \pin3Event_reg[23]_i_14_n_6\,
      I3 => \pin3Event[19]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[17]\,
      O => \pin3Event[19]_i_3_n_0\
    );
\pin3Event[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[13]\,
      I1 => \pin3Event6_reg_n_0_[13]\,
      I2 => \pin3Event0_reg_n_0_[13]\,
      I3 => \pin3Event[19]_i_26_n_0\,
      O => \pin3Event[19]_i_30_n_0\
    );
\pin3Event[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[12]\,
      I1 => \pin3Event6_reg_n_0_[12]\,
      I2 => \pin3Event0_reg_n_0_[12]\,
      I3 => \pin3Event[19]_i_27_n_0\,
      O => \pin3Event[19]_i_31_n_0\
    );
\pin3Event[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[16]\,
      I1 => \pin3Event_reg[23]_i_13_n_7\,
      I2 => \pin3Event_reg[23]_i_14_n_7\,
      I3 => \pin3Event[19]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[16]\,
      O => \pin3Event[19]_i_4_n_0\
    );
\pin3Event[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[15]\,
      I1 => \pin3Event_reg[19]_i_13_n_4\,
      I2 => \pin3Event_reg[19]_i_14_n_4\,
      I3 => \pin3Event[19]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[15]\,
      O => \pin3Event[19]_i_5_n_0\
    );
\pin3Event[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[19]_i_2_n_0\,
      I1 => \pin3Event_reg[23]_i_14_n_4\,
      I2 => \pin3Event_reg[23]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[19]\,
      I4 => \pin3Event2_reg_n_0_[19]\,
      I5 => \pin3Event[23]_i_15_n_0\,
      O => \pin3Event[19]_i_6_n_0\
    );
\pin3Event[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[19]_i_3_n_0\,
      I1 => \pin3Event_reg[23]_i_14_n_5\,
      I2 => \pin3Event_reg[23]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[18]\,
      I4 => \pin3Event2_reg_n_0_[18]\,
      I5 => \pin3Event[19]_i_10_n_0\,
      O => \pin3Event[19]_i_7_n_0\
    );
\pin3Event[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[19]_i_4_n_0\,
      I1 => \pin3Event_reg[23]_i_14_n_6\,
      I2 => \pin3Event_reg[23]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[17]\,
      I4 => \pin3Event2_reg_n_0_[17]\,
      I5 => \pin3Event[19]_i_11_n_0\,
      O => \pin3Event[19]_i_8_n_0\
    );
\pin3Event[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[19]_i_5_n_0\,
      I1 => \pin3Event_reg[23]_i_14_n_7\,
      I2 => \pin3Event_reg[23]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[16]\,
      I4 => \pin3Event2_reg_n_0_[16]\,
      I5 => \pin3Event[19]_i_12_n_0\,
      O => \pin3Event[19]_i_9_n_0\
    );
\pin3Event[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[21]\,
      I1 => \pin3Event_reg[27]_i_13_n_6\,
      I2 => \pin3Event_reg[27]_i_14_n_6\,
      O => \pin3Event[23]_i_10_n_0\
    );
\pin3Event[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[20]\,
      I1 => \pin3Event_reg[27]_i_13_n_7\,
      I2 => \pin3Event_reg[27]_i_14_n_7\,
      O => \pin3Event[23]_i_11_n_0\
    );
\pin3Event[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[19]\,
      I1 => \pin3Event_reg[23]_i_13_n_4\,
      I2 => \pin3Event_reg[23]_i_14_n_4\,
      O => \pin3Event[23]_i_12_n_0\
    );
\pin3Event[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[18]\,
      I1 => \pin3Event_reg[23]_i_13_n_5\,
      I2 => \pin3Event_reg[23]_i_14_n_5\,
      O => \pin3Event[23]_i_15_n_0\
    );
\pin3Event[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[18]\,
      I1 => \pin3Event5_reg_n_0_[18]\,
      I2 => \pin3Event3_reg_n_0_[18]\,
      O => \pin3Event[23]_i_16_n_0\
    );
\pin3Event[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[17]\,
      I1 => \pin3Event5_reg_n_0_[17]\,
      I2 => \pin3Event3_reg_n_0_[17]\,
      O => \pin3Event[23]_i_17_n_0\
    );
\pin3Event[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[16]\,
      I1 => \pin3Event5_reg_n_0_[16]\,
      I2 => \pin3Event3_reg_n_0_[16]\,
      O => \pin3Event[23]_i_18_n_0\
    );
\pin3Event[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[15]\,
      I1 => \pin3Event5_reg_n_0_[15]\,
      I2 => \pin3Event3_reg_n_0_[15]\,
      O => \pin3Event[23]_i_19_n_0\
    );
\pin3Event[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[22]\,
      I1 => \pin3Event_reg[27]_i_13_n_5\,
      I2 => \pin3Event_reg[27]_i_14_n_5\,
      I3 => \pin3Event[23]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[22]\,
      O => \pin3Event[23]_i_2_n_0\
    );
\pin3Event[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[19]\,
      I1 => \pin3Event5_reg_n_0_[19]\,
      I2 => \pin3Event3_reg_n_0_[19]\,
      I3 => \pin3Event[23]_i_16_n_0\,
      O => \pin3Event[23]_i_20_n_0\
    );
\pin3Event[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[18]\,
      I1 => \pin3Event5_reg_n_0_[18]\,
      I2 => \pin3Event3_reg_n_0_[18]\,
      I3 => \pin3Event[23]_i_17_n_0\,
      O => \pin3Event[23]_i_21_n_0\
    );
\pin3Event[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[17]\,
      I1 => \pin3Event5_reg_n_0_[17]\,
      I2 => \pin3Event3_reg_n_0_[17]\,
      I3 => \pin3Event[23]_i_18_n_0\,
      O => \pin3Event[23]_i_22_n_0\
    );
\pin3Event[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[16]\,
      I1 => \pin3Event5_reg_n_0_[16]\,
      I2 => \pin3Event3_reg_n_0_[16]\,
      I3 => \pin3Event[23]_i_19_n_0\,
      O => \pin3Event[23]_i_23_n_0\
    );
\pin3Event[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[18]\,
      I1 => \pin3Event6_reg_n_0_[18]\,
      I2 => \pin3Event0_reg_n_0_[18]\,
      O => \pin3Event[23]_i_24_n_0\
    );
\pin3Event[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[17]\,
      I1 => \pin3Event6_reg_n_0_[17]\,
      I2 => \pin3Event0_reg_n_0_[17]\,
      O => \pin3Event[23]_i_25_n_0\
    );
\pin3Event[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[16]\,
      I1 => \pin3Event6_reg_n_0_[16]\,
      I2 => \pin3Event0_reg_n_0_[16]\,
      O => \pin3Event[23]_i_26_n_0\
    );
\pin3Event[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[15]\,
      I1 => \pin3Event6_reg_n_0_[15]\,
      I2 => \pin3Event0_reg_n_0_[15]\,
      O => \pin3Event[23]_i_27_n_0\
    );
\pin3Event[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[19]\,
      I1 => \pin3Event6_reg_n_0_[19]\,
      I2 => \pin3Event0_reg_n_0_[19]\,
      I3 => \pin3Event[23]_i_24_n_0\,
      O => \pin3Event[23]_i_28_n_0\
    );
\pin3Event[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[18]\,
      I1 => \pin3Event6_reg_n_0_[18]\,
      I2 => \pin3Event0_reg_n_0_[18]\,
      I3 => \pin3Event[23]_i_25_n_0\,
      O => \pin3Event[23]_i_29_n_0\
    );
\pin3Event[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[21]\,
      I1 => \pin3Event_reg[27]_i_13_n_6\,
      I2 => \pin3Event_reg[27]_i_14_n_6\,
      I3 => \pin3Event[23]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[21]\,
      O => \pin3Event[23]_i_3_n_0\
    );
\pin3Event[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[17]\,
      I1 => \pin3Event6_reg_n_0_[17]\,
      I2 => \pin3Event0_reg_n_0_[17]\,
      I3 => \pin3Event[23]_i_26_n_0\,
      O => \pin3Event[23]_i_30_n_0\
    );
\pin3Event[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[16]\,
      I1 => \pin3Event6_reg_n_0_[16]\,
      I2 => \pin3Event0_reg_n_0_[16]\,
      I3 => \pin3Event[23]_i_27_n_0\,
      O => \pin3Event[23]_i_31_n_0\
    );
\pin3Event[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[20]\,
      I1 => \pin3Event_reg[27]_i_13_n_7\,
      I2 => \pin3Event_reg[27]_i_14_n_7\,
      I3 => \pin3Event[23]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[20]\,
      O => \pin3Event[23]_i_4_n_0\
    );
\pin3Event[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[19]\,
      I1 => \pin3Event_reg[23]_i_13_n_4\,
      I2 => \pin3Event_reg[23]_i_14_n_4\,
      I3 => \pin3Event[23]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[19]\,
      O => \pin3Event[23]_i_5_n_0\
    );
\pin3Event[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[23]_i_2_n_0\,
      I1 => \pin3Event_reg[27]_i_14_n_4\,
      I2 => \pin3Event_reg[27]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[23]\,
      I4 => \pin3Event2_reg_n_0_[23]\,
      I5 => \pin3Event[27]_i_15_n_0\,
      O => \pin3Event[23]_i_6_n_0\
    );
\pin3Event[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[23]_i_3_n_0\,
      I1 => \pin3Event_reg[27]_i_14_n_5\,
      I2 => \pin3Event_reg[27]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[22]\,
      I4 => \pin3Event2_reg_n_0_[22]\,
      I5 => \pin3Event[23]_i_10_n_0\,
      O => \pin3Event[23]_i_7_n_0\
    );
\pin3Event[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[23]_i_4_n_0\,
      I1 => \pin3Event_reg[27]_i_14_n_6\,
      I2 => \pin3Event_reg[27]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[21]\,
      I4 => \pin3Event2_reg_n_0_[21]\,
      I5 => \pin3Event[23]_i_11_n_0\,
      O => \pin3Event[23]_i_8_n_0\
    );
\pin3Event[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[23]_i_5_n_0\,
      I1 => \pin3Event_reg[27]_i_14_n_7\,
      I2 => \pin3Event_reg[27]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[20]\,
      I4 => \pin3Event2_reg_n_0_[20]\,
      I5 => \pin3Event[23]_i_12_n_0\,
      O => \pin3Event[23]_i_9_n_0\
    );
\pin3Event[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[31]_i_14_n_6\,
      I1 => \pin3Event_reg[31]_i_13_n_6\,
      I2 => \pin3Event1_reg_n_0_[25]\,
      O => \pin3Event[27]_i_10_n_0\
    );
\pin3Event[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[31]_i_13_n_7\,
      I1 => \pin3Event_reg[31]_i_14_n_7\,
      I2 => \pin3Event1_reg_n_0_[24]\,
      O => \pin3Event[27]_i_11_n_0\
    );
\pin3Event[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[27]_i_14_n_4\,
      I1 => \pin3Event_reg[27]_i_13_n_4\,
      I2 => \pin3Event1_reg_n_0_[23]\,
      O => \pin3Event[27]_i_12_n_0\
    );
\pin3Event[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[27]_i_13_n_5\,
      I1 => \pin3Event_reg[27]_i_14_n_5\,
      I2 => \pin3Event1_reg_n_0_[22]\,
      O => \pin3Event[27]_i_15_n_0\
    );
\pin3Event[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[22]\,
      I1 => \pin3Event5_reg_n_0_[22]\,
      I2 => \pin3Event3_reg_n_0_[22]\,
      O => \pin3Event[27]_i_16_n_0\
    );
\pin3Event[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[21]\,
      I1 => \pin3Event5_reg_n_0_[21]\,
      I2 => \pin3Event3_reg_n_0_[21]\,
      O => \pin3Event[27]_i_17_n_0\
    );
\pin3Event[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[20]\,
      I1 => \pin3Event5_reg_n_0_[20]\,
      I2 => \pin3Event3_reg_n_0_[20]\,
      O => \pin3Event[27]_i_18_n_0\
    );
\pin3Event[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[19]\,
      I1 => \pin3Event5_reg_n_0_[19]\,
      I2 => \pin3Event3_reg_n_0_[19]\,
      O => \pin3Event[27]_i_19_n_0\
    );
\pin3Event[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[26]\,
      I1 => \pin3Event_reg[31]_i_13_n_5\,
      I2 => \pin3Event_reg[31]_i_14_n_5\,
      I3 => \pin3Event[27]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[26]\,
      O => \pin3Event[27]_i_2_n_0\
    );
\pin3Event[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[23]\,
      I1 => \pin3Event5_reg_n_0_[23]\,
      I2 => \pin3Event3_reg_n_0_[23]\,
      I3 => \pin3Event[27]_i_16_n_0\,
      O => \pin3Event[27]_i_20_n_0\
    );
\pin3Event[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[22]\,
      I1 => \pin3Event5_reg_n_0_[22]\,
      I2 => \pin3Event3_reg_n_0_[22]\,
      I3 => \pin3Event[27]_i_17_n_0\,
      O => \pin3Event[27]_i_21_n_0\
    );
\pin3Event[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[21]\,
      I1 => \pin3Event5_reg_n_0_[21]\,
      I2 => \pin3Event3_reg_n_0_[21]\,
      I3 => \pin3Event[27]_i_18_n_0\,
      O => \pin3Event[27]_i_22_n_0\
    );
\pin3Event[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[20]\,
      I1 => \pin3Event5_reg_n_0_[20]\,
      I2 => \pin3Event3_reg_n_0_[20]\,
      I3 => \pin3Event[27]_i_19_n_0\,
      O => \pin3Event[27]_i_23_n_0\
    );
\pin3Event[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[22]\,
      I1 => \pin3Event6_reg_n_0_[22]\,
      I2 => \pin3Event0_reg_n_0_[22]\,
      O => \pin3Event[27]_i_24_n_0\
    );
\pin3Event[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[21]\,
      I1 => \pin3Event6_reg_n_0_[21]\,
      I2 => \pin3Event0_reg_n_0_[21]\,
      O => \pin3Event[27]_i_25_n_0\
    );
\pin3Event[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[20]\,
      I1 => \pin3Event6_reg_n_0_[20]\,
      I2 => \pin3Event0_reg_n_0_[20]\,
      O => \pin3Event[27]_i_26_n_0\
    );
\pin3Event[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[19]\,
      I1 => \pin3Event6_reg_n_0_[19]\,
      I2 => \pin3Event0_reg_n_0_[19]\,
      O => \pin3Event[27]_i_27_n_0\
    );
\pin3Event[27]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[23]\,
      I1 => \pin3Event6_reg_n_0_[23]\,
      I2 => \pin3Event0_reg_n_0_[23]\,
      I3 => \pin3Event[27]_i_24_n_0\,
      O => \pin3Event[27]_i_28_n_0\
    );
\pin3Event[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[22]\,
      I1 => \pin3Event6_reg_n_0_[22]\,
      I2 => \pin3Event0_reg_n_0_[22]\,
      I3 => \pin3Event[27]_i_25_n_0\,
      O => \pin3Event[27]_i_29_n_0\
    );
\pin3Event[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[25]\,
      I1 => \pin3Event_reg[31]_i_13_n_6\,
      I2 => \pin3Event_reg[31]_i_14_n_6\,
      I3 => \pin3Event[27]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[25]\,
      O => \pin3Event[27]_i_3_n_0\
    );
\pin3Event[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[21]\,
      I1 => \pin3Event6_reg_n_0_[21]\,
      I2 => \pin3Event0_reg_n_0_[21]\,
      I3 => \pin3Event[27]_i_26_n_0\,
      O => \pin3Event[27]_i_30_n_0\
    );
\pin3Event[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[20]\,
      I1 => \pin3Event6_reg_n_0_[20]\,
      I2 => \pin3Event0_reg_n_0_[20]\,
      I3 => \pin3Event[27]_i_27_n_0\,
      O => \pin3Event[27]_i_31_n_0\
    );
\pin3Event[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[24]\,
      I1 => \pin3Event_reg[31]_i_13_n_7\,
      I2 => \pin3Event_reg[31]_i_14_n_7\,
      I3 => \pin3Event[27]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[24]\,
      O => \pin3Event[27]_i_4_n_0\
    );
\pin3Event[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[23]\,
      I1 => \pin3Event_reg[27]_i_13_n_4\,
      I2 => \pin3Event_reg[27]_i_14_n_4\,
      I3 => \pin3Event[27]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[23]\,
      O => \pin3Event[27]_i_5_n_0\
    );
\pin3Event[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[27]_i_2_n_0\,
      I1 => \pin3Event_reg[31]_i_14_n_4\,
      I2 => \pin3Event_reg[31]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[27]\,
      I4 => \pin3Event2_reg_n_0_[27]\,
      I5 => \pin3Event[31]_i_15_n_0\,
      O => \pin3Event[27]_i_6_n_0\
    );
\pin3Event[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[27]_i_3_n_0\,
      I1 => \pin3Event_reg[31]_i_14_n_5\,
      I2 => \pin3Event_reg[31]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[26]\,
      I4 => \pin3Event2_reg_n_0_[26]\,
      I5 => \pin3Event[27]_i_10_n_0\,
      O => \pin3Event[27]_i_7_n_0\
    );
\pin3Event[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[27]_i_4_n_0\,
      I1 => \pin3Event_reg[31]_i_14_n_6\,
      I2 => \pin3Event_reg[31]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[25]\,
      I4 => \pin3Event2_reg_n_0_[25]\,
      I5 => \pin3Event[27]_i_11_n_0\,
      O => \pin3Event[27]_i_8_n_0\
    );
\pin3Event[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[27]_i_5_n_0\,
      I1 => \pin3Event_reg[31]_i_14_n_7\,
      I2 => \pin3Event_reg[31]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[24]\,
      I4 => \pin3Event2_reg_n_0_[24]\,
      I5 => \pin3Event[27]_i_12_n_0\,
      O => \pin3Event[27]_i_9_n_0\
    );
\pin3Event[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[35]_i_14_n_6\,
      I1 => \pin3Event_reg[35]_i_13_n_6\,
      I2 => \pin3Event1_reg_n_0_[29]\,
      O => \pin3Event[31]_i_10_n_0\
    );
\pin3Event[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[35]_i_13_n_7\,
      I1 => \pin3Event_reg[35]_i_14_n_7\,
      I2 => \pin3Event1_reg_n_0_[28]\,
      O => \pin3Event[31]_i_11_n_0\
    );
\pin3Event[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[31]_i_14_n_4\,
      I1 => \pin3Event_reg[31]_i_13_n_4\,
      I2 => \pin3Event1_reg_n_0_[27]\,
      O => \pin3Event[31]_i_12_n_0\
    );
\pin3Event[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[31]_i_13_n_5\,
      I1 => \pin3Event_reg[31]_i_14_n_5\,
      I2 => \pin3Event1_reg_n_0_[26]\,
      O => \pin3Event[31]_i_15_n_0\
    );
\pin3Event[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[26]\,
      I1 => \pin3Event5_reg_n_0_[26]\,
      I2 => \pin3Event3_reg_n_0_[26]\,
      O => \pin3Event[31]_i_16_n_0\
    );
\pin3Event[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[25]\,
      I1 => \pin3Event5_reg_n_0_[25]\,
      I2 => \pin3Event3_reg_n_0_[25]\,
      O => \pin3Event[31]_i_17_n_0\
    );
\pin3Event[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[24]\,
      I1 => \pin3Event5_reg_n_0_[24]\,
      I2 => \pin3Event3_reg_n_0_[24]\,
      O => \pin3Event[31]_i_18_n_0\
    );
\pin3Event[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[23]\,
      I1 => \pin3Event5_reg_n_0_[23]\,
      I2 => \pin3Event3_reg_n_0_[23]\,
      O => \pin3Event[31]_i_19_n_0\
    );
\pin3Event[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[30]\,
      I1 => \pin3Event_reg[35]_i_13_n_5\,
      I2 => \pin3Event_reg[35]_i_14_n_5\,
      I3 => \pin3Event[31]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[30]\,
      O => \pin3Event[31]_i_2_n_0\
    );
\pin3Event[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[27]\,
      I1 => \pin3Event5_reg_n_0_[27]\,
      I2 => \pin3Event3_reg_n_0_[27]\,
      I3 => \pin3Event[31]_i_16_n_0\,
      O => \pin3Event[31]_i_20_n_0\
    );
\pin3Event[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[26]\,
      I1 => \pin3Event5_reg_n_0_[26]\,
      I2 => \pin3Event3_reg_n_0_[26]\,
      I3 => \pin3Event[31]_i_17_n_0\,
      O => \pin3Event[31]_i_21_n_0\
    );
\pin3Event[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[25]\,
      I1 => \pin3Event5_reg_n_0_[25]\,
      I2 => \pin3Event3_reg_n_0_[25]\,
      I3 => \pin3Event[31]_i_18_n_0\,
      O => \pin3Event[31]_i_22_n_0\
    );
\pin3Event[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[24]\,
      I1 => \pin3Event5_reg_n_0_[24]\,
      I2 => \pin3Event3_reg_n_0_[24]\,
      I3 => \pin3Event[31]_i_19_n_0\,
      O => \pin3Event[31]_i_23_n_0\
    );
\pin3Event[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[26]\,
      I1 => \pin3Event6_reg_n_0_[26]\,
      I2 => \pin3Event0_reg_n_0_[26]\,
      O => \pin3Event[31]_i_24_n_0\
    );
\pin3Event[31]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[25]\,
      I1 => \pin3Event6_reg_n_0_[25]\,
      I2 => \pin3Event0_reg_n_0_[25]\,
      O => \pin3Event[31]_i_25_n_0\
    );
\pin3Event[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[24]\,
      I1 => \pin3Event6_reg_n_0_[24]\,
      I2 => \pin3Event0_reg_n_0_[24]\,
      O => \pin3Event[31]_i_26_n_0\
    );
\pin3Event[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[23]\,
      I1 => \pin3Event6_reg_n_0_[23]\,
      I2 => \pin3Event0_reg_n_0_[23]\,
      O => \pin3Event[31]_i_27_n_0\
    );
\pin3Event[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[27]\,
      I1 => \pin3Event6_reg_n_0_[27]\,
      I2 => \pin3Event0_reg_n_0_[27]\,
      I3 => \pin3Event[31]_i_24_n_0\,
      O => \pin3Event[31]_i_28_n_0\
    );
\pin3Event[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[26]\,
      I1 => \pin3Event6_reg_n_0_[26]\,
      I2 => \pin3Event0_reg_n_0_[26]\,
      I3 => \pin3Event[31]_i_25_n_0\,
      O => \pin3Event[31]_i_29_n_0\
    );
\pin3Event[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[29]\,
      I1 => \pin3Event_reg[35]_i_13_n_6\,
      I2 => \pin3Event_reg[35]_i_14_n_6\,
      I3 => \pin3Event[31]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[29]\,
      O => \pin3Event[31]_i_3_n_0\
    );
\pin3Event[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[25]\,
      I1 => \pin3Event6_reg_n_0_[25]\,
      I2 => \pin3Event0_reg_n_0_[25]\,
      I3 => \pin3Event[31]_i_26_n_0\,
      O => \pin3Event[31]_i_30_n_0\
    );
\pin3Event[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[24]\,
      I1 => \pin3Event6_reg_n_0_[24]\,
      I2 => \pin3Event0_reg_n_0_[24]\,
      I3 => \pin3Event[31]_i_27_n_0\,
      O => \pin3Event[31]_i_31_n_0\
    );
\pin3Event[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[28]\,
      I1 => \pin3Event_reg[35]_i_13_n_7\,
      I2 => \pin3Event_reg[35]_i_14_n_7\,
      I3 => \pin3Event[31]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[28]\,
      O => \pin3Event[31]_i_4_n_0\
    );
\pin3Event[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[27]\,
      I1 => \pin3Event_reg[31]_i_13_n_4\,
      I2 => \pin3Event_reg[31]_i_14_n_4\,
      I3 => \pin3Event[31]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[27]\,
      O => \pin3Event[31]_i_5_n_0\
    );
\pin3Event[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[31]_i_2_n_0\,
      I1 => \pin3Event_reg[35]_i_14_n_4\,
      I2 => \pin3Event_reg[35]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[31]\,
      I4 => \pin3Event2_reg_n_0_[31]\,
      I5 => \pin3Event[35]_i_15_n_0\,
      O => \pin3Event[31]_i_6_n_0\
    );
\pin3Event[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[31]_i_3_n_0\,
      I1 => \pin3Event_reg[35]_i_14_n_5\,
      I2 => \pin3Event_reg[35]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[30]\,
      I4 => \pin3Event2_reg_n_0_[30]\,
      I5 => \pin3Event[31]_i_10_n_0\,
      O => \pin3Event[31]_i_7_n_0\
    );
\pin3Event[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[31]_i_4_n_0\,
      I1 => \pin3Event_reg[35]_i_14_n_6\,
      I2 => \pin3Event_reg[35]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[29]\,
      I4 => \pin3Event2_reg_n_0_[29]\,
      I5 => \pin3Event[31]_i_11_n_0\,
      O => \pin3Event[31]_i_8_n_0\
    );
\pin3Event[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[31]_i_5_n_0\,
      I1 => \pin3Event_reg[35]_i_14_n_7\,
      I2 => \pin3Event_reg[35]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[28]\,
      I4 => \pin3Event2_reg_n_0_[28]\,
      I5 => \pin3Event[31]_i_12_n_0\,
      O => \pin3Event[31]_i_9_n_0\
    );
\pin3Event[35]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[39]_i_14_n_6\,
      I1 => \pin3Event_reg[39]_i_13_n_6\,
      I2 => \pin3Event1_reg_n_0_[33]\,
      O => \pin3Event[35]_i_10_n_0\
    );
\pin3Event[35]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[39]_i_13_n_7\,
      I1 => \pin3Event_reg[39]_i_14_n_7\,
      I2 => \pin3Event1_reg_n_0_[32]\,
      O => \pin3Event[35]_i_11_n_0\
    );
\pin3Event[35]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[35]_i_14_n_4\,
      I1 => \pin3Event_reg[35]_i_13_n_4\,
      I2 => \pin3Event1_reg_n_0_[31]\,
      O => \pin3Event[35]_i_12_n_0\
    );
\pin3Event[35]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[35]_i_13_n_5\,
      I1 => \pin3Event_reg[35]_i_14_n_5\,
      I2 => \pin3Event1_reg_n_0_[30]\,
      O => \pin3Event[35]_i_15_n_0\
    );
\pin3Event[35]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[30]\,
      I1 => \pin3Event5_reg_n_0_[30]\,
      I2 => \pin3Event3_reg_n_0_[30]\,
      O => \pin3Event[35]_i_16_n_0\
    );
\pin3Event[35]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[29]\,
      I1 => \pin3Event5_reg_n_0_[29]\,
      I2 => \pin3Event3_reg_n_0_[29]\,
      O => \pin3Event[35]_i_17_n_0\
    );
\pin3Event[35]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[28]\,
      I1 => \pin3Event5_reg_n_0_[28]\,
      I2 => \pin3Event3_reg_n_0_[28]\,
      O => \pin3Event[35]_i_18_n_0\
    );
\pin3Event[35]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[27]\,
      I1 => \pin3Event5_reg_n_0_[27]\,
      I2 => \pin3Event3_reg_n_0_[27]\,
      O => \pin3Event[35]_i_19_n_0\
    );
\pin3Event[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[34]\,
      I1 => \pin3Event_reg[39]_i_13_n_5\,
      I2 => \pin3Event_reg[39]_i_14_n_5\,
      I3 => \pin3Event[35]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[34]\,
      O => \pin3Event[35]_i_2_n_0\
    );
\pin3Event[35]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[31]\,
      I1 => \pin3Event5_reg_n_0_[31]\,
      I2 => \pin3Event3_reg_n_0_[31]\,
      I3 => \pin3Event[35]_i_16_n_0\,
      O => \pin3Event[35]_i_20_n_0\
    );
\pin3Event[35]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[30]\,
      I1 => \pin3Event5_reg_n_0_[30]\,
      I2 => \pin3Event3_reg_n_0_[30]\,
      I3 => \pin3Event[35]_i_17_n_0\,
      O => \pin3Event[35]_i_21_n_0\
    );
\pin3Event[35]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[29]\,
      I1 => \pin3Event5_reg_n_0_[29]\,
      I2 => \pin3Event3_reg_n_0_[29]\,
      I3 => \pin3Event[35]_i_18_n_0\,
      O => \pin3Event[35]_i_22_n_0\
    );
\pin3Event[35]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[28]\,
      I1 => \pin3Event5_reg_n_0_[28]\,
      I2 => \pin3Event3_reg_n_0_[28]\,
      I3 => \pin3Event[35]_i_19_n_0\,
      O => \pin3Event[35]_i_23_n_0\
    );
\pin3Event[35]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[30]\,
      I1 => \pin3Event6_reg_n_0_[30]\,
      I2 => \pin3Event0_reg_n_0_[30]\,
      O => \pin3Event[35]_i_24_n_0\
    );
\pin3Event[35]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[29]\,
      I1 => \pin3Event6_reg_n_0_[29]\,
      I2 => \pin3Event0_reg_n_0_[29]\,
      O => \pin3Event[35]_i_25_n_0\
    );
\pin3Event[35]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[28]\,
      I1 => \pin3Event6_reg_n_0_[28]\,
      I2 => \pin3Event0_reg_n_0_[28]\,
      O => \pin3Event[35]_i_26_n_0\
    );
\pin3Event[35]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[27]\,
      I1 => \pin3Event6_reg_n_0_[27]\,
      I2 => \pin3Event0_reg_n_0_[27]\,
      O => \pin3Event[35]_i_27_n_0\
    );
\pin3Event[35]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[31]\,
      I1 => \pin3Event6_reg_n_0_[31]\,
      I2 => \pin3Event0_reg_n_0_[31]\,
      I3 => \pin3Event[35]_i_24_n_0\,
      O => \pin3Event[35]_i_28_n_0\
    );
\pin3Event[35]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[30]\,
      I1 => \pin3Event6_reg_n_0_[30]\,
      I2 => \pin3Event0_reg_n_0_[30]\,
      I3 => \pin3Event[35]_i_25_n_0\,
      O => \pin3Event[35]_i_29_n_0\
    );
\pin3Event[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[33]\,
      I1 => \pin3Event_reg[39]_i_13_n_6\,
      I2 => \pin3Event_reg[39]_i_14_n_6\,
      I3 => \pin3Event[35]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[33]\,
      O => \pin3Event[35]_i_3_n_0\
    );
\pin3Event[35]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[29]\,
      I1 => \pin3Event6_reg_n_0_[29]\,
      I2 => \pin3Event0_reg_n_0_[29]\,
      I3 => \pin3Event[35]_i_26_n_0\,
      O => \pin3Event[35]_i_30_n_0\
    );
\pin3Event[35]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[28]\,
      I1 => \pin3Event6_reg_n_0_[28]\,
      I2 => \pin3Event0_reg_n_0_[28]\,
      I3 => \pin3Event[35]_i_27_n_0\,
      O => \pin3Event[35]_i_31_n_0\
    );
\pin3Event[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[32]\,
      I1 => \pin3Event_reg[39]_i_13_n_7\,
      I2 => \pin3Event_reg[39]_i_14_n_7\,
      I3 => \pin3Event[35]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[32]\,
      O => \pin3Event[35]_i_4_n_0\
    );
\pin3Event[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[31]\,
      I1 => \pin3Event_reg[35]_i_13_n_4\,
      I2 => \pin3Event_reg[35]_i_14_n_4\,
      I3 => \pin3Event[35]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[31]\,
      O => \pin3Event[35]_i_5_n_0\
    );
\pin3Event[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[35]_i_2_n_0\,
      I1 => \pin3Event_reg[39]_i_14_n_4\,
      I2 => \pin3Event_reg[39]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[35]\,
      I4 => \pin3Event2_reg_n_0_[35]\,
      I5 => \pin3Event[39]_i_15_n_0\,
      O => \pin3Event[35]_i_6_n_0\
    );
\pin3Event[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[35]_i_3_n_0\,
      I1 => \pin3Event_reg[39]_i_14_n_5\,
      I2 => \pin3Event_reg[39]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[34]\,
      I4 => \pin3Event2_reg_n_0_[34]\,
      I5 => \pin3Event[35]_i_10_n_0\,
      O => \pin3Event[35]_i_7_n_0\
    );
\pin3Event[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[35]_i_4_n_0\,
      I1 => \pin3Event_reg[39]_i_14_n_6\,
      I2 => \pin3Event_reg[39]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[33]\,
      I4 => \pin3Event2_reg_n_0_[33]\,
      I5 => \pin3Event[35]_i_11_n_0\,
      O => \pin3Event[35]_i_8_n_0\
    );
\pin3Event[35]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[35]_i_5_n_0\,
      I1 => \pin3Event_reg[39]_i_14_n_7\,
      I2 => \pin3Event_reg[39]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[32]\,
      I4 => \pin3Event2_reg_n_0_[32]\,
      I5 => \pin3Event[35]_i_12_n_0\,
      O => \pin3Event[35]_i_9_n_0\
    );
\pin3Event[39]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[43]_i_13_n_6\,
      I1 => \pin3Event_reg[43]_i_14_n_6\,
      I2 => \pin3Event1_reg_n_0_[37]\,
      O => \pin3Event[39]_i_10_n_0\
    );
\pin3Event[39]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[43]_i_13_n_7\,
      I1 => \pin3Event_reg[43]_i_14_n_7\,
      I2 => \pin3Event1_reg_n_0_[36]\,
      O => \pin3Event[39]_i_11_n_0\
    );
\pin3Event[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[39]_i_13_n_4\,
      I1 => \pin3Event_reg[39]_i_14_n_4\,
      I2 => \pin3Event1_reg_n_0_[35]\,
      O => \pin3Event[39]_i_12_n_0\
    );
\pin3Event[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[39]_i_13_n_5\,
      I1 => \pin3Event_reg[39]_i_14_n_5\,
      I2 => \pin3Event1_reg_n_0_[34]\,
      O => \pin3Event[39]_i_15_n_0\
    );
\pin3Event[39]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[34]\,
      I1 => \pin3Event5_reg_n_0_[34]\,
      I2 => \pin3Event3_reg_n_0_[34]\,
      O => \pin3Event[39]_i_16_n_0\
    );
\pin3Event[39]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[33]\,
      I1 => \pin3Event5_reg_n_0_[33]\,
      I2 => \pin3Event3_reg_n_0_[33]\,
      O => \pin3Event[39]_i_17_n_0\
    );
\pin3Event[39]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[32]\,
      I1 => \pin3Event5_reg_n_0_[32]\,
      I2 => \pin3Event3_reg_n_0_[32]\,
      O => \pin3Event[39]_i_18_n_0\
    );
\pin3Event[39]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[31]\,
      I1 => \pin3Event5_reg_n_0_[31]\,
      I2 => \pin3Event3_reg_n_0_[31]\,
      O => \pin3Event[39]_i_19_n_0\
    );
\pin3Event[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[38]\,
      I1 => \pin3Event_reg[43]_i_13_n_5\,
      I2 => \pin3Event_reg[43]_i_14_n_5\,
      I3 => \pin3Event[39]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[38]\,
      O => \pin3Event[39]_i_2_n_0\
    );
\pin3Event[39]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[35]\,
      I1 => \pin3Event5_reg_n_0_[35]\,
      I2 => \pin3Event3_reg_n_0_[35]\,
      I3 => \pin3Event[39]_i_16_n_0\,
      O => \pin3Event[39]_i_20_n_0\
    );
\pin3Event[39]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[34]\,
      I1 => \pin3Event5_reg_n_0_[34]\,
      I2 => \pin3Event3_reg_n_0_[34]\,
      I3 => \pin3Event[39]_i_17_n_0\,
      O => \pin3Event[39]_i_21_n_0\
    );
\pin3Event[39]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[33]\,
      I1 => \pin3Event5_reg_n_0_[33]\,
      I2 => \pin3Event3_reg_n_0_[33]\,
      I3 => \pin3Event[39]_i_18_n_0\,
      O => \pin3Event[39]_i_22_n_0\
    );
\pin3Event[39]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[32]\,
      I1 => \pin3Event5_reg_n_0_[32]\,
      I2 => \pin3Event3_reg_n_0_[32]\,
      I3 => \pin3Event[39]_i_19_n_0\,
      O => \pin3Event[39]_i_23_n_0\
    );
\pin3Event[39]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[34]\,
      I1 => \pin3Event6_reg_n_0_[34]\,
      I2 => \pin3Event0_reg_n_0_[34]\,
      O => \pin3Event[39]_i_24_n_0\
    );
\pin3Event[39]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[33]\,
      I1 => \pin3Event6_reg_n_0_[33]\,
      I2 => \pin3Event0_reg_n_0_[33]\,
      O => \pin3Event[39]_i_25_n_0\
    );
\pin3Event[39]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[32]\,
      I1 => \pin3Event6_reg_n_0_[32]\,
      I2 => \pin3Event0_reg_n_0_[32]\,
      O => \pin3Event[39]_i_26_n_0\
    );
\pin3Event[39]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[31]\,
      I1 => \pin3Event6_reg_n_0_[31]\,
      I2 => \pin3Event0_reg_n_0_[31]\,
      O => \pin3Event[39]_i_27_n_0\
    );
\pin3Event[39]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[35]\,
      I1 => \pin3Event6_reg_n_0_[35]\,
      I2 => \pin3Event0_reg_n_0_[35]\,
      I3 => \pin3Event[39]_i_24_n_0\,
      O => \pin3Event[39]_i_28_n_0\
    );
\pin3Event[39]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[34]\,
      I1 => \pin3Event6_reg_n_0_[34]\,
      I2 => \pin3Event0_reg_n_0_[34]\,
      I3 => \pin3Event[39]_i_25_n_0\,
      O => \pin3Event[39]_i_29_n_0\
    );
\pin3Event[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[37]\,
      I1 => \pin3Event_reg[43]_i_13_n_6\,
      I2 => \pin3Event_reg[43]_i_14_n_6\,
      I3 => \pin3Event[39]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[37]\,
      O => \pin3Event[39]_i_3_n_0\
    );
\pin3Event[39]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[33]\,
      I1 => \pin3Event6_reg_n_0_[33]\,
      I2 => \pin3Event0_reg_n_0_[33]\,
      I3 => \pin3Event[39]_i_26_n_0\,
      O => \pin3Event[39]_i_30_n_0\
    );
\pin3Event[39]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[32]\,
      I1 => \pin3Event6_reg_n_0_[32]\,
      I2 => \pin3Event0_reg_n_0_[32]\,
      I3 => \pin3Event[39]_i_27_n_0\,
      O => \pin3Event[39]_i_31_n_0\
    );
\pin3Event[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[36]\,
      I1 => \pin3Event_reg[43]_i_13_n_7\,
      I2 => \pin3Event_reg[43]_i_14_n_7\,
      I3 => \pin3Event[39]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[36]\,
      O => \pin3Event[39]_i_4_n_0\
    );
\pin3Event[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[35]\,
      I1 => \pin3Event_reg[39]_i_13_n_4\,
      I2 => \pin3Event_reg[39]_i_14_n_4\,
      I3 => \pin3Event[39]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[35]\,
      O => \pin3Event[39]_i_5_n_0\
    );
\pin3Event[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[39]_i_2_n_0\,
      I1 => \pin3Event_reg[43]_i_14_n_4\,
      I2 => \pin3Event_reg[43]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[39]\,
      I4 => \pin3Event2_reg_n_0_[39]\,
      I5 => \pin3Event[43]_i_15_n_0\,
      O => \pin3Event[39]_i_6_n_0\
    );
\pin3Event[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[39]_i_3_n_0\,
      I1 => \pin3Event_reg[43]_i_14_n_5\,
      I2 => \pin3Event_reg[43]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[38]\,
      I4 => \pin3Event2_reg_n_0_[38]\,
      I5 => \pin3Event[39]_i_10_n_0\,
      O => \pin3Event[39]_i_7_n_0\
    );
\pin3Event[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[39]_i_4_n_0\,
      I1 => \pin3Event_reg[43]_i_14_n_6\,
      I2 => \pin3Event_reg[43]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[37]\,
      I4 => \pin3Event2_reg_n_0_[37]\,
      I5 => \pin3Event[39]_i_11_n_0\,
      O => \pin3Event[39]_i_8_n_0\
    );
\pin3Event[39]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[39]_i_5_n_0\,
      I1 => \pin3Event_reg[43]_i_14_n_7\,
      I2 => \pin3Event_reg[43]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[36]\,
      I4 => \pin3Event2_reg_n_0_[36]\,
      I5 => \pin3Event[39]_i_12_n_0\,
      O => \pin3Event[39]_i_9_n_0\
    );
\pin3Event[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[2]\,
      I1 => \pin3Event_reg[7]_i_13_n_5\,
      I2 => \pin3Event_reg[7]_i_14_n_5\,
      O => \pin3Event[3]_i_10_n_0\
    );
\pin3Event[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[2]\,
      I1 => \pin3Event_reg[7]_i_13_n_5\,
      I2 => \pin3Event_reg[7]_i_14_n_5\,
      I3 => \pin3Event[3]_i_9_n_0\,
      I4 => \pin3Event2_reg_n_0_[2]\,
      O => \pin3Event[3]_i_2_n_0\
    );
\pin3Event[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \pin3Event[3]_i_9_n_0\,
      I1 => \pin3Event2_reg_n_0_[2]\,
      I2 => \pin3Event1_reg_n_0_[2]\,
      I3 => \pin3Event_reg[7]_i_13_n_5\,
      I4 => \pin3Event_reg[7]_i_14_n_5\,
      O => \pin3Event[3]_i_3_n_0\
    );
\pin3Event[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event_reg[7]_i_14_n_6\,
      I1 => \pin3Event_reg[7]_i_13_n_6\,
      I2 => \pin3Event1_reg_n_0_[1]\,
      I3 => \pin3Event2_reg_n_0_[1]\,
      O => \pin3Event[3]_i_4_n_0\
    );
\pin3Event[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[3]_i_2_n_0\,
      I1 => \pin3Event_reg[7]_i_14_n_4\,
      I2 => \pin3Event_reg[7]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[3]\,
      I4 => \pin3Event2_reg_n_0_[3]\,
      I5 => \pin3Event[7]_i_15_n_0\,
      O => \pin3Event[3]_i_5_n_0\
    );
\pin3Event[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \pin3Event[3]_i_10_n_0\,
      I1 => \pin3Event2_reg_n_0_[2]\,
      I2 => \pin3Event1_reg_n_0_[1]\,
      I3 => \pin3Event_reg[7]_i_13_n_6\,
      I4 => \pin3Event_reg[7]_i_14_n_6\,
      I5 => \pin3Event2_reg_n_0_[1]\,
      O => \pin3Event[3]_i_6_n_0\
    );
\pin3Event[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \pin3Event[3]_i_4_n_0\,
      I1 => \pin3Event_reg[7]_i_14_n_7\,
      I2 => \pin3Event_reg[7]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[0]\,
      O => \pin3Event[3]_i_7_n_0\
    );
\pin3Event[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event_reg[7]_i_14_n_7\,
      I1 => \pin3Event_reg[7]_i_13_n_7\,
      I2 => \pin3Event1_reg_n_0_[0]\,
      I3 => \pin3Event2_reg_n_0_[0]\,
      O => \pin3Event[3]_i_8_n_0\
    );
\pin3Event[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[1]\,
      I1 => \pin3Event_reg[7]_i_13_n_6\,
      I2 => \pin3Event_reg[7]_i_14_n_6\,
      O => \pin3Event[3]_i_9_n_0\
    );
\pin3Event[43]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[47]_i_14_n_6\,
      I1 => \pin3Event1_reg_n_0_[41]\,
      I2 => \pin3Event_reg[47]_i_15_n_6\,
      O => \pin3Event[43]_i_10_n_0\
    );
\pin3Event[43]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[47]_i_14_n_7\,
      I1 => \pin3Event_reg[47]_i_15_n_7\,
      I2 => \pin3Event1_reg_n_0_[40]\,
      O => \pin3Event[43]_i_11_n_0\
    );
\pin3Event[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[43]_i_13_n_4\,
      I1 => \pin3Event1_reg_n_0_[39]\,
      I2 => \pin3Event_reg[43]_i_14_n_4\,
      O => \pin3Event[43]_i_12_n_0\
    );
\pin3Event[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[43]_i_13_n_5\,
      I1 => \pin3Event_reg[43]_i_14_n_5\,
      I2 => \pin3Event1_reg_n_0_[38]\,
      O => \pin3Event[43]_i_15_n_0\
    );
\pin3Event[43]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[38]\,
      I1 => \pin3Event5_reg_n_0_[38]\,
      I2 => \pin3Event3_reg_n_0_[38]\,
      O => \pin3Event[43]_i_16_n_0\
    );
\pin3Event[43]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[37]\,
      I1 => \pin3Event5_reg_n_0_[37]\,
      I2 => \pin3Event3_reg_n_0_[37]\,
      O => \pin3Event[43]_i_17_n_0\
    );
\pin3Event[43]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[36]\,
      I1 => \pin3Event5_reg_n_0_[36]\,
      I2 => \pin3Event3_reg_n_0_[36]\,
      O => \pin3Event[43]_i_18_n_0\
    );
\pin3Event[43]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[35]\,
      I1 => \pin3Event5_reg_n_0_[35]\,
      I2 => \pin3Event3_reg_n_0_[35]\,
      O => \pin3Event[43]_i_19_n_0\
    );
\pin3Event[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[42]\,
      I1 => \pin3Event_reg[47]_i_14_n_5\,
      I2 => \pin3Event_reg[47]_i_15_n_5\,
      I3 => \pin3Event[43]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[42]\,
      O => \pin3Event[43]_i_2_n_0\
    );
\pin3Event[43]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[39]\,
      I1 => \pin3Event5_reg_n_0_[39]\,
      I2 => \pin3Event3_reg_n_0_[39]\,
      I3 => \pin3Event[43]_i_16_n_0\,
      O => \pin3Event[43]_i_20_n_0\
    );
\pin3Event[43]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[38]\,
      I1 => \pin3Event5_reg_n_0_[38]\,
      I2 => \pin3Event3_reg_n_0_[38]\,
      I3 => \pin3Event[43]_i_17_n_0\,
      O => \pin3Event[43]_i_21_n_0\
    );
\pin3Event[43]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[37]\,
      I1 => \pin3Event5_reg_n_0_[37]\,
      I2 => \pin3Event3_reg_n_0_[37]\,
      I3 => \pin3Event[43]_i_18_n_0\,
      O => \pin3Event[43]_i_22_n_0\
    );
\pin3Event[43]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[36]\,
      I1 => \pin3Event5_reg_n_0_[36]\,
      I2 => \pin3Event3_reg_n_0_[36]\,
      I3 => \pin3Event[43]_i_19_n_0\,
      O => \pin3Event[43]_i_23_n_0\
    );
\pin3Event[43]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[38]\,
      I1 => \pin3Event6_reg_n_0_[38]\,
      I2 => \pin3Event0_reg_n_0_[38]\,
      O => \pin3Event[43]_i_24_n_0\
    );
\pin3Event[43]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[37]\,
      I1 => \pin3Event6_reg_n_0_[37]\,
      I2 => \pin3Event0_reg_n_0_[37]\,
      O => \pin3Event[43]_i_25_n_0\
    );
\pin3Event[43]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[36]\,
      I1 => \pin3Event6_reg_n_0_[36]\,
      I2 => \pin3Event0_reg_n_0_[36]\,
      O => \pin3Event[43]_i_26_n_0\
    );
\pin3Event[43]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[35]\,
      I1 => \pin3Event6_reg_n_0_[35]\,
      I2 => \pin3Event0_reg_n_0_[35]\,
      O => \pin3Event[43]_i_27_n_0\
    );
\pin3Event[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[39]\,
      I1 => \pin3Event6_reg_n_0_[39]\,
      I2 => \pin3Event0_reg_n_0_[39]\,
      I3 => \pin3Event[43]_i_24_n_0\,
      O => \pin3Event[43]_i_28_n_0\
    );
\pin3Event[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[38]\,
      I1 => \pin3Event6_reg_n_0_[38]\,
      I2 => \pin3Event0_reg_n_0_[38]\,
      I3 => \pin3Event[43]_i_25_n_0\,
      O => \pin3Event[43]_i_29_n_0\
    );
\pin3Event[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[41]\,
      I1 => \pin3Event_reg[47]_i_14_n_6\,
      I2 => \pin3Event_reg[47]_i_15_n_6\,
      I3 => \pin3Event[43]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[41]\,
      O => \pin3Event[43]_i_3_n_0\
    );
\pin3Event[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[37]\,
      I1 => \pin3Event6_reg_n_0_[37]\,
      I2 => \pin3Event0_reg_n_0_[37]\,
      I3 => \pin3Event[43]_i_26_n_0\,
      O => \pin3Event[43]_i_30_n_0\
    );
\pin3Event[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[36]\,
      I1 => \pin3Event6_reg_n_0_[36]\,
      I2 => \pin3Event0_reg_n_0_[36]\,
      I3 => \pin3Event[43]_i_27_n_0\,
      O => \pin3Event[43]_i_31_n_0\
    );
\pin3Event[43]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[40]\,
      I1 => \pin3Event_reg[47]_i_14_n_7\,
      I2 => \pin3Event_reg[47]_i_15_n_7\,
      I3 => \pin3Event[43]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[40]\,
      O => \pin3Event[43]_i_4_n_0\
    );
\pin3Event[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[39]\,
      I1 => \pin3Event_reg[43]_i_13_n_4\,
      I2 => \pin3Event_reg[43]_i_14_n_4\,
      I3 => \pin3Event[43]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[39]\,
      O => \pin3Event[43]_i_5_n_0\
    );
\pin3Event[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[43]_i_2_n_0\,
      I1 => \pin3Event_reg[47]_i_15_n_4\,
      I2 => \pin3Event_reg[47]_i_14_n_4\,
      I3 => \pin3Event1_reg_n_0_[43]\,
      I4 => \pin3Event2_reg_n_0_[43]\,
      I5 => \pin3Event[47]_i_16_n_0\,
      O => \pin3Event[43]_i_6_n_0\
    );
\pin3Event[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[43]_i_3_n_0\,
      I1 => \pin3Event_reg[47]_i_15_n_5\,
      I2 => \pin3Event_reg[47]_i_14_n_5\,
      I3 => \pin3Event1_reg_n_0_[42]\,
      I4 => \pin3Event2_reg_n_0_[42]\,
      I5 => \pin3Event[43]_i_10_n_0\,
      O => \pin3Event[43]_i_7_n_0\
    );
\pin3Event[43]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[43]_i_4_n_0\,
      I1 => \pin3Event_reg[47]_i_15_n_6\,
      I2 => \pin3Event_reg[47]_i_14_n_6\,
      I3 => \pin3Event1_reg_n_0_[41]\,
      I4 => \pin3Event2_reg_n_0_[41]\,
      I5 => \pin3Event[43]_i_11_n_0\,
      O => \pin3Event[43]_i_8_n_0\
    );
\pin3Event[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[43]_i_5_n_0\,
      I1 => \pin3Event_reg[47]_i_15_n_7\,
      I2 => \pin3Event_reg[47]_i_14_n_7\,
      I3 => \pin3Event1_reg_n_0_[40]\,
      I4 => \pin3Event2_reg_n_0_[40]\,
      I5 => \pin3Event[43]_i_12_n_0\,
      O => \pin3Event[43]_i_9_n_0\
    );
\pin3Event[47]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[47]_i_10_n_7\,
      I1 => \pin3Event1_reg_n_0_[44]\,
      I2 => \pin3Event_reg[47]_i_11_n_7\,
      O => \pin3Event[47]_i_12_n_0\
    );
\pin3Event[47]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[47]_i_14_n_4\,
      I1 => \pin3Event1_reg_n_0_[43]\,
      I2 => \pin3Event_reg[47]_i_15_n_4\,
      O => \pin3Event[47]_i_13_n_0\
    );
\pin3Event[47]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[47]_i_15_n_5\,
      I1 => \pin3Event1_reg_n_0_[42]\,
      I2 => \pin3Event_reg[47]_i_14_n_5\,
      O => \pin3Event[47]_i_16_n_0\
    );
\pin3Event[47]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event_reg[47]_i_10_n_6\,
      I1 => \pin3Event1_reg_n_0_[45]\,
      I2 => \pin3Event_reg[47]_i_11_n_6\,
      O => \pin3Event[47]_i_17_n_0\
    );
\pin3Event[47]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event_reg[47]_i_11_n_4\,
      I1 => \pin3Event_reg[47]_i_10_n_4\,
      I2 => \pin3Event1_reg_n_0_[47]\,
      I3 => \pin3Event2_reg_n_0_[47]\,
      O => \pin3Event[47]_i_18_n_0\
    );
\pin3Event[47]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event3_reg_n_0_[45]\,
      I1 => \pin3Event4_reg_n_0_[45]\,
      I2 => \pin3Event5_reg_n_0_[45]\,
      O => \pin3Event[47]_i_19_n_0\
    );
\pin3Event[47]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event3_reg_n_0_[44]\,
      I1 => \pin3Event4_reg_n_0_[44]\,
      I2 => \pin3Event5_reg_n_0_[44]\,
      O => \pin3Event[47]_i_20_n_0\
    );
\pin3Event[47]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event3_reg_n_0_[43]\,
      I1 => \pin3Event4_reg_n_0_[43]\,
      I2 => \pin3Event5_reg_n_0_[43]\,
      O => \pin3Event[47]_i_21_n_0\
    );
\pin3Event[47]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin3Event5_reg_n_0_[46]\,
      I1 => \pin3Event4_reg_n_0_[46]\,
      I2 => \pin3Event3_reg_n_0_[46]\,
      I3 => \pin3Event4_reg_n_0_[47]\,
      I4 => \pin3Event3_reg_n_0_[47]\,
      I5 => \pin3Event5_reg_n_0_[47]\,
      O => \pin3Event[47]_i_22_n_0\
    );
\pin3Event[47]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event[47]_i_19_n_0\,
      I1 => \pin3Event4_reg_n_0_[46]\,
      I2 => \pin3Event3_reg_n_0_[46]\,
      I3 => \pin3Event5_reg_n_0_[46]\,
      O => \pin3Event[47]_i_23_n_0\
    );
\pin3Event[47]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event3_reg_n_0_[45]\,
      I1 => \pin3Event4_reg_n_0_[45]\,
      I2 => \pin3Event5_reg_n_0_[45]\,
      I3 => \pin3Event[47]_i_20_n_0\,
      O => \pin3Event[47]_i_24_n_0\
    );
\pin3Event[47]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event3_reg_n_0_[44]\,
      I1 => \pin3Event4_reg_n_0_[44]\,
      I2 => \pin3Event5_reg_n_0_[44]\,
      I3 => \pin3Event[47]_i_21_n_0\,
      O => \pin3Event[47]_i_25_n_0\
    );
\pin3Event[47]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event0_reg_n_0_[45]\,
      I1 => \pin3Event7_reg_n_0_[45]\,
      I2 => \pin3Event6_reg_n_0_[45]\,
      O => \pin3Event[47]_i_26_n_0\
    );
\pin3Event[47]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[44]\,
      I1 => \pin3Event6_reg_n_0_[44]\,
      I2 => \pin3Event0_reg_n_0_[44]\,
      O => \pin3Event[47]_i_27_n_0\
    );
\pin3Event[47]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[43]\,
      I1 => \pin3Event6_reg_n_0_[43]\,
      I2 => \pin3Event0_reg_n_0_[43]\,
      O => \pin3Event[47]_i_28_n_0\
    );
\pin3Event[47]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \pin3Event0_reg_n_0_[46]\,
      I1 => \pin3Event7_reg_n_0_[46]\,
      I2 => \pin3Event6_reg_n_0_[46]\,
      I3 => \pin3Event7_reg_n_0_[47]\,
      I4 => \pin3Event6_reg_n_0_[47]\,
      I5 => \pin3Event0_reg_n_0_[47]\,
      O => \pin3Event[47]_i_29_n_0\
    );
\pin3Event[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[45]\,
      I1 => \pin3Event_reg[47]_i_10_n_6\,
      I2 => \pin3Event_reg[47]_i_11_n_6\,
      I3 => \pin3Event[47]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[45]\,
      O => \pin3Event[47]_i_3_n_0\
    );
\pin3Event[47]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event[47]_i_26_n_0\,
      I1 => \pin3Event7_reg_n_0_[46]\,
      I2 => \pin3Event6_reg_n_0_[46]\,
      I3 => \pin3Event0_reg_n_0_[46]\,
      O => \pin3Event[47]_i_30_n_0\
    );
\pin3Event[47]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event0_reg_n_0_[45]\,
      I1 => \pin3Event7_reg_n_0_[45]\,
      I2 => \pin3Event6_reg_n_0_[45]\,
      I3 => \pin3Event[47]_i_27_n_0\,
      O => \pin3Event[47]_i_31_n_0\
    );
\pin3Event[47]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[44]\,
      I1 => \pin3Event6_reg_n_0_[44]\,
      I2 => \pin3Event0_reg_n_0_[44]\,
      I3 => \pin3Event[47]_i_28_n_0\,
      O => \pin3Event[47]_i_32_n_0\
    );
\pin3Event[47]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event5_reg_n_0_[42]\,
      I1 => \pin3Event3_reg_n_0_[42]\,
      I2 => \pin3Event4_reg_n_0_[42]\,
      O => \pin3Event[47]_i_33_n_0\
    );
\pin3Event[47]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[41]\,
      I1 => \pin3Event5_reg_n_0_[41]\,
      I2 => \pin3Event3_reg_n_0_[41]\,
      O => \pin3Event[47]_i_34_n_0\
    );
\pin3Event[47]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[40]\,
      I1 => \pin3Event5_reg_n_0_[40]\,
      I2 => \pin3Event3_reg_n_0_[40]\,
      O => \pin3Event[47]_i_35_n_0\
    );
\pin3Event[47]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[39]\,
      I1 => \pin3Event5_reg_n_0_[39]\,
      I2 => \pin3Event3_reg_n_0_[39]\,
      O => \pin3Event[47]_i_36_n_0\
    );
\pin3Event[47]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event3_reg_n_0_[43]\,
      I1 => \pin3Event4_reg_n_0_[43]\,
      I2 => \pin3Event5_reg_n_0_[43]\,
      I3 => \pin3Event[47]_i_33_n_0\,
      O => \pin3Event[47]_i_37_n_0\
    );
\pin3Event[47]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event5_reg_n_0_[42]\,
      I1 => \pin3Event3_reg_n_0_[42]\,
      I2 => \pin3Event4_reg_n_0_[42]\,
      I3 => \pin3Event[47]_i_34_n_0\,
      O => \pin3Event[47]_i_38_n_0\
    );
\pin3Event[47]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[41]\,
      I1 => \pin3Event5_reg_n_0_[41]\,
      I2 => \pin3Event3_reg_n_0_[41]\,
      I3 => \pin3Event[47]_i_35_n_0\,
      O => \pin3Event[47]_i_39_n_0\
    );
\pin3Event[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[44]\,
      I1 => \pin3Event_reg[47]_i_10_n_7\,
      I2 => \pin3Event_reg[47]_i_11_n_7\,
      I3 => \pin3Event[47]_i_13_n_0\,
      I4 => \pin3Event2_reg_n_0_[44]\,
      O => \pin3Event[47]_i_4_n_0\
    );
\pin3Event[47]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[40]\,
      I1 => \pin3Event5_reg_n_0_[40]\,
      I2 => \pin3Event3_reg_n_0_[40]\,
      I3 => \pin3Event[47]_i_36_n_0\,
      O => \pin3Event[47]_i_40_n_0\
    );
\pin3Event[47]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[42]\,
      I1 => \pin3Event6_reg_n_0_[42]\,
      I2 => \pin3Event0_reg_n_0_[42]\,
      O => \pin3Event[47]_i_41_n_0\
    );
\pin3Event[47]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[41]\,
      I1 => \pin3Event6_reg_n_0_[41]\,
      I2 => \pin3Event0_reg_n_0_[41]\,
      O => \pin3Event[47]_i_42_n_0\
    );
\pin3Event[47]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[40]\,
      I1 => \pin3Event6_reg_n_0_[40]\,
      I2 => \pin3Event0_reg_n_0_[40]\,
      O => \pin3Event[47]_i_43_n_0\
    );
\pin3Event[47]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[39]\,
      I1 => \pin3Event6_reg_n_0_[39]\,
      I2 => \pin3Event0_reg_n_0_[39]\,
      O => \pin3Event[47]_i_44_n_0\
    );
\pin3Event[47]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[43]\,
      I1 => \pin3Event6_reg_n_0_[43]\,
      I2 => \pin3Event0_reg_n_0_[43]\,
      I3 => \pin3Event[47]_i_41_n_0\,
      O => \pin3Event[47]_i_45_n_0\
    );
\pin3Event[47]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[42]\,
      I1 => \pin3Event6_reg_n_0_[42]\,
      I2 => \pin3Event0_reg_n_0_[42]\,
      I3 => \pin3Event[47]_i_42_n_0\,
      O => \pin3Event[47]_i_46_n_0\
    );
\pin3Event[47]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[41]\,
      I1 => \pin3Event6_reg_n_0_[41]\,
      I2 => \pin3Event0_reg_n_0_[41]\,
      I3 => \pin3Event[47]_i_43_n_0\,
      O => \pin3Event[47]_i_47_n_0\
    );
\pin3Event[47]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[40]\,
      I1 => \pin3Event6_reg_n_0_[40]\,
      I2 => \pin3Event0_reg_n_0_[40]\,
      I3 => \pin3Event[47]_i_44_n_0\,
      O => \pin3Event[47]_i_48_n_0\
    );
\pin3Event[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[43]\,
      I1 => \pin3Event_reg[47]_i_14_n_4\,
      I2 => \pin3Event_reg[47]_i_15_n_4\,
      I3 => \pin3Event[47]_i_16_n_0\,
      I4 => \pin3Event2_reg_n_0_[43]\,
      O => \pin3Event[47]_i_5_n_0\
    );
\pin3Event[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \pin3Event2_reg_n_0_[46]\,
      I1 => \pin3Event[47]_i_17_n_0\,
      I2 => \pin3Event[47]_i_18_n_0\,
      I3 => \pin3Event_reg[47]_i_10_n_5\,
      I4 => \pin3Event1_reg_n_0_[46]\,
      I5 => \pin3Event_reg[47]_i_11_n_5\,
      O => \pin3Event[47]_i_6_n_0\
    );
\pin3Event[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[47]_i_3_n_0\,
      I1 => \pin3Event_reg[47]_i_11_n_5\,
      I2 => \pin3Event_reg[47]_i_10_n_5\,
      I3 => \pin3Event1_reg_n_0_[46]\,
      I4 => \pin3Event2_reg_n_0_[46]\,
      I5 => \pin3Event[47]_i_17_n_0\,
      O => \pin3Event[47]_i_7_n_0\
    );
\pin3Event[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[47]_i_4_n_0\,
      I1 => \pin3Event_reg[47]_i_11_n_6\,
      I2 => \pin3Event_reg[47]_i_10_n_6\,
      I3 => \pin3Event1_reg_n_0_[45]\,
      I4 => \pin3Event2_reg_n_0_[45]\,
      I5 => \pin3Event[47]_i_12_n_0\,
      O => \pin3Event[47]_i_8_n_0\
    );
\pin3Event[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[47]_i_5_n_0\,
      I1 => \pin3Event_reg[47]_i_11_n_7\,
      I2 => \pin3Event_reg[47]_i_10_n_7\,
      I3 => \pin3Event1_reg_n_0_[44]\,
      I4 => \pin3Event2_reg_n_0_[44]\,
      I5 => \pin3Event[47]_i_13_n_0\,
      O => \pin3Event[47]_i_9_n_0\
    );
\pin3Event[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[5]\,
      I1 => \pin3Event_reg[11]_i_13_n_6\,
      I2 => \pin3Event_reg[11]_i_14_n_6\,
      O => \pin3Event[7]_i_10_n_0\
    );
\pin3Event[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[4]\,
      I1 => \pin3Event_reg[11]_i_14_n_7\,
      I2 => \pin3Event_reg[11]_i_13_n_7\,
      O => \pin3Event[7]_i_11_n_0\
    );
\pin3Event[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[3]\,
      I1 => \pin3Event_reg[7]_i_13_n_4\,
      I2 => \pin3Event_reg[7]_i_14_n_4\,
      O => \pin3Event[7]_i_12_n_0\
    );
\pin3Event[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[2]\,
      I1 => \pin3Event_reg[7]_i_14_n_5\,
      I2 => \pin3Event_reg[7]_i_13_n_5\,
      O => \pin3Event[7]_i_15_n_0\
    );
\pin3Event[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[2]\,
      I1 => \pin3Event5_reg_n_0_[2]\,
      I2 => \pin3Event3_reg_n_0_[2]\,
      O => \pin3Event[7]_i_16_n_0\
    );
\pin3Event[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[1]\,
      I1 => \pin3Event5_reg_n_0_[1]\,
      I2 => \pin3Event3_reg_n_0_[1]\,
      O => \pin3Event[7]_i_17_n_0\
    );
\pin3Event[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[0]\,
      I1 => \pin3Event5_reg_n_0_[0]\,
      I2 => \pin3Event3_reg_n_0_[0]\,
      O => \pin3Event[7]_i_18_n_0\
    );
\pin3Event[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[3]\,
      I1 => \pin3Event5_reg_n_0_[3]\,
      I2 => \pin3Event3_reg_n_0_[3]\,
      I3 => \pin3Event[7]_i_16_n_0\,
      O => \pin3Event[7]_i_19_n_0\
    );
\pin3Event[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[6]\,
      I1 => \pin3Event_reg[11]_i_13_n_5\,
      I2 => \pin3Event_reg[11]_i_14_n_5\,
      I3 => \pin3Event[7]_i_10_n_0\,
      I4 => \pin3Event2_reg_n_0_[6]\,
      O => \pin3Event[7]_i_2_n_0\
    );
\pin3Event[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[2]\,
      I1 => \pin3Event5_reg_n_0_[2]\,
      I2 => \pin3Event3_reg_n_0_[2]\,
      I3 => \pin3Event[7]_i_17_n_0\,
      O => \pin3Event[7]_i_20_n_0\
    );
\pin3Event[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[1]\,
      I1 => \pin3Event5_reg_n_0_[1]\,
      I2 => \pin3Event3_reg_n_0_[1]\,
      I3 => \pin3Event[7]_i_18_n_0\,
      O => \pin3Event[7]_i_21_n_0\
    );
\pin3Event[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin3Event4_reg_n_0_[0]\,
      I1 => \pin3Event5_reg_n_0_[0]\,
      I2 => \pin3Event3_reg_n_0_[0]\,
      O => \pin3Event[7]_i_22_n_0\
    );
\pin3Event[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[2]\,
      I1 => \pin3Event0_reg_n_0_[2]\,
      I2 => \pin3Event6_reg_n_0_[2]\,
      O => \pin3Event[7]_i_23_n_0\
    );
\pin3Event[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[1]\,
      I1 => \pin3Event0_reg_n_0_[1]\,
      I2 => \pin3Event6_reg_n_0_[1]\,
      O => \pin3Event[7]_i_24_n_0\
    );
\pin3Event[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[0]\,
      I1 => \pin3Event0_reg_n_0_[0]\,
      I2 => \pin3Event6_reg_n_0_[0]\,
      O => \pin3Event[7]_i_25_n_0\
    );
\pin3Event[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[3]\,
      I1 => \pin3Event6_reg_n_0_[3]\,
      I2 => \pin3Event0_reg_n_0_[3]\,
      I3 => \pin3Event[7]_i_23_n_0\,
      O => \pin3Event[7]_i_26_n_0\
    );
\pin3Event[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[2]\,
      I1 => \pin3Event0_reg_n_0_[2]\,
      I2 => \pin3Event6_reg_n_0_[2]\,
      I3 => \pin3Event[7]_i_24_n_0\,
      O => \pin3Event[7]_i_27_n_0\
    );
\pin3Event[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[1]\,
      I1 => \pin3Event0_reg_n_0_[1]\,
      I2 => \pin3Event6_reg_n_0_[1]\,
      I3 => \pin3Event[7]_i_25_n_0\,
      O => \pin3Event[7]_i_28_n_0\
    );
\pin3Event[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pin3Event7_reg_n_0_[0]\,
      I1 => \pin3Event0_reg_n_0_[0]\,
      I2 => \pin3Event6_reg_n_0_[0]\,
      O => \pin3Event[7]_i_29_n_0\
    );
\pin3Event[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[5]\,
      I1 => \pin3Event_reg[11]_i_13_n_6\,
      I2 => \pin3Event_reg[11]_i_14_n_6\,
      I3 => \pin3Event[7]_i_11_n_0\,
      I4 => \pin3Event2_reg_n_0_[5]\,
      O => \pin3Event[7]_i_3_n_0\
    );
\pin3Event[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[4]\,
      I1 => \pin3Event_reg[11]_i_13_n_7\,
      I2 => \pin3Event_reg[11]_i_14_n_7\,
      I3 => \pin3Event[7]_i_12_n_0\,
      I4 => \pin3Event2_reg_n_0_[4]\,
      O => \pin3Event[7]_i_4_n_0\
    );
\pin3Event[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \pin3Event1_reg_n_0_[3]\,
      I1 => \pin3Event_reg[7]_i_13_n_4\,
      I2 => \pin3Event_reg[7]_i_14_n_4\,
      I3 => \pin3Event[7]_i_15_n_0\,
      I4 => \pin3Event2_reg_n_0_[3]\,
      O => \pin3Event[7]_i_5_n_0\
    );
\pin3Event[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[7]_i_2_n_0\,
      I1 => \pin3Event_reg[11]_i_14_n_4\,
      I2 => \pin3Event_reg[11]_i_13_n_4\,
      I3 => \pin3Event1_reg_n_0_[7]\,
      I4 => \pin3Event2_reg_n_0_[7]\,
      I5 => \pin3Event[11]_i_15_n_0\,
      O => \pin3Event[7]_i_6_n_0\
    );
\pin3Event[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[7]_i_3_n_0\,
      I1 => \pin3Event_reg[11]_i_14_n_5\,
      I2 => \pin3Event_reg[11]_i_13_n_5\,
      I3 => \pin3Event1_reg_n_0_[6]\,
      I4 => \pin3Event2_reg_n_0_[6]\,
      I5 => \pin3Event[7]_i_10_n_0\,
      O => \pin3Event[7]_i_7_n_0\
    );
\pin3Event[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[7]_i_4_n_0\,
      I1 => \pin3Event_reg[11]_i_14_n_6\,
      I2 => \pin3Event_reg[11]_i_13_n_6\,
      I3 => \pin3Event1_reg_n_0_[5]\,
      I4 => \pin3Event2_reg_n_0_[5]\,
      I5 => \pin3Event[7]_i_11_n_0\,
      O => \pin3Event[7]_i_8_n_0\
    );
\pin3Event[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pin3Event[7]_i_5_n_0\,
      I1 => \pin3Event_reg[11]_i_14_n_7\,
      I2 => \pin3Event_reg[11]_i_13_n_7\,
      I3 => \pin3Event1_reg_n_0_[4]\,
      I4 => \pin3Event2_reg_n_0_[4]\,
      I5 => \pin3Event[7]_i_12_n_0\,
      O => \pin3Event[7]_i_9_n_0\
    );
\pin3Event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(0),
      Q => pin3Event_out(0),
      R => '0'
    );
\pin3Event_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(10),
      Q => pin3Event_out(10),
      R => '0'
    );
\pin3Event_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(11),
      Q => pin3Event_out(11),
      R => '0'
    );
\pin3Event_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[7]_i_1_n_0\,
      CO(3) => \pin3Event_reg[11]_i_1_n_0\,
      CO(2) => \pin3Event_reg[11]_i_1_n_1\,
      CO(1) => \pin3Event_reg[11]_i_1_n_2\,
      CO(0) => \pin3Event_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[11]_i_2_n_0\,
      DI(2) => \pin3Event[11]_i_3_n_0\,
      DI(1) => \pin3Event[11]_i_4_n_0\,
      DI(0) => \pin3Event[11]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(11 downto 8),
      S(3) => \pin3Event[11]_i_6_n_0\,
      S(2) => \pin3Event[11]_i_7_n_0\,
      S(1) => \pin3Event[11]_i_8_n_0\,
      S(0) => \pin3Event[11]_i_9_n_0\
    );
\pin3Event_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[7]_i_13_n_0\,
      CO(3) => \pin3Event_reg[11]_i_13_n_0\,
      CO(2) => \pin3Event_reg[11]_i_13_n_1\,
      CO(1) => \pin3Event_reg[11]_i_13_n_2\,
      CO(0) => \pin3Event_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[11]_i_16_n_0\,
      DI(2) => \pin3Event[11]_i_17_n_0\,
      DI(1) => \pin3Event[11]_i_18_n_0\,
      DI(0) => \pin3Event[11]_i_19_n_0\,
      O(3) => \pin3Event_reg[11]_i_13_n_4\,
      O(2) => \pin3Event_reg[11]_i_13_n_5\,
      O(1) => \pin3Event_reg[11]_i_13_n_6\,
      O(0) => \pin3Event_reg[11]_i_13_n_7\,
      S(3) => \pin3Event[11]_i_20_n_0\,
      S(2) => \pin3Event[11]_i_21_n_0\,
      S(1) => \pin3Event[11]_i_22_n_0\,
      S(0) => \pin3Event[11]_i_23_n_0\
    );
\pin3Event_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[7]_i_14_n_0\,
      CO(3) => \pin3Event_reg[11]_i_14_n_0\,
      CO(2) => \pin3Event_reg[11]_i_14_n_1\,
      CO(1) => \pin3Event_reg[11]_i_14_n_2\,
      CO(0) => \pin3Event_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[11]_i_24_n_0\,
      DI(2) => \pin3Event[11]_i_25_n_0\,
      DI(1) => \pin3Event[11]_i_26_n_0\,
      DI(0) => \pin3Event[11]_i_27_n_0\,
      O(3) => \pin3Event_reg[11]_i_14_n_4\,
      O(2) => \pin3Event_reg[11]_i_14_n_5\,
      O(1) => \pin3Event_reg[11]_i_14_n_6\,
      O(0) => \pin3Event_reg[11]_i_14_n_7\,
      S(3) => \pin3Event[11]_i_28_n_0\,
      S(2) => \pin3Event[11]_i_29_n_0\,
      S(1) => \pin3Event[11]_i_30_n_0\,
      S(0) => \pin3Event[11]_i_31_n_0\
    );
\pin3Event_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(12),
      Q => pin3Event_out(12),
      R => '0'
    );
\pin3Event_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(13),
      Q => pin3Event_out(13),
      R => '0'
    );
\pin3Event_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(14),
      Q => pin3Event_out(14),
      R => '0'
    );
\pin3Event_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(15),
      Q => pin3Event_out(15),
      R => '0'
    );
\pin3Event_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[11]_i_1_n_0\,
      CO(3) => \pin3Event_reg[15]_i_1_n_0\,
      CO(2) => \pin3Event_reg[15]_i_1_n_1\,
      CO(1) => \pin3Event_reg[15]_i_1_n_2\,
      CO(0) => \pin3Event_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[15]_i_2_n_0\,
      DI(2) => \pin3Event[15]_i_3_n_0\,
      DI(1) => \pin3Event[15]_i_4_n_0\,
      DI(0) => \pin3Event[15]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(15 downto 12),
      S(3) => \pin3Event[15]_i_6_n_0\,
      S(2) => \pin3Event[15]_i_7_n_0\,
      S(1) => \pin3Event[15]_i_8_n_0\,
      S(0) => \pin3Event[15]_i_9_n_0\
    );
\pin3Event_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[11]_i_13_n_0\,
      CO(3) => \pin3Event_reg[15]_i_13_n_0\,
      CO(2) => \pin3Event_reg[15]_i_13_n_1\,
      CO(1) => \pin3Event_reg[15]_i_13_n_2\,
      CO(0) => \pin3Event_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[15]_i_16_n_0\,
      DI(2) => \pin3Event[15]_i_17_n_0\,
      DI(1) => \pin3Event[15]_i_18_n_0\,
      DI(0) => \pin3Event[15]_i_19_n_0\,
      O(3) => \pin3Event_reg[15]_i_13_n_4\,
      O(2) => \pin3Event_reg[15]_i_13_n_5\,
      O(1) => \pin3Event_reg[15]_i_13_n_6\,
      O(0) => \pin3Event_reg[15]_i_13_n_7\,
      S(3) => \pin3Event[15]_i_20_n_0\,
      S(2) => \pin3Event[15]_i_21_n_0\,
      S(1) => \pin3Event[15]_i_22_n_0\,
      S(0) => \pin3Event[15]_i_23_n_0\
    );
\pin3Event_reg[15]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[11]_i_14_n_0\,
      CO(3) => \pin3Event_reg[15]_i_14_n_0\,
      CO(2) => \pin3Event_reg[15]_i_14_n_1\,
      CO(1) => \pin3Event_reg[15]_i_14_n_2\,
      CO(0) => \pin3Event_reg[15]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[15]_i_24_n_0\,
      DI(2) => \pin3Event[15]_i_25_n_0\,
      DI(1) => \pin3Event[15]_i_26_n_0\,
      DI(0) => \pin3Event[15]_i_27_n_0\,
      O(3) => \pin3Event_reg[15]_i_14_n_4\,
      O(2) => \pin3Event_reg[15]_i_14_n_5\,
      O(1) => \pin3Event_reg[15]_i_14_n_6\,
      O(0) => \pin3Event_reg[15]_i_14_n_7\,
      S(3) => \pin3Event[15]_i_28_n_0\,
      S(2) => \pin3Event[15]_i_29_n_0\,
      S(1) => \pin3Event[15]_i_30_n_0\,
      S(0) => \pin3Event[15]_i_31_n_0\
    );
\pin3Event_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(16),
      Q => pin3Event_out(16),
      R => '0'
    );
\pin3Event_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(17),
      Q => pin3Event_out(17),
      R => '0'
    );
\pin3Event_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(18),
      Q => pin3Event_out(18),
      R => '0'
    );
\pin3Event_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(19),
      Q => pin3Event_out(19),
      R => '0'
    );
\pin3Event_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[15]_i_1_n_0\,
      CO(3) => \pin3Event_reg[19]_i_1_n_0\,
      CO(2) => \pin3Event_reg[19]_i_1_n_1\,
      CO(1) => \pin3Event_reg[19]_i_1_n_2\,
      CO(0) => \pin3Event_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[19]_i_2_n_0\,
      DI(2) => \pin3Event[19]_i_3_n_0\,
      DI(1) => \pin3Event[19]_i_4_n_0\,
      DI(0) => \pin3Event[19]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(19 downto 16),
      S(3) => \pin3Event[19]_i_6_n_0\,
      S(2) => \pin3Event[19]_i_7_n_0\,
      S(1) => \pin3Event[19]_i_8_n_0\,
      S(0) => \pin3Event[19]_i_9_n_0\
    );
\pin3Event_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[15]_i_13_n_0\,
      CO(3) => \pin3Event_reg[19]_i_13_n_0\,
      CO(2) => \pin3Event_reg[19]_i_13_n_1\,
      CO(1) => \pin3Event_reg[19]_i_13_n_2\,
      CO(0) => \pin3Event_reg[19]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[19]_i_16_n_0\,
      DI(2) => \pin3Event[19]_i_17_n_0\,
      DI(1) => \pin3Event[19]_i_18_n_0\,
      DI(0) => \pin3Event[19]_i_19_n_0\,
      O(3) => \pin3Event_reg[19]_i_13_n_4\,
      O(2) => \pin3Event_reg[19]_i_13_n_5\,
      O(1) => \pin3Event_reg[19]_i_13_n_6\,
      O(0) => \pin3Event_reg[19]_i_13_n_7\,
      S(3) => \pin3Event[19]_i_20_n_0\,
      S(2) => \pin3Event[19]_i_21_n_0\,
      S(1) => \pin3Event[19]_i_22_n_0\,
      S(0) => \pin3Event[19]_i_23_n_0\
    );
\pin3Event_reg[19]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[15]_i_14_n_0\,
      CO(3) => \pin3Event_reg[19]_i_14_n_0\,
      CO(2) => \pin3Event_reg[19]_i_14_n_1\,
      CO(1) => \pin3Event_reg[19]_i_14_n_2\,
      CO(0) => \pin3Event_reg[19]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[19]_i_24_n_0\,
      DI(2) => \pin3Event[19]_i_25_n_0\,
      DI(1) => \pin3Event[19]_i_26_n_0\,
      DI(0) => \pin3Event[19]_i_27_n_0\,
      O(3) => \pin3Event_reg[19]_i_14_n_4\,
      O(2) => \pin3Event_reg[19]_i_14_n_5\,
      O(1) => \pin3Event_reg[19]_i_14_n_6\,
      O(0) => \pin3Event_reg[19]_i_14_n_7\,
      S(3) => \pin3Event[19]_i_28_n_0\,
      S(2) => \pin3Event[19]_i_29_n_0\,
      S(1) => \pin3Event[19]_i_30_n_0\,
      S(0) => \pin3Event[19]_i_31_n_0\
    );
\pin3Event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(1),
      Q => pin3Event_out(1),
      R => '0'
    );
\pin3Event_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(20),
      Q => pin3Event_out(20),
      R => '0'
    );
\pin3Event_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(21),
      Q => pin3Event_out(21),
      R => '0'
    );
\pin3Event_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(22),
      Q => pin3Event_out(22),
      R => '0'
    );
\pin3Event_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(23),
      Q => pin3Event_out(23),
      R => '0'
    );
\pin3Event_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[19]_i_1_n_0\,
      CO(3) => \pin3Event_reg[23]_i_1_n_0\,
      CO(2) => \pin3Event_reg[23]_i_1_n_1\,
      CO(1) => \pin3Event_reg[23]_i_1_n_2\,
      CO(0) => \pin3Event_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[23]_i_2_n_0\,
      DI(2) => \pin3Event[23]_i_3_n_0\,
      DI(1) => \pin3Event[23]_i_4_n_0\,
      DI(0) => \pin3Event[23]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(23 downto 20),
      S(3) => \pin3Event[23]_i_6_n_0\,
      S(2) => \pin3Event[23]_i_7_n_0\,
      S(1) => \pin3Event[23]_i_8_n_0\,
      S(0) => \pin3Event[23]_i_9_n_0\
    );
\pin3Event_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[19]_i_13_n_0\,
      CO(3) => \pin3Event_reg[23]_i_13_n_0\,
      CO(2) => \pin3Event_reg[23]_i_13_n_1\,
      CO(1) => \pin3Event_reg[23]_i_13_n_2\,
      CO(0) => \pin3Event_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[23]_i_16_n_0\,
      DI(2) => \pin3Event[23]_i_17_n_0\,
      DI(1) => \pin3Event[23]_i_18_n_0\,
      DI(0) => \pin3Event[23]_i_19_n_0\,
      O(3) => \pin3Event_reg[23]_i_13_n_4\,
      O(2) => \pin3Event_reg[23]_i_13_n_5\,
      O(1) => \pin3Event_reg[23]_i_13_n_6\,
      O(0) => \pin3Event_reg[23]_i_13_n_7\,
      S(3) => \pin3Event[23]_i_20_n_0\,
      S(2) => \pin3Event[23]_i_21_n_0\,
      S(1) => \pin3Event[23]_i_22_n_0\,
      S(0) => \pin3Event[23]_i_23_n_0\
    );
\pin3Event_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[19]_i_14_n_0\,
      CO(3) => \pin3Event_reg[23]_i_14_n_0\,
      CO(2) => \pin3Event_reg[23]_i_14_n_1\,
      CO(1) => \pin3Event_reg[23]_i_14_n_2\,
      CO(0) => \pin3Event_reg[23]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[23]_i_24_n_0\,
      DI(2) => \pin3Event[23]_i_25_n_0\,
      DI(1) => \pin3Event[23]_i_26_n_0\,
      DI(0) => \pin3Event[23]_i_27_n_0\,
      O(3) => \pin3Event_reg[23]_i_14_n_4\,
      O(2) => \pin3Event_reg[23]_i_14_n_5\,
      O(1) => \pin3Event_reg[23]_i_14_n_6\,
      O(0) => \pin3Event_reg[23]_i_14_n_7\,
      S(3) => \pin3Event[23]_i_28_n_0\,
      S(2) => \pin3Event[23]_i_29_n_0\,
      S(1) => \pin3Event[23]_i_30_n_0\,
      S(0) => \pin3Event[23]_i_31_n_0\
    );
\pin3Event_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(24),
      Q => pin3Event_out(24),
      R => '0'
    );
\pin3Event_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(25),
      Q => pin3Event_out(25),
      R => '0'
    );
\pin3Event_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(26),
      Q => pin3Event_out(26),
      R => '0'
    );
\pin3Event_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(27),
      Q => pin3Event_out(27),
      R => '0'
    );
\pin3Event_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[23]_i_1_n_0\,
      CO(3) => \pin3Event_reg[27]_i_1_n_0\,
      CO(2) => \pin3Event_reg[27]_i_1_n_1\,
      CO(1) => \pin3Event_reg[27]_i_1_n_2\,
      CO(0) => \pin3Event_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[27]_i_2_n_0\,
      DI(2) => \pin3Event[27]_i_3_n_0\,
      DI(1) => \pin3Event[27]_i_4_n_0\,
      DI(0) => \pin3Event[27]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(27 downto 24),
      S(3) => \pin3Event[27]_i_6_n_0\,
      S(2) => \pin3Event[27]_i_7_n_0\,
      S(1) => \pin3Event[27]_i_8_n_0\,
      S(0) => \pin3Event[27]_i_9_n_0\
    );
\pin3Event_reg[27]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[23]_i_13_n_0\,
      CO(3) => \pin3Event_reg[27]_i_13_n_0\,
      CO(2) => \pin3Event_reg[27]_i_13_n_1\,
      CO(1) => \pin3Event_reg[27]_i_13_n_2\,
      CO(0) => \pin3Event_reg[27]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[27]_i_16_n_0\,
      DI(2) => \pin3Event[27]_i_17_n_0\,
      DI(1) => \pin3Event[27]_i_18_n_0\,
      DI(0) => \pin3Event[27]_i_19_n_0\,
      O(3) => \pin3Event_reg[27]_i_13_n_4\,
      O(2) => \pin3Event_reg[27]_i_13_n_5\,
      O(1) => \pin3Event_reg[27]_i_13_n_6\,
      O(0) => \pin3Event_reg[27]_i_13_n_7\,
      S(3) => \pin3Event[27]_i_20_n_0\,
      S(2) => \pin3Event[27]_i_21_n_0\,
      S(1) => \pin3Event[27]_i_22_n_0\,
      S(0) => \pin3Event[27]_i_23_n_0\
    );
\pin3Event_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[23]_i_14_n_0\,
      CO(3) => \pin3Event_reg[27]_i_14_n_0\,
      CO(2) => \pin3Event_reg[27]_i_14_n_1\,
      CO(1) => \pin3Event_reg[27]_i_14_n_2\,
      CO(0) => \pin3Event_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[27]_i_24_n_0\,
      DI(2) => \pin3Event[27]_i_25_n_0\,
      DI(1) => \pin3Event[27]_i_26_n_0\,
      DI(0) => \pin3Event[27]_i_27_n_0\,
      O(3) => \pin3Event_reg[27]_i_14_n_4\,
      O(2) => \pin3Event_reg[27]_i_14_n_5\,
      O(1) => \pin3Event_reg[27]_i_14_n_6\,
      O(0) => \pin3Event_reg[27]_i_14_n_7\,
      S(3) => \pin3Event[27]_i_28_n_0\,
      S(2) => \pin3Event[27]_i_29_n_0\,
      S(1) => \pin3Event[27]_i_30_n_0\,
      S(0) => \pin3Event[27]_i_31_n_0\
    );
\pin3Event_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(28),
      Q => pin3Event_out(28),
      R => '0'
    );
\pin3Event_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(29),
      Q => pin3Event_out(29),
      R => '0'
    );
\pin3Event_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(2),
      Q => pin3Event_out(2),
      R => '0'
    );
\pin3Event_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(30),
      Q => pin3Event_out(30),
      R => '0'
    );
\pin3Event_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(31),
      Q => pin3Event_out(31),
      R => '0'
    );
\pin3Event_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[27]_i_1_n_0\,
      CO(3) => \pin3Event_reg[31]_i_1_n_0\,
      CO(2) => \pin3Event_reg[31]_i_1_n_1\,
      CO(1) => \pin3Event_reg[31]_i_1_n_2\,
      CO(0) => \pin3Event_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[31]_i_2_n_0\,
      DI(2) => \pin3Event[31]_i_3_n_0\,
      DI(1) => \pin3Event[31]_i_4_n_0\,
      DI(0) => \pin3Event[31]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(31 downto 28),
      S(3) => \pin3Event[31]_i_6_n_0\,
      S(2) => \pin3Event[31]_i_7_n_0\,
      S(1) => \pin3Event[31]_i_8_n_0\,
      S(0) => \pin3Event[31]_i_9_n_0\
    );
\pin3Event_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[27]_i_13_n_0\,
      CO(3) => \pin3Event_reg[31]_i_13_n_0\,
      CO(2) => \pin3Event_reg[31]_i_13_n_1\,
      CO(1) => \pin3Event_reg[31]_i_13_n_2\,
      CO(0) => \pin3Event_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[31]_i_16_n_0\,
      DI(2) => \pin3Event[31]_i_17_n_0\,
      DI(1) => \pin3Event[31]_i_18_n_0\,
      DI(0) => \pin3Event[31]_i_19_n_0\,
      O(3) => \pin3Event_reg[31]_i_13_n_4\,
      O(2) => \pin3Event_reg[31]_i_13_n_5\,
      O(1) => \pin3Event_reg[31]_i_13_n_6\,
      O(0) => \pin3Event_reg[31]_i_13_n_7\,
      S(3) => \pin3Event[31]_i_20_n_0\,
      S(2) => \pin3Event[31]_i_21_n_0\,
      S(1) => \pin3Event[31]_i_22_n_0\,
      S(0) => \pin3Event[31]_i_23_n_0\
    );
\pin3Event_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[27]_i_14_n_0\,
      CO(3) => \pin3Event_reg[31]_i_14_n_0\,
      CO(2) => \pin3Event_reg[31]_i_14_n_1\,
      CO(1) => \pin3Event_reg[31]_i_14_n_2\,
      CO(0) => \pin3Event_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[31]_i_24_n_0\,
      DI(2) => \pin3Event[31]_i_25_n_0\,
      DI(1) => \pin3Event[31]_i_26_n_0\,
      DI(0) => \pin3Event[31]_i_27_n_0\,
      O(3) => \pin3Event_reg[31]_i_14_n_4\,
      O(2) => \pin3Event_reg[31]_i_14_n_5\,
      O(1) => \pin3Event_reg[31]_i_14_n_6\,
      O(0) => \pin3Event_reg[31]_i_14_n_7\,
      S(3) => \pin3Event[31]_i_28_n_0\,
      S(2) => \pin3Event[31]_i_29_n_0\,
      S(1) => \pin3Event[31]_i_30_n_0\,
      S(0) => \pin3Event[31]_i_31_n_0\
    );
\pin3Event_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(32),
      Q => pin3Event_out(32),
      R => '0'
    );
\pin3Event_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(33),
      Q => pin3Event_out(33),
      R => '0'
    );
\pin3Event_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(34),
      Q => pin3Event_out(34),
      R => '0'
    );
\pin3Event_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(35),
      Q => pin3Event_out(35),
      R => '0'
    );
\pin3Event_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[31]_i_1_n_0\,
      CO(3) => \pin3Event_reg[35]_i_1_n_0\,
      CO(2) => \pin3Event_reg[35]_i_1_n_1\,
      CO(1) => \pin3Event_reg[35]_i_1_n_2\,
      CO(0) => \pin3Event_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[35]_i_2_n_0\,
      DI(2) => \pin3Event[35]_i_3_n_0\,
      DI(1) => \pin3Event[35]_i_4_n_0\,
      DI(0) => \pin3Event[35]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(35 downto 32),
      S(3) => \pin3Event[35]_i_6_n_0\,
      S(2) => \pin3Event[35]_i_7_n_0\,
      S(1) => \pin3Event[35]_i_8_n_0\,
      S(0) => \pin3Event[35]_i_9_n_0\
    );
\pin3Event_reg[35]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[31]_i_13_n_0\,
      CO(3) => \pin3Event_reg[35]_i_13_n_0\,
      CO(2) => \pin3Event_reg[35]_i_13_n_1\,
      CO(1) => \pin3Event_reg[35]_i_13_n_2\,
      CO(0) => \pin3Event_reg[35]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[35]_i_16_n_0\,
      DI(2) => \pin3Event[35]_i_17_n_0\,
      DI(1) => \pin3Event[35]_i_18_n_0\,
      DI(0) => \pin3Event[35]_i_19_n_0\,
      O(3) => \pin3Event_reg[35]_i_13_n_4\,
      O(2) => \pin3Event_reg[35]_i_13_n_5\,
      O(1) => \pin3Event_reg[35]_i_13_n_6\,
      O(0) => \pin3Event_reg[35]_i_13_n_7\,
      S(3) => \pin3Event[35]_i_20_n_0\,
      S(2) => \pin3Event[35]_i_21_n_0\,
      S(1) => \pin3Event[35]_i_22_n_0\,
      S(0) => \pin3Event[35]_i_23_n_0\
    );
\pin3Event_reg[35]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[31]_i_14_n_0\,
      CO(3) => \pin3Event_reg[35]_i_14_n_0\,
      CO(2) => \pin3Event_reg[35]_i_14_n_1\,
      CO(1) => \pin3Event_reg[35]_i_14_n_2\,
      CO(0) => \pin3Event_reg[35]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[35]_i_24_n_0\,
      DI(2) => \pin3Event[35]_i_25_n_0\,
      DI(1) => \pin3Event[35]_i_26_n_0\,
      DI(0) => \pin3Event[35]_i_27_n_0\,
      O(3) => \pin3Event_reg[35]_i_14_n_4\,
      O(2) => \pin3Event_reg[35]_i_14_n_5\,
      O(1) => \pin3Event_reg[35]_i_14_n_6\,
      O(0) => \pin3Event_reg[35]_i_14_n_7\,
      S(3) => \pin3Event[35]_i_28_n_0\,
      S(2) => \pin3Event[35]_i_29_n_0\,
      S(1) => \pin3Event[35]_i_30_n_0\,
      S(0) => \pin3Event[35]_i_31_n_0\
    );
\pin3Event_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(36),
      Q => pin3Event_out(36),
      R => '0'
    );
\pin3Event_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(37),
      Q => pin3Event_out(37),
      R => '0'
    );
\pin3Event_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(38),
      Q => pin3Event_out(38),
      R => '0'
    );
\pin3Event_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(39),
      Q => pin3Event_out(39),
      R => '0'
    );
\pin3Event_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[35]_i_1_n_0\,
      CO(3) => \pin3Event_reg[39]_i_1_n_0\,
      CO(2) => \pin3Event_reg[39]_i_1_n_1\,
      CO(1) => \pin3Event_reg[39]_i_1_n_2\,
      CO(0) => \pin3Event_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[39]_i_2_n_0\,
      DI(2) => \pin3Event[39]_i_3_n_0\,
      DI(1) => \pin3Event[39]_i_4_n_0\,
      DI(0) => \pin3Event[39]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(39 downto 36),
      S(3) => \pin3Event[39]_i_6_n_0\,
      S(2) => \pin3Event[39]_i_7_n_0\,
      S(1) => \pin3Event[39]_i_8_n_0\,
      S(0) => \pin3Event[39]_i_9_n_0\
    );
\pin3Event_reg[39]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[35]_i_13_n_0\,
      CO(3) => \pin3Event_reg[39]_i_13_n_0\,
      CO(2) => \pin3Event_reg[39]_i_13_n_1\,
      CO(1) => \pin3Event_reg[39]_i_13_n_2\,
      CO(0) => \pin3Event_reg[39]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[39]_i_16_n_0\,
      DI(2) => \pin3Event[39]_i_17_n_0\,
      DI(1) => \pin3Event[39]_i_18_n_0\,
      DI(0) => \pin3Event[39]_i_19_n_0\,
      O(3) => \pin3Event_reg[39]_i_13_n_4\,
      O(2) => \pin3Event_reg[39]_i_13_n_5\,
      O(1) => \pin3Event_reg[39]_i_13_n_6\,
      O(0) => \pin3Event_reg[39]_i_13_n_7\,
      S(3) => \pin3Event[39]_i_20_n_0\,
      S(2) => \pin3Event[39]_i_21_n_0\,
      S(1) => \pin3Event[39]_i_22_n_0\,
      S(0) => \pin3Event[39]_i_23_n_0\
    );
\pin3Event_reg[39]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[35]_i_14_n_0\,
      CO(3) => \pin3Event_reg[39]_i_14_n_0\,
      CO(2) => \pin3Event_reg[39]_i_14_n_1\,
      CO(1) => \pin3Event_reg[39]_i_14_n_2\,
      CO(0) => \pin3Event_reg[39]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[39]_i_24_n_0\,
      DI(2) => \pin3Event[39]_i_25_n_0\,
      DI(1) => \pin3Event[39]_i_26_n_0\,
      DI(0) => \pin3Event[39]_i_27_n_0\,
      O(3) => \pin3Event_reg[39]_i_14_n_4\,
      O(2) => \pin3Event_reg[39]_i_14_n_5\,
      O(1) => \pin3Event_reg[39]_i_14_n_6\,
      O(0) => \pin3Event_reg[39]_i_14_n_7\,
      S(3) => \pin3Event[39]_i_28_n_0\,
      S(2) => \pin3Event[39]_i_29_n_0\,
      S(1) => \pin3Event[39]_i_30_n_0\,
      S(0) => \pin3Event[39]_i_31_n_0\
    );
\pin3Event_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(3),
      Q => pin3Event_out(3),
      R => '0'
    );
\pin3Event_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin3Event_reg[3]_i_1_n_0\,
      CO(2) => \pin3Event_reg[3]_i_1_n_1\,
      CO(1) => \pin3Event_reg[3]_i_1_n_2\,
      CO(0) => \pin3Event_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[3]_i_2_n_0\,
      DI(2) => \pin3Event[3]_i_3_n_0\,
      DI(1) => \pin3Event[3]_i_4_n_0\,
      DI(0) => \pin3Event2_reg_n_0_[0]\,
      O(3 downto 0) => pin3Event00_out(3 downto 0),
      S(3) => \pin3Event[3]_i_5_n_0\,
      S(2) => \pin3Event[3]_i_6_n_0\,
      S(1) => \pin3Event[3]_i_7_n_0\,
      S(0) => \pin3Event[3]_i_8_n_0\
    );
\pin3Event_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(40),
      Q => pin3Event_out(40),
      R => '0'
    );
\pin3Event_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(41),
      Q => pin3Event_out(41),
      R => '0'
    );
\pin3Event_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(42),
      Q => pin3Event_out(42),
      R => '0'
    );
\pin3Event_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(43),
      Q => pin3Event_out(43),
      R => '0'
    );
\pin3Event_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[39]_i_1_n_0\,
      CO(3) => \pin3Event_reg[43]_i_1_n_0\,
      CO(2) => \pin3Event_reg[43]_i_1_n_1\,
      CO(1) => \pin3Event_reg[43]_i_1_n_2\,
      CO(0) => \pin3Event_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[43]_i_2_n_0\,
      DI(2) => \pin3Event[43]_i_3_n_0\,
      DI(1) => \pin3Event[43]_i_4_n_0\,
      DI(0) => \pin3Event[43]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(43 downto 40),
      S(3) => \pin3Event[43]_i_6_n_0\,
      S(2) => \pin3Event[43]_i_7_n_0\,
      S(1) => \pin3Event[43]_i_8_n_0\,
      S(0) => \pin3Event[43]_i_9_n_0\
    );
\pin3Event_reg[43]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[39]_i_13_n_0\,
      CO(3) => \pin3Event_reg[43]_i_13_n_0\,
      CO(2) => \pin3Event_reg[43]_i_13_n_1\,
      CO(1) => \pin3Event_reg[43]_i_13_n_2\,
      CO(0) => \pin3Event_reg[43]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[43]_i_16_n_0\,
      DI(2) => \pin3Event[43]_i_17_n_0\,
      DI(1) => \pin3Event[43]_i_18_n_0\,
      DI(0) => \pin3Event[43]_i_19_n_0\,
      O(3) => \pin3Event_reg[43]_i_13_n_4\,
      O(2) => \pin3Event_reg[43]_i_13_n_5\,
      O(1) => \pin3Event_reg[43]_i_13_n_6\,
      O(0) => \pin3Event_reg[43]_i_13_n_7\,
      S(3) => \pin3Event[43]_i_20_n_0\,
      S(2) => \pin3Event[43]_i_21_n_0\,
      S(1) => \pin3Event[43]_i_22_n_0\,
      S(0) => \pin3Event[43]_i_23_n_0\
    );
\pin3Event_reg[43]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[39]_i_14_n_0\,
      CO(3) => \pin3Event_reg[43]_i_14_n_0\,
      CO(2) => \pin3Event_reg[43]_i_14_n_1\,
      CO(1) => \pin3Event_reg[43]_i_14_n_2\,
      CO(0) => \pin3Event_reg[43]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[43]_i_24_n_0\,
      DI(2) => \pin3Event[43]_i_25_n_0\,
      DI(1) => \pin3Event[43]_i_26_n_0\,
      DI(0) => \pin3Event[43]_i_27_n_0\,
      O(3) => \pin3Event_reg[43]_i_14_n_4\,
      O(2) => \pin3Event_reg[43]_i_14_n_5\,
      O(1) => \pin3Event_reg[43]_i_14_n_6\,
      O(0) => \pin3Event_reg[43]_i_14_n_7\,
      S(3) => \pin3Event[43]_i_28_n_0\,
      S(2) => \pin3Event[43]_i_29_n_0\,
      S(1) => \pin3Event[43]_i_30_n_0\,
      S(0) => \pin3Event[43]_i_31_n_0\
    );
\pin3Event_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(44),
      Q => pin3Event_out(44),
      R => '0'
    );
\pin3Event_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(45),
      Q => pin3Event_out(45),
      R => '0'
    );
\pin3Event_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(46),
      Q => pin3Event_out(46),
      R => '0'
    );
\pin3Event_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(47),
      Q => pin3Event_out(47),
      R => '0'
    );
\pin3Event_reg[47]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[47]_i_14_n_0\,
      CO(3) => \NLW_pin3Event_reg[47]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \pin3Event_reg[47]_i_10_n_1\,
      CO(1) => \pin3Event_reg[47]_i_10_n_2\,
      CO(0) => \pin3Event_reg[47]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin3Event[47]_i_19_n_0\,
      DI(1) => \pin3Event[47]_i_20_n_0\,
      DI(0) => \pin3Event[47]_i_21_n_0\,
      O(3) => \pin3Event_reg[47]_i_10_n_4\,
      O(2) => \pin3Event_reg[47]_i_10_n_5\,
      O(1) => \pin3Event_reg[47]_i_10_n_6\,
      O(0) => \pin3Event_reg[47]_i_10_n_7\,
      S(3) => \pin3Event[47]_i_22_n_0\,
      S(2) => \pin3Event[47]_i_23_n_0\,
      S(1) => \pin3Event[47]_i_24_n_0\,
      S(0) => \pin3Event[47]_i_25_n_0\
    );
\pin3Event_reg[47]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[47]_i_15_n_0\,
      CO(3) => \NLW_pin3Event_reg[47]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \pin3Event_reg[47]_i_11_n_1\,
      CO(1) => \pin3Event_reg[47]_i_11_n_2\,
      CO(0) => \pin3Event_reg[47]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin3Event[47]_i_26_n_0\,
      DI(1) => \pin3Event[47]_i_27_n_0\,
      DI(0) => \pin3Event[47]_i_28_n_0\,
      O(3) => \pin3Event_reg[47]_i_11_n_4\,
      O(2) => \pin3Event_reg[47]_i_11_n_5\,
      O(1) => \pin3Event_reg[47]_i_11_n_6\,
      O(0) => \pin3Event_reg[47]_i_11_n_7\,
      S(3) => \pin3Event[47]_i_29_n_0\,
      S(2) => \pin3Event[47]_i_30_n_0\,
      S(1) => \pin3Event[47]_i_31_n_0\,
      S(0) => \pin3Event[47]_i_32_n_0\
    );
\pin3Event_reg[47]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[43]_i_13_n_0\,
      CO(3) => \pin3Event_reg[47]_i_14_n_0\,
      CO(2) => \pin3Event_reg[47]_i_14_n_1\,
      CO(1) => \pin3Event_reg[47]_i_14_n_2\,
      CO(0) => \pin3Event_reg[47]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[47]_i_33_n_0\,
      DI(2) => \pin3Event[47]_i_34_n_0\,
      DI(1) => \pin3Event[47]_i_35_n_0\,
      DI(0) => \pin3Event[47]_i_36_n_0\,
      O(3) => \pin3Event_reg[47]_i_14_n_4\,
      O(2) => \pin3Event_reg[47]_i_14_n_5\,
      O(1) => \pin3Event_reg[47]_i_14_n_6\,
      O(0) => \pin3Event_reg[47]_i_14_n_7\,
      S(3) => \pin3Event[47]_i_37_n_0\,
      S(2) => \pin3Event[47]_i_38_n_0\,
      S(1) => \pin3Event[47]_i_39_n_0\,
      S(0) => \pin3Event[47]_i_40_n_0\
    );
\pin3Event_reg[47]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[43]_i_14_n_0\,
      CO(3) => \pin3Event_reg[47]_i_15_n_0\,
      CO(2) => \pin3Event_reg[47]_i_15_n_1\,
      CO(1) => \pin3Event_reg[47]_i_15_n_2\,
      CO(0) => \pin3Event_reg[47]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[47]_i_41_n_0\,
      DI(2) => \pin3Event[47]_i_42_n_0\,
      DI(1) => \pin3Event[47]_i_43_n_0\,
      DI(0) => \pin3Event[47]_i_44_n_0\,
      O(3) => \pin3Event_reg[47]_i_15_n_4\,
      O(2) => \pin3Event_reg[47]_i_15_n_5\,
      O(1) => \pin3Event_reg[47]_i_15_n_6\,
      O(0) => \pin3Event_reg[47]_i_15_n_7\,
      S(3) => \pin3Event[47]_i_45_n_0\,
      S(2) => \pin3Event[47]_i_46_n_0\,
      S(1) => \pin3Event[47]_i_47_n_0\,
      S(0) => \pin3Event[47]_i_48_n_0\
    );
\pin3Event_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[43]_i_1_n_0\,
      CO(3) => \NLW_pin3Event_reg[47]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pin3Event_reg[47]_i_2_n_1\,
      CO(1) => \pin3Event_reg[47]_i_2_n_2\,
      CO(0) => \pin3Event_reg[47]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \pin3Event[47]_i_3_n_0\,
      DI(1) => \pin3Event[47]_i_4_n_0\,
      DI(0) => \pin3Event[47]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(47 downto 44),
      S(3) => \pin3Event[47]_i_6_n_0\,
      S(2) => \pin3Event[47]_i_7_n_0\,
      S(1) => \pin3Event[47]_i_8_n_0\,
      S(0) => \pin3Event[47]_i_9_n_0\
    );
\pin3Event_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(4),
      Q => pin3Event_out(4),
      R => '0'
    );
\pin3Event_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(5),
      Q => pin3Event_out(5),
      R => '0'
    );
\pin3Event_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(6),
      Q => pin3Event_out(6),
      R => '0'
    );
\pin3Event_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(7),
      Q => pin3Event_out(7),
      R => '0'
    );
\pin3Event_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pin3Event_reg[3]_i_1_n_0\,
      CO(3) => \pin3Event_reg[7]_i_1_n_0\,
      CO(2) => \pin3Event_reg[7]_i_1_n_1\,
      CO(1) => \pin3Event_reg[7]_i_1_n_2\,
      CO(0) => \pin3Event_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[7]_i_2_n_0\,
      DI(2) => \pin3Event[7]_i_3_n_0\,
      DI(1) => \pin3Event[7]_i_4_n_0\,
      DI(0) => \pin3Event[7]_i_5_n_0\,
      O(3 downto 0) => pin3Event00_out(7 downto 4),
      S(3) => \pin3Event[7]_i_6_n_0\,
      S(2) => \pin3Event[7]_i_7_n_0\,
      S(1) => \pin3Event[7]_i_8_n_0\,
      S(0) => \pin3Event[7]_i_9_n_0\
    );
\pin3Event_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin3Event_reg[7]_i_13_n_0\,
      CO(2) => \pin3Event_reg[7]_i_13_n_1\,
      CO(1) => \pin3Event_reg[7]_i_13_n_2\,
      CO(0) => \pin3Event_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[7]_i_16_n_0\,
      DI(2) => \pin3Event[7]_i_17_n_0\,
      DI(1) => \pin3Event[7]_i_18_n_0\,
      DI(0) => '0',
      O(3) => \pin3Event_reg[7]_i_13_n_4\,
      O(2) => \pin3Event_reg[7]_i_13_n_5\,
      O(1) => \pin3Event_reg[7]_i_13_n_6\,
      O(0) => \pin3Event_reg[7]_i_13_n_7\,
      S(3) => \pin3Event[7]_i_19_n_0\,
      S(2) => \pin3Event[7]_i_20_n_0\,
      S(1) => \pin3Event[7]_i_21_n_0\,
      S(0) => \pin3Event[7]_i_22_n_0\
    );
\pin3Event_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pin3Event_reg[7]_i_14_n_0\,
      CO(2) => \pin3Event_reg[7]_i_14_n_1\,
      CO(1) => \pin3Event_reg[7]_i_14_n_2\,
      CO(0) => \pin3Event_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \pin3Event[7]_i_23_n_0\,
      DI(2) => \pin3Event[7]_i_24_n_0\,
      DI(1) => \pin3Event[7]_i_25_n_0\,
      DI(0) => '0',
      O(3) => \pin3Event_reg[7]_i_14_n_4\,
      O(2) => \pin3Event_reg[7]_i_14_n_5\,
      O(1) => \pin3Event_reg[7]_i_14_n_6\,
      O(0) => \pin3Event_reg[7]_i_14_n_7\,
      S(3) => \pin3Event[7]_i_26_n_0\,
      S(2) => \pin3Event[7]_i_27_n_0\,
      S(1) => \pin3Event[7]_i_28_n_0\,
      S(0) => \pin3Event[7]_i_29_n_0\
    );
\pin3Event_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(8),
      Q => pin3Event_out(8),
      R => '0'
    );
\pin3Event_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => SYNC_PIN3_MAP_0_n_1,
      D => pin3Event00_out(9),
      Q => pin3Event_out(9),
      R => '0'
    );
pin3Sync0_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin3Sync0,
      Q => pin3Sync0_old,
      R => '0'
    );
pin3Sync1_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin3Sync1,
      Q => pin3Sync1_old,
      R => '0'
    );
pin3Sync2_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin3Sync2,
      Q => pin3Sync2_old,
      R => '0'
    );
pin3Sync3_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin3Sync3,
      Q => pin3Sync3_old,
      R => '0'
    );
pin3Sync4_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk0,
      CE => '1',
      D => pin3Sync4,
      Q => pin3Sync4_old,
      R => '0'
    );
pin3Sync5_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk1,
      CE => '1',
      D => pin3Sync5,
      Q => pin3Sync5_old,
      R => '0'
    );
pin3Sync6_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk2,
      CE => '1',
      D => pin3Sync6,
      Q => pin3Sync6_old,
      R => '0'
    );
pin3Sync7_old_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk3,
      CE => '1',
      D => pin3Sync7,
      Q => pin3Sync7_old,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_syncPulseCounter_0_0 is
  port (
    clk0 : in STD_LOGIC;
    clk1 : in STD_LOGIC;
    clk2 : in STD_LOGIC;
    clk3 : in STD_LOGIC;
    pin0 : in STD_LOGIC;
    pin1 : in STD_LOGIC;
    pin2 : in STD_LOGIC;
    pin3 : in STD_LOGIC;
    gate : in STD_LOGIC;
    data_uC2FPGA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    memAddr0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    memAddr1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    memAddr2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    memAddr3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pin0Event_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pin1Event_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pin2Event_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pin3Event_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pin0EventCounter_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pin1EventCounter_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pin2EventCounter_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pin3EventCounter_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_FPGA2uC : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_syncPulseCounter_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_syncPulseCounter_0_0 : entity is "design_1_syncPulseCounter_0_0,syncPulseCounter,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_syncPulseCounter_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_syncPulseCounter_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_syncPulseCounter_0_0 : entity is "syncPulseCounter,Vivado 2018.3";
end design_1_syncPulseCounter_0_0;

architecture STRUCTURE of design_1_syncPulseCounter_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^data_fpga2uc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pin0eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^pin0event_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^pin1eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^pin1event_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^pin2eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^pin2event_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^pin3eventcounter_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^pin3event_out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  data_FPGA2uC(7) <= \<const0>\;
  data_FPGA2uC(6) <= \<const0>\;
  data_FPGA2uC(5) <= \<const0>\;
  data_FPGA2uC(4) <= \<const0>\;
  data_FPGA2uC(3) <= \<const0>\;
  data_FPGA2uC(2) <= \<const0>\;
  data_FPGA2uC(1 downto 0) <= \^data_fpga2uc\(1 downto 0);
  pin0EventCounter_out(63) <= \<const0>\;
  pin0EventCounter_out(62) <= \<const0>\;
  pin0EventCounter_out(61) <= \<const0>\;
  pin0EventCounter_out(60) <= \<const0>\;
  pin0EventCounter_out(59) <= \<const0>\;
  pin0EventCounter_out(58) <= \<const0>\;
  pin0EventCounter_out(57) <= \<const0>\;
  pin0EventCounter_out(56) <= \<const0>\;
  pin0EventCounter_out(55) <= \<const0>\;
  pin0EventCounter_out(54) <= \<const0>\;
  pin0EventCounter_out(53) <= \<const0>\;
  pin0EventCounter_out(52) <= \<const0>\;
  pin0EventCounter_out(51) <= \<const0>\;
  pin0EventCounter_out(50) <= \<const0>\;
  pin0EventCounter_out(49) <= \<const0>\;
  pin0EventCounter_out(48) <= \<const0>\;
  pin0EventCounter_out(47 downto 0) <= \^pin0eventcounter_out\(47 downto 0);
  pin0Event_out(63) <= \<const0>\;
  pin0Event_out(62) <= \<const0>\;
  pin0Event_out(61) <= \<const0>\;
  pin0Event_out(60) <= \<const0>\;
  pin0Event_out(59) <= \<const0>\;
  pin0Event_out(58) <= \<const0>\;
  pin0Event_out(57) <= \<const0>\;
  pin0Event_out(56) <= \<const0>\;
  pin0Event_out(55) <= \<const0>\;
  pin0Event_out(54) <= \<const0>\;
  pin0Event_out(53) <= \<const0>\;
  pin0Event_out(52) <= \<const0>\;
  pin0Event_out(51) <= \<const0>\;
  pin0Event_out(50) <= \<const0>\;
  pin0Event_out(49) <= \<const0>\;
  pin0Event_out(48) <= \<const0>\;
  pin0Event_out(47 downto 0) <= \^pin0event_out\(47 downto 0);
  pin1EventCounter_out(63) <= \<const0>\;
  pin1EventCounter_out(62) <= \<const0>\;
  pin1EventCounter_out(61) <= \<const0>\;
  pin1EventCounter_out(60) <= \<const0>\;
  pin1EventCounter_out(59) <= \<const0>\;
  pin1EventCounter_out(58) <= \<const0>\;
  pin1EventCounter_out(57) <= \<const0>\;
  pin1EventCounter_out(56) <= \<const0>\;
  pin1EventCounter_out(55) <= \<const0>\;
  pin1EventCounter_out(54) <= \<const0>\;
  pin1EventCounter_out(53) <= \<const0>\;
  pin1EventCounter_out(52) <= \<const0>\;
  pin1EventCounter_out(51) <= \<const0>\;
  pin1EventCounter_out(50) <= \<const0>\;
  pin1EventCounter_out(49) <= \<const0>\;
  pin1EventCounter_out(48) <= \<const1>\;
  pin1EventCounter_out(47 downto 0) <= \^pin1eventcounter_out\(47 downto 0);
  pin1Event_out(63) <= \<const0>\;
  pin1Event_out(62) <= \<const0>\;
  pin1Event_out(61) <= \<const0>\;
  pin1Event_out(60) <= \<const0>\;
  pin1Event_out(59) <= \<const0>\;
  pin1Event_out(58) <= \<const0>\;
  pin1Event_out(57) <= \<const0>\;
  pin1Event_out(56) <= \<const0>\;
  pin1Event_out(55) <= \<const0>\;
  pin1Event_out(54) <= \<const0>\;
  pin1Event_out(53) <= \<const0>\;
  pin1Event_out(52) <= \<const0>\;
  pin1Event_out(51) <= \<const0>\;
  pin1Event_out(50) <= \<const0>\;
  pin1Event_out(49) <= \<const0>\;
  pin1Event_out(48) <= \<const1>\;
  pin1Event_out(47 downto 0) <= \^pin1event_out\(47 downto 0);
  pin2EventCounter_out(63) <= \<const0>\;
  pin2EventCounter_out(62) <= \<const0>\;
  pin2EventCounter_out(61) <= \<const0>\;
  pin2EventCounter_out(60) <= \<const0>\;
  pin2EventCounter_out(59) <= \<const0>\;
  pin2EventCounter_out(58) <= \<const0>\;
  pin2EventCounter_out(57) <= \<const0>\;
  pin2EventCounter_out(56) <= \<const0>\;
  pin2EventCounter_out(55) <= \<const0>\;
  pin2EventCounter_out(54) <= \<const0>\;
  pin2EventCounter_out(53) <= \<const0>\;
  pin2EventCounter_out(52) <= \<const0>\;
  pin2EventCounter_out(51) <= \<const0>\;
  pin2EventCounter_out(50) <= \<const0>\;
  pin2EventCounter_out(49) <= \<const1>\;
  pin2EventCounter_out(48) <= \<const0>\;
  pin2EventCounter_out(47 downto 0) <= \^pin2eventcounter_out\(47 downto 0);
  pin2Event_out(63) <= \<const0>\;
  pin2Event_out(62) <= \<const0>\;
  pin2Event_out(61) <= \<const0>\;
  pin2Event_out(60) <= \<const0>\;
  pin2Event_out(59) <= \<const0>\;
  pin2Event_out(58) <= \<const0>\;
  pin2Event_out(57) <= \<const0>\;
  pin2Event_out(56) <= \<const0>\;
  pin2Event_out(55) <= \<const0>\;
  pin2Event_out(54) <= \<const0>\;
  pin2Event_out(53) <= \<const0>\;
  pin2Event_out(52) <= \<const0>\;
  pin2Event_out(51) <= \<const0>\;
  pin2Event_out(50) <= \<const0>\;
  pin2Event_out(49) <= \<const1>\;
  pin2Event_out(48) <= \<const0>\;
  pin2Event_out(47 downto 0) <= \^pin2event_out\(47 downto 0);
  pin3EventCounter_out(63) <= \<const0>\;
  pin3EventCounter_out(62) <= \<const0>\;
  pin3EventCounter_out(61) <= \<const0>\;
  pin3EventCounter_out(60) <= \<const0>\;
  pin3EventCounter_out(59) <= \<const0>\;
  pin3EventCounter_out(58) <= \<const0>\;
  pin3EventCounter_out(57) <= \<const0>\;
  pin3EventCounter_out(56) <= \<const0>\;
  pin3EventCounter_out(55) <= \<const0>\;
  pin3EventCounter_out(54) <= \<const0>\;
  pin3EventCounter_out(53) <= \<const0>\;
  pin3EventCounter_out(52) <= \<const0>\;
  pin3EventCounter_out(51) <= \<const0>\;
  pin3EventCounter_out(50) <= \<const0>\;
  pin3EventCounter_out(49) <= \<const1>\;
  pin3EventCounter_out(48) <= \<const1>\;
  pin3EventCounter_out(47 downto 0) <= \^pin3eventcounter_out\(47 downto 0);
  pin3Event_out(63) <= \<const0>\;
  pin3Event_out(62) <= \<const0>\;
  pin3Event_out(61) <= \<const0>\;
  pin3Event_out(60) <= \<const0>\;
  pin3Event_out(59) <= \<const0>\;
  pin3Event_out(58) <= \<const0>\;
  pin3Event_out(57) <= \<const0>\;
  pin3Event_out(56) <= \<const0>\;
  pin3Event_out(55) <= \<const0>\;
  pin3Event_out(54) <= \<const0>\;
  pin3Event_out(53) <= \<const0>\;
  pin3Event_out(52) <= \<const0>\;
  pin3Event_out(51) <= \<const0>\;
  pin3Event_out(50) <= \<const0>\;
  pin3Event_out(49) <= \<const1>\;
  pin3Event_out(48) <= \<const1>\;
  pin3Event_out(47 downto 0) <= \^pin3event_out\(47 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_syncPulseCounter_0_0_syncPulseCounter
     port map (
      clk0 => clk0,
      clk1 => clk1,
      clk2 => clk2,
      clk3 => clk3,
      data_FPGA2uC(1 downto 0) => \^data_fpga2uc\(1 downto 0),
      data_uC2FPGA(0) => data_uC2FPGA(0),
      gate => gate,
      memAddr0_out(7 downto 0) => memAddr0_out(7 downto 0),
      memAddr1_out(7 downto 0) => memAddr1_out(7 downto 0),
      memAddr2_out(7 downto 0) => memAddr2_out(7 downto 0),
      memAddr3_out(7 downto 0) => memAddr3_out(7 downto 0),
      pin0 => pin0,
      pin0EventCounter_out(47 downto 0) => \^pin0eventcounter_out\(47 downto 0),
      pin0Event_out(47 downto 0) => \^pin0event_out\(47 downto 0),
      pin1 => pin1,
      pin1EventCounter_out(47 downto 0) => \^pin1eventcounter_out\(47 downto 0),
      pin1Event_out(47 downto 0) => \^pin1event_out\(47 downto 0),
      pin2 => pin2,
      pin2EventCounter_out(47 downto 0) => \^pin2eventcounter_out\(47 downto 0),
      pin2Event_out(47 downto 0) => \^pin2event_out\(47 downto 0),
      pin3 => pin3,
      pin3EventCounter_out(47 downto 0) => \^pin3eventcounter_out\(47 downto 0),
      pin3Event_out(47 downto 0) => \^pin3event_out\(47 downto 0)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
