{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550850721657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 10:52:01 2019 " "Processing started: Fri Feb 22 10:52:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550850721672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1550850721672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LC3 -c LC3 --vector_source=\"C:/Users/USER1/Digital Logic/LC-3/Waveform1.vwf\" --testbench_file=\"C:/Users/USER1/Digital Logic/LC-3/simulation/modelsim/Waveform1.vwf.vt\" " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LC3 -c LC3 --vector_source=\"C:/Users/USER1/Digital Logic/LC-3/Waveform1.vwf\" --testbench_file=\"C:/Users/USER1/Digital Logic/LC-3/simulation/modelsim/Waveform1.vwf.vt\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1550850721672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1550850722049 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus " "Ignoring output pin \"Bus\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[15\] " "Ignoring output pin \"Bus\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[14\] " "Ignoring output pin \"Bus\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[13\] " "Ignoring output pin \"Bus\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[12\] " "Ignoring output pin \"Bus\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[11\] " "Ignoring output pin \"Bus\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[10\] " "Ignoring output pin \"Bus\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[9\] " "Ignoring output pin \"Bus\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[8\] " "Ignoring output pin \"Bus\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[7\] " "Ignoring output pin \"Bus\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[6\] " "Ignoring output pin \"Bus\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[5\] " "Ignoring output pin \"Bus\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[4\] " "Ignoring output pin \"Bus\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[3\] " "Ignoring output pin \"Bus\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[2\] " "Ignoring output pin \"Bus\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[1\] " "Ignoring output pin \"Bus\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Bus\[0\] " "Ignoring output pin \"Bus\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "current_state " "Ignoring output pin \"current_state\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "current_state\[5\] " "Ignoring output pin \"current_state\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "current_state\[4\] " "Ignoring output pin \"current_state\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "current_state\[3\] " "Ignoring output pin \"current_state\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "current_state\[2\] " "Ignoring output pin \"current_state\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "current_state\[1\] " "Ignoring output pin \"current_state\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "current_state\[0\] " "Ignoring output pin \"current_state\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC " "Ignoring output pin \"PC\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[15\] " "Ignoring output pin \"PC\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[14\] " "Ignoring output pin \"PC\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[13\] " "Ignoring output pin \"PC\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[12\] " "Ignoring output pin \"PC\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[11\] " "Ignoring output pin \"PC\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[10\] " "Ignoring output pin \"PC\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[9\] " "Ignoring output pin \"PC\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[8\] " "Ignoring output pin \"PC\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[7\] " "Ignoring output pin \"PC\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[6\] " "Ignoring output pin \"PC\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[5\] " "Ignoring output pin \"PC\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[4\] " "Ignoring output pin \"PC\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[3\] " "Ignoring output pin \"PC\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[2\] " "Ignoring output pin \"PC\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[1\] " "Ignoring output pin \"PC\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "PC\[0\] " "Ignoring output pin \"PC\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn " "Ignoring output pin \"MARSpcIn\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[15\] " "Ignoring output pin \"MARSpcIn\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[14\] " "Ignoring output pin \"MARSpcIn\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[13\] " "Ignoring output pin \"MARSpcIn\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[12\] " "Ignoring output pin \"MARSpcIn\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[11\] " "Ignoring output pin \"MARSpcIn\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[10\] " "Ignoring output pin \"MARSpcIn\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[9\] " "Ignoring output pin \"MARSpcIn\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[8\] " "Ignoring output pin \"MARSpcIn\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[7\] " "Ignoring output pin \"MARSpcIn\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[6\] " "Ignoring output pin \"MARSpcIn\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[5\] " "Ignoring output pin \"MARSpcIn\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[4\] " "Ignoring output pin \"MARSpcIn\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[3\] " "Ignoring output pin \"MARSpcIn\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[2\] " "Ignoring output pin \"MARSpcIn\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[1\] " "Ignoring output pin \"MARSpcIn\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MARSpcIn\[0\] " "Ignoring output pin \"MARSpcIn\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn " "Ignoring output pin \"MDRSpcIn\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[15\] " "Ignoring output pin \"MDRSpcIn\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[14\] " "Ignoring output pin \"MDRSpcIn\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[13\] " "Ignoring output pin \"MDRSpcIn\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[12\] " "Ignoring output pin \"MDRSpcIn\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[11\] " "Ignoring output pin \"MDRSpcIn\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[10\] " "Ignoring output pin \"MDRSpcIn\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[9\] " "Ignoring output pin \"MDRSpcIn\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722060 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[8\] " "Ignoring output pin \"MDRSpcIn\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[7\] " "Ignoring output pin \"MDRSpcIn\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[6\] " "Ignoring output pin \"MDRSpcIn\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[5\] " "Ignoring output pin \"MDRSpcIn\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[4\] " "Ignoring output pin \"MDRSpcIn\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[3\] " "Ignoring output pin \"MDRSpcIn\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[2\] " "Ignoring output pin \"MDRSpcIn\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[1\] " "Ignoring output pin \"MDRSpcIn\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "MDRSpcIn\[0\] " "Ignoring output pin \"MDRSpcIn\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut " "Ignoring output pin \"memOut\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[15\] " "Ignoring output pin \"memOut\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[14\] " "Ignoring output pin \"memOut\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[13\] " "Ignoring output pin \"memOut\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[12\] " "Ignoring output pin \"memOut\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[11\] " "Ignoring output pin \"memOut\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[10\] " "Ignoring output pin \"memOut\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[9\] " "Ignoring output pin \"memOut\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[8\] " "Ignoring output pin \"memOut\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[7\] " "Ignoring output pin \"memOut\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[6\] " "Ignoring output pin \"memOut\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[5\] " "Ignoring output pin \"memOut\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[4\] " "Ignoring output pin \"memOut\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[3\] " "Ignoring output pin \"memOut\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[2\] " "Ignoring output pin \"memOut\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[1\] " "Ignoring output pin \"memOut\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "memOut\[0\] " "Ignoring output pin \"memOut\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_1\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_1\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_2\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_2\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_3\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_3\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_4\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_4\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_5\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_5\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_6\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_6\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_7\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_7\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_8\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_8\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_9\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_9\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_10\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_10\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_11\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_11\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_12\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_12\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_13\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_13\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_14\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_14\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_15\|D " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_15\|D\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_1\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_1\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_2\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_2\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_3\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_3\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_4\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_4\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_5\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_5\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_6\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_6\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_7\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_7\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_9\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_9\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_10\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_10\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_11\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_11\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_12\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_12\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_13\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_13\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_14\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_14\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_15\|Q " "Can't find port \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_15\|Q\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/Users/USER1/Digital Logic/LC-3/simulation/modelsim/Waveform1.vwf.vt " "Generated Verilog Test Bench File C:/Users/USER1/Digital Logic/LC-3/simulation/modelsim/Waveform1.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1550850722064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 124 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550850722171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 22 10:52:02 2019 " "Processing ended: Fri Feb 22 10:52:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550850722171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550850722171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550850722171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1550850722171 ""}
