warning: blockSize 5 is not a power of 2
Simulating a cache with 1 total lines; each line has 5 words
Each set in the cache contains 1 lines; there are 1 sets
$$$ transferring word [0-4] from the memory to the cache
$$$ transferring word [0-0] from the cache to the processor
$$$ transferring word [0-4] from the cache to nowhere
$$$ transferring word [10-14] from the memory to the cache
$$$ transferring word [13-13] from the cache to the processor
$$$ transferring word [10-14] from the cache to nowhere
$$$ transferring word [0-4] from the memory to the cache
$$$ transferring word [1-1] from the cache to the processor
$$$ transferring word [0-4] from the cache to nowhere
$$$ transferring word [10-14] from the memory to the cache
$$$ transferring word [10-10] from the processor to the cache
$$$ transferring word [10-14] from the cache to the memory
$$$ transferring word [0-4] from the memory to the cache
$$$ transferring word [2-2] from the cache to the processor
$$$ transferring word [0-4] from the cache to nowhere
$$$ transferring word [10-14] from the memory to the cache
$$$ transferring word [11-11] from the processor to the cache
$$$ transferring word [10-14] from the cache to the memory
$$$ transferring word [0-4] from the memory to the cache
$$$ transferring word [3-3] from the cache to the processor
$$$ transferring word [0-4] from the cache to nowhere
$$$ transferring word [10-14] from the memory to the cache
$$$ transferring word [12-12] from the processor to the cache
$$$ transferring word [10-14] from the cache to the memory
$$$ transferring word [0-4] from the memory to the cache
$$$ transferring word [4-4] from the cache to the processor
$$$ transferring word [0-4] from the cache to nowhere
$$$ transferring word [10-14] from the memory to the cache
$$$ transferring word [14-14] from the processor to the cache
$$$ transferring word [10-14] from the cache to the memory
$$$ transferring word [5-9] from the memory to the cache
$$$ transferring word [5-5] from the cache to the processor
$$$ transferring word [5-9] from the cache to nowhere
$$$ transferring word [15-19] from the memory to the cache
$$$ transferring word [18-18] from the cache to the processor
$$$ transferring word [15-19] from the cache to nowhere
$$$ transferring word [5-9] from the memory to the cache
$$$ transferring word [6-6] from the cache to the processor
$$$ transferring word [5-9] from the cache to nowhere
$$$ transferring word [15-19] from the memory to the cache
$$$ transferring word [16-16] from the processor to the cache
$$$ transferring word [15-19] from the cache to the memory
$$$ transferring word [5-9] from the memory to the cache
$$$ transferring word [7-7] from the cache to the processor
$$$ transferring word [5-9] from the cache to nowhere
$$$ transferring word [15-19] from the memory to the cache
$$$ transferring word [17-17] from the processor to the cache
$$$ transferring word [15-19] from the cache to the memory
$$$ transferring word [5-9] from the memory to the cache
$$$ transferring word [8-8] from the cache to the processor
$$$ transferring word [5-9] from the cache to nowhere
$$$ transferring word [20-24] from the memory to the cache
$$$ transferring word [20-20] from the processor to the cache
$$$ transferring word [20-24] from the cache to the memory
$$$ transferring word [5-9] from the memory to the cache
$$$ transferring word [9-9] from the cache to the processor
machine halted
total of 10 instructions executed
final state of machine:

@@@
state:
	pc 10
	memory:
		mem[ 0 ] 0x0081000D
		mem[ 1 ] 0x00C1000A
		mem[ 2 ] 0x00C1000B
		mem[ 3 ] 0x00C1000C
		mem[ 4 ] 0x00C1000E
		mem[ 5 ] 0x00860012
		mem[ 6 ] 0x00CE000C
		mem[ 7 ] 0x00CE000D
		mem[ 8 ] 0x00CE0010
		mem[ 9 ] 0x01800000
		mem[ 10 ] 0x00000004
		mem[ 11 ] 0x00000004
		mem[ 12 ] 0x00000004
		mem[ 13 ] 0x00000004
		mem[ 14 ] 0x00000004
		mem[ 15 ] 0x00000006
		mem[ 16 ] 0x0000000E
		mem[ 17 ] 0x0000000E
		mem[ 18 ] 0x0000000E
		mem[ 19 ] 0x00000000
		mem[ 20 ] 0x0000000E
		mem[ 21 ] 0x00000000
		mem[ 22 ] 0x00000000
		mem[ 23 ] 0x00000000
		mem[ 24 ] 0x00000000
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 14
		reg[ 7 ] 0
end state
$$$ Main memory words accessed: 130
End of run statistics:
hits 0, misses 19, writebacks 7
0 dirty cache blocks left
