`timescale 1 ns / 1 ps
module tb_Counter_Main ();
	
	reg [3:0]CounterInput;
	reg CounterEnable, Clk, nReset;
	wire [3:0]S1, S2, S3;
	wire [11:0]PresentTime;
	
	Counter_Main UUT ( .Clk(Clk), .nReset(nReset), .CounterEnable(CounterEnable), .CounterInput(CounterInput), .S1(S1), .S2(S2), .S3(S3), .PresentTime(PresentTime));
	
	initial
		Clk = 1'b0;
		
	always
		#5		Clk = ~Clk;
		
	initial begin
		$display("Starting simulation at %d ns...", $time);
		nReset = 1'b0;		            #10
		nReset = 1'b1;	
							CounterEnable = 1;            
													CounterInput = 4'd1;	#2000
		$display("Finished simulation at %d ns.", $time);
		$stop;
	end
	
	initial
		$monitor("Time: %3d ns\t Clk = %b\t nReset = %1b\t CounterEnable = %1b\t CounterInput = %1d\t Time = %1d:%1d%1d\t PT:%1d", $time, Clk, nReset, CounterEnable, CounterInput, S3,S2,S1, PresentTime);
	
endmodule 