# Reading H:/altera/13.0sp1/modelsim_ae/tcl/vsim/pref.tcl 
# do Clock_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying H:\altera\13.0sp1\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied H:\altera\13.0sp1\modelsim_ae\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {G:/Programe/FPGA/Lab_4/Part2/H24_Min60_Sec60.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package NUMERIC_BIT
# -- Compiling entity H24_Min60_Sec60
# -- Compiling architecture Behavior of H24_Min60_Sec60
# 
vsim work.h24_min60_sec60
# vsim work.h24_min60_sec60 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.numeric_bit(body)
# Loading work.h24_min60_sec60(behavior)
add wave -position end  sim:/h24_min60_sec60/Clk
add wave -position end  sim:/h24_min60_sec60/Din
add wave -position end  sim:/h24_min60_sec60/Ldn
add wave -position end  sim:/h24_min60_sec60/hour_count
add wave -position end  sim:/h24_min60_sec60/min_count
add wave -position end  sim:/h24_min60_sec60/second_count
force Clk 0 0ns,1 10 ns -repeat 20 ns
run 40 ns
force -deposit Ldn 1
run 40 ns
run 100ns
