Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 11:58:30 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clock_Module/U_BTN_MIN/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.026        0.000                      0                  265        0.152        0.000                      0                  265        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.026        0.000                      0                  265        0.152        0.000                      0                  265        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.559ns (42.533%)  route 3.458ns (57.467%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.847 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.847    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.170 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.170    U_Btn_Clock_Module/counter_reg[24]_i_1_n_6
    SLICE_X60Y19         FDCE                                         r  U_Btn_Clock_Module/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.507    14.848    U_Btn_Clock_Module/CLK
    SLICE_X60Y19         FDCE                                         r  U_Btn_Clock_Module/counter_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.109    15.196    U_Btn_Clock_Module/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.475ns (41.719%)  route 3.458ns (58.281%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.847 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.847    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.086 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.086    U_Btn_Clock_Module/counter_reg[24]_i_1_n_5
    SLICE_X60Y19         FDCE                                         r  U_Btn_Clock_Module/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.507    14.848    U_Btn_Clock_Module/CLK
    SLICE_X60Y19         FDCE                                         r  U_Btn_Clock_Module/counter_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.109    15.196    U_Btn_Clock_Module/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 2.455ns (41.522%)  route 3.458ns (58.478%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.847 r  U_Btn_Clock_Module/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.847    U_Btn_Clock_Module/counter_reg[20]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.066 r  U_Btn_Clock_Module/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.066    U_Btn_Clock_Module/counter_reg[24]_i_1_n_7
    SLICE_X60Y19         FDCE                                         r  U_Btn_Clock_Module/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.507    14.848    U_Btn_Clock_Module/CLK
    SLICE_X60Y19         FDCE                                         r  U_Btn_Clock_Module/counter_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.109    15.196    U_Btn_Clock_Module/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.442ns (41.393%)  route 3.458ns (58.607%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.053 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.053    U_Btn_Clock_Module/counter_reg[20]_i_1_n_6
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.508    14.849    U_Btn_Clock_Module/CLK
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.109    15.197    U_Btn_Clock_Module/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 2.434ns (41.314%)  route 3.458ns (58.686%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.045 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.045    U_Btn_Clock_Module/counter_reg[20]_i_1_n_4
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.508    14.849    U_Btn_Clock_Module/CLK
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.109    15.197    U_Btn_Clock_Module/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.358ns (40.547%)  route 3.458ns (59.453%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.969 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.969    U_Btn_Clock_Module/counter_reg[20]_i_1_n_5
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.508    14.849    U_Btn_Clock_Module/CLK
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.109    15.197    U_Btn_Clock_Module/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.338ns (40.342%)  route 3.458ns (59.658%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.730 r  U_Btn_Clock_Module/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    U_Btn_Clock_Module/counter_reg[16]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.949 r  U_Btn_Clock_Module/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.949    U_Btn_Clock_Module/counter_reg[20]_i_1_n_7
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.508    14.849    U_Btn_Clock_Module/CLK
    SLICE_X60Y18         FDCE                                         r  U_Btn_Clock_Module/counter_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.109    15.197    U_Btn_Clock_Module/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.325ns (40.207%)  route 3.458ns (59.793%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.936 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.936    U_Btn_Clock_Module/counter_reg[16]_i_1_n_6
    SLICE_X60Y17         FDCE                                         r  U_Btn_Clock_Module/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.510    14.851    U_Btn_Clock_Module/CLK
    SLICE_X60Y17         FDCE                                         r  U_Btn_Clock_Module/counter_reg[17]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.109    15.199    U_Btn_Clock_Module/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.317ns (40.125%)  route 3.458ns (59.875%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.928 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.928    U_Btn_Clock_Module/counter_reg[16]_i_1_n_4
    SLICE_X60Y17         FDCE                                         r  U_Btn_Clock_Module/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.510    14.851    U_Btn_Clock_Module/CLK
    SLICE_X60Y17         FDCE                                         r  U_Btn_Clock_Module/counter_reg[19]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.109    15.199    U_Btn_Clock_Module/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 U_Btn_Clock_Module/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 2.241ns (39.326%)  route 3.458ns (60.674%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.632     5.153    U_Btn_Clock_Module/CLK
    SLICE_X60Y14         FDCE                                         r  U_Btn_Clock_Module/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518     5.671 f  U_Btn_Clock_Module/counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.481    U_Btn_Clock_Module/counter_reg[4]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  U_Btn_Clock_Module/r_1Hz_tick_i_6/O
                         net (fo=1, routed)           0.485     7.089    U_Btn_Clock_Module/r_1Hz_tick_i_6_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.213 f  U_Btn_Clock_Module/r_1Hz_tick_i_5/O
                         net (fo=1, routed)           0.403     7.616    U_Btn_Clock_Module/r_1Hz_tick_i_5_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  U_Btn_Clock_Module/r_1Hz_tick_i_3/O
                         net (fo=1, routed)           0.637     8.376    U_Btn_Clock_Module/r_1Hz_tick_i_3_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.500 r  U_Btn_Clock_Module/r_1Hz_tick_i_2/O
                         net (fo=29, routed)          1.124     9.625    U_Btn_Clock_Module/r_1Hz_tick_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.749 r  U_Btn_Clock_Module/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.749    U_Btn_Clock_Module/counter[0]_i_6_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.262 r  U_Btn_Clock_Module/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.262    U_Btn_Clock_Module/counter_reg[0]_i_1_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.379 r  U_Btn_Clock_Module/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    U_Btn_Clock_Module/counter_reg[4]_i_1_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.496 r  U_Btn_Clock_Module/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.496    U_Btn_Clock_Module/counter_reg[8]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  U_Btn_Clock_Module/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.613    U_Btn_Clock_Module/counter_reg[12]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.852 r  U_Btn_Clock_Module/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.852    U_Btn_Clock_Module/counter_reg[16]_i_1_n_5
    SLICE_X60Y17         FDCE                                         r  U_Btn_Clock_Module/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.510    14.851    U_Btn_Clock_Module/CLK
    SLICE_X60Y17         FDCE                                         r  U_Btn_Clock_Module/counter_reg[18]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y17         FDCE (Setup_fdce_C_D)        0.109    15.199    U_Btn_Clock_Module/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  4.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=5, routed)           0.100     1.709    U_StopWatch_DP/U_Time_Min/Q[4]
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.754 r  U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.754    U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.602    U_StopWatch_DP/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/o_min_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.587     1.470    U_Btn_Clock_Module/CLK
    SLICE_X65Y19         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Btn_Clock_Module/o_min_reg[0]/Q
                         net (fo=8, routed)           0.144     1.755    U_Btn_Clock_Module/w_btn_min[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  U_Btn_Clock_Module/o_min[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    U_Btn_Clock_Module/o_min[3]
    SLICE_X64Y19         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.856     1.983    U_Btn_Clock_Module/CLK
    SLICE_X64Y19         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[3]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.120     1.603    U_Btn_Clock_Module/o_min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Btn_Clock_Module/o_min_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Clock_Module/o_min_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.587     1.470    U_Btn_Clock_Module/CLK
    SLICE_X65Y19         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Btn_Clock_Module/o_min_reg[0]/Q
                         net (fo=8, routed)           0.148     1.759    U_Btn_Clock_Module/w_btn_min[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  U_Btn_Clock_Module/o_min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_Btn_Clock_Module/o_min[4]
    SLICE_X64Y19         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.856     1.983    U_Btn_Clock_Module/CLK
    SLICE_X64Y19         FDCE                                         r  U_Btn_Clock_Module/o_min_reg[4]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.121     1.604    U_Btn_Clock_Module/o_min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.590     1.473    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X63Y16         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/Q
                         net (fo=15, routed)          0.121     1.735    U_StopWatch_DP/U_Time_mSec/count_reg[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  U_StopWatch_DP/U_Time_mSec/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.780    U_StopWatch_DP/U_Time_mSec/count_reg[2]_i_1__1_n_0
    SLICE_X62Y16         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.859     1.986    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X62Y16         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.578    U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.562     1.445    U_Btn_DB_CLEAR/CLK
    SLICE_X56Y17         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.086     1.679    U_Stopwatch_CU/edge_detect
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.098     1.777 r  U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.829     1.956    U_Stopwatch_CU/CLK
    SLICE_X56Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.121     1.566    U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.258%)  route 0.118ns (35.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.118     1.751    U_StopWatch_DP/U_Time_Min/Q[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.049     1.800 r  U_StopWatch_DP/U_Time_Min/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    U_StopWatch_DP/U_Time_Min/count_reg[3]_i_1__0_n_0
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.107     1.588    U_StopWatch_DP/U_Time_Min/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.883%)  route 0.143ns (43.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.588     1.471    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X58Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.143     1.755    U_StopWatch_DP/U_Time_Sec/Q[0]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.048     1.803 r  U_StopWatch_DP/U_Time_Sec/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    U_StopWatch_DP/U_Time_Sec/count_reg[3]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.856     1.983    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X59Y17         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.107     1.591    U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.562     1.445    U_Btn_DB_CLEAR/CLK
    SLICE_X56Y17         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.088     1.681    U_Stopwatch_CU/edge_detect
    SLICE_X56Y17         LUT6 (Prop_lut6_I0_O)        0.098     1.779 r  U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.829     1.956    U_Stopwatch_CU/CLK
    SLICE_X56Y17         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.120     1.565    U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.671%)  route 0.137ns (42.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.587     1.470    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X61Y18         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_StopWatch_DP/U_Time_Sec/tick_reg_reg/Q
                         net (fo=2, routed)           0.137     1.748    U_StopWatch_DP/U_Time_Min/w_sec_tick
    SLICE_X59Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.793 r  U_StopWatch_DP/U_Time_Min/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_StopWatch_DP/U_Time_Min/tick_next
    SLICE_X59Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Min/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.854     1.981    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X59Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Min/tick_reg_reg/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y19         FDCE (Hold_fdce_C_D)         0.091     1.574    U_StopWatch_DP/U_Time_Min/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.118     1.751    U_StopWatch_DP/U_Time_Min/Q[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  U_StopWatch_DP/U_Time_Min/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.796    U_StopWatch_DP/U_Time_Min/count_reg[2]_i_1__0_n_0
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092     1.573    U_StopWatch_DP/U_Time_Min/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_Clock_Module/U_BTN_HOUR/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Btn_Clock_Module/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Btn_Clock_Module/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Btn_Clock_Module/U_BTN_HOUR/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U_Btn_Clock_Module/U_BTN_MIN/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Btn_Clock_Module/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Btn_Clock_Module/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Btn_Clock_Module/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Btn_Clock_Module/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_Btn_Clock_Module/counter_reg[9]/C



