// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlation_pow_generic_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] base_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_pp0_stage0_subdone;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_array_V_address0;
reg    pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0;
wire   [108:0] pow_reduce_anonymous_namespace_log0_lut_table_array_V_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0;
wire   [104:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0;
wire   [101:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0;
wire   [96:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ce0;
wire   [91:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ce0;
wire   [86:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ce0;
wire   [81:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_address0;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ce0;
wire   [76:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address1;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0;
wire   [0:0] icmp_ln1019_fu_596_p2;
reg   [0:0] icmp_ln1019_reg_2204;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter1_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter12_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter13_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter14_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter15_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter16_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter17_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter18_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter19_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter20_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter21_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter22_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter23_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter24_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter25_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter26_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter27_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter28_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter29_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter30_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter31_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter32_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter33_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter34_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter35_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter36_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter37_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter38_reg;
reg   [0:0] icmp_ln1019_reg_2204_pp0_iter39_reg;
wire   [0:0] x_is_1_fu_602_p2;
reg   [0:0] x_is_1_reg_2209;
reg   [0:0] x_is_1_reg_2209_pp0_iter1_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter2_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter3_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter4_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter5_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter6_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter7_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter8_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter9_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter10_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter11_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter12_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter13_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter14_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter15_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter16_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter17_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter18_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter19_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter20_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter21_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter22_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter23_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter24_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter25_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter26_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter27_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter28_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter29_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter30_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter31_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter32_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter33_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter34_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter35_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter36_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter37_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter38_reg;
reg   [0:0] x_is_1_reg_2209_pp0_iter39_reg;
wire   [0:0] x_is_p1_fu_622_p2;
reg   [0:0] x_is_p1_reg_2215;
reg   [0:0] x_is_p1_reg_2215_pp0_iter1_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter2_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter3_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter4_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter5_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter6_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter7_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter8_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter9_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter10_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter11_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter12_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter13_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter14_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter15_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter16_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter17_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter18_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter19_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter20_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter21_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter22_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter23_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter24_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter25_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter26_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter27_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter28_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter29_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter30_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter31_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter32_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter33_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter34_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter35_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter36_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter37_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter38_reg;
reg   [0:0] x_is_p1_reg_2215_pp0_iter39_reg;
wire   [0:0] icmp_ln1019_1_fu_628_p2;
reg   [0:0] icmp_ln1019_1_reg_2221;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter1_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter12_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter13_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter14_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter15_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter16_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter17_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter18_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter19_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter20_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter21_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter22_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter23_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter24_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter25_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter26_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter27_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter28_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter29_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter30_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter31_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter32_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter33_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter34_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter35_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter36_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter37_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter38_reg;
reg   [0:0] icmp_ln1019_1_reg_2221_pp0_iter39_reg;
wire   [0:0] p_Result_s_fu_634_p3;
reg   [0:0] p_Result_s_reg_2227;
wire   [51:0] p_Result_12_fu_642_p1;
reg   [51:0] p_Result_12_reg_2232;
wire   [11:0] b_exp_2_fu_662_p3;
reg   [11:0] b_exp_2_reg_2238;
reg   [11:0] b_exp_2_reg_2238_pp0_iter1_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter2_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter3_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter4_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter5_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter6_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter7_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter8_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter9_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter10_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter11_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter12_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter13_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter14_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter15_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter16_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter17_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter18_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter19_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter20_reg;
reg   [11:0] b_exp_2_reg_2238_pp0_iter21_reg;
reg  signed [11:0] b_exp_2_reg_2238_pp0_iter22_reg;
wire   [63:0] zext_ln541_fu_670_p1;
reg   [63:0] zext_ln541_reg_2243;
reg   [63:0] zext_ln541_reg_2243_pp0_iter1_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter2_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter3_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter4_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter5_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter6_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter7_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter8_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter9_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter10_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter11_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter12_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter13_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter14_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter15_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter16_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter17_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter18_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter19_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter20_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter21_reg;
reg   [63:0] zext_ln541_reg_2243_pp0_iter22_reg;
wire   [0:0] and_ln407_1_fu_699_p2;
reg   [0:0] and_ln407_1_reg_2253;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter1_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter2_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter3_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter4_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter5_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter6_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter7_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter8_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter9_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter10_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter11_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter12_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter13_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter14_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter15_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter16_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter17_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter18_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter19_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter20_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter21_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter22_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter23_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter24_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter25_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter26_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter27_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter28_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter29_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter30_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter31_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter32_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter33_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter34_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter35_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter36_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter37_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter38_reg;
reg   [0:0] and_ln407_1_reg_2253_pp0_iter39_reg;
wire   [0:0] icmp_ln407_2_fu_705_p2;
reg   [0:0] icmp_ln407_2_reg_2259;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter1_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter2_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter3_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter4_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter5_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter6_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter7_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter8_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter9_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter10_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter11_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter12_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter13_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter14_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter15_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter16_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter17_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter18_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter19_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter20_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter21_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter22_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter23_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter24_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter25_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter26_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter27_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter28_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter29_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter30_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter31_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter32_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter33_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter34_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter35_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter36_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter37_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter38_reg;
reg   [0:0] icmp_ln407_2_reg_2259_pp0_iter39_reg;
wire   [53:0] grp_fu_742_p2;
reg   [53:0] mul_ln838_reg_2274;
reg   [53:0] mul_ln838_reg_2274_pp0_iter3_reg;
reg   [53:0] mul_ln838_reg_2274_pp0_iter4_reg;
reg   [3:0] a_V_reg_2281;
reg   [3:0] a_V_reg_2281_pp0_iter3_reg;
reg   [3:0] a_V_reg_2281_pp0_iter4_reg;
reg   [3:0] a_V_reg_2281_pp0_iter5_reg;
reg   [3:0] a_V_reg_2281_pp0_iter6_reg;
reg   [3:0] a_V_reg_2281_pp0_iter7_reg;
reg   [3:0] a_V_reg_2281_pp0_iter8_reg;
reg   [3:0] a_V_reg_2281_pp0_iter9_reg;
reg   [3:0] a_V_reg_2281_pp0_iter10_reg;
reg   [3:0] a_V_reg_2281_pp0_iter11_reg;
reg   [3:0] a_V_reg_2281_pp0_iter12_reg;
reg   [3:0] a_V_reg_2281_pp0_iter13_reg;
reg   [3:0] a_V_reg_2281_pp0_iter14_reg;
reg   [3:0] a_V_reg_2281_pp0_iter15_reg;
reg   [3:0] a_V_reg_2281_pp0_iter16_reg;
reg   [3:0] a_V_reg_2281_pp0_iter17_reg;
reg   [3:0] a_V_reg_2281_pp0_iter18_reg;
reg   [3:0] a_V_reg_2281_pp0_iter19_reg;
reg   [3:0] a_V_reg_2281_pp0_iter20_reg;
reg   [3:0] a_V_reg_2281_pp0_iter21_reg;
reg   [3:0] a_V_reg_2281_pp0_iter22_reg;
wire   [49:0] trunc_ln813_fu_758_p1;
reg   [49:0] trunc_ln813_reg_2287;
reg   [49:0] trunc_ln813_reg_2287_pp0_iter3_reg;
reg   [49:0] trunc_ln813_reg_2287_pp0_iter4_reg;
reg   [0:0] tmp_7_reg_2292;
reg   [0:0] tmp_7_reg_2292_pp0_iter3_reg;
reg   [0:0] tmp_7_reg_2292_pp0_iter4_reg;
wire   [74:0] grp_fu_784_p2;
reg   [74:0] r_V_22_reg_2307;
reg   [72:0] z2_V_reg_2312;
reg   [72:0] z2_V_reg_2312_pp0_iter6_reg;
reg   [72:0] z2_V_reg_2312_pp0_iter7_reg;
reg   [5:0] a_V_1_reg_2318;
reg   [5:0] a_V_1_reg_2318_pp0_iter6_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter7_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter8_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter9_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter10_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter11_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter12_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter13_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter14_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter15_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter16_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter17_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter18_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter19_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter20_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter21_reg;
reg   [5:0] a_V_1_reg_2318_pp0_iter22_reg;
reg   [66:0] tmp_6_reg_2324;
reg   [66:0] tmp_6_reg_2324_pp0_iter6_reg;
reg   [66:0] tmp_6_reg_2324_pp0_iter7_reg;
wire   [78:0] grp_fu_881_p2;
reg   [78:0] r_V_23_reg_2339;
wire   [81:0] ret_V_4_fu_930_p2;
reg   [81:0] ret_V_4_reg_2344;
reg   [81:0] ret_V_4_reg_2344_pp0_iter9_reg;
reg   [81:0] ret_V_4_reg_2344_pp0_iter10_reg;
reg   [5:0] a_V_2_reg_2350;
reg   [5:0] a_V_2_reg_2350_pp0_iter9_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter10_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter11_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter12_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter13_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter14_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter15_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter16_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter17_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter18_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter19_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter20_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter21_reg;
reg   [5:0] a_V_2_reg_2350_pp0_iter22_reg;
wire   [75:0] trunc_ln813_3_fu_946_p1;
reg   [75:0] trunc_ln813_3_reg_2356;
reg   [75:0] trunc_ln813_3_reg_2356_pp0_iter9_reg;
reg   [75:0] trunc_ln813_3_reg_2356_pp0_iter10_reg;
wire   [88:0] grp_fu_964_p2;
reg   [88:0] r_V_24_reg_2371;
reg   [91:0] z4_V_reg_2376;
reg   [91:0] z4_V_reg_2376_pp0_iter12_reg;
reg   [91:0] z4_V_reg_2376_pp0_iter13_reg;
reg   [85:0] tmp_s_reg_2382;
reg   [85:0] tmp_s_reg_2382_pp0_iter12_reg;
reg   [85:0] tmp_s_reg_2382_pp0_iter13_reg;
reg   [5:0] tmp_3_reg_2387;
reg   [5:0] tmp_3_reg_2387_pp0_iter12_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter13_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter14_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter15_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter16_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter17_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter18_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter19_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter20_reg;
reg   [5:0] tmp_3_reg_2387_pp0_iter21_reg;
wire   [97:0] grp_fu_1053_p2;
reg   [97:0] r_V_25_reg_2403;
reg   [86:0] tmp_4_reg_2408;
reg   [86:0] tmp_4_reg_2408_pp0_iter15_reg;
reg   [86:0] tmp_4_reg_2408_pp0_iter16_reg;
reg   [80:0] tmp_8_reg_2414;
reg   [80:0] tmp_8_reg_2414_pp0_iter15_reg;
reg   [80:0] tmp_8_reg_2414_pp0_iter16_reg;
reg   [5:0] tmp_9_reg_2419;
reg   [5:0] tmp_9_reg_2419_pp0_iter15_reg;
reg   [5:0] tmp_9_reg_2419_pp0_iter16_reg;
reg   [5:0] tmp_9_reg_2419_pp0_iter17_reg;
reg   [5:0] tmp_9_reg_2419_pp0_iter18_reg;
reg   [5:0] tmp_9_reg_2419_pp0_iter19_reg;
reg   [5:0] tmp_9_reg_2419_pp0_iter20_reg;
reg   [5:0] tmp_9_reg_2419_pp0_iter21_reg;
wire   [92:0] grp_fu_1144_p2;
reg   [92:0] r_V_26_reg_2435;
reg   [81:0] tmp_10_reg_2440;
reg   [81:0] tmp_10_reg_2440_pp0_iter18_reg;
reg   [81:0] tmp_10_reg_2440_pp0_iter19_reg;
reg   [75:0] tmp_11_reg_2446;
reg   [75:0] tmp_11_reg_2446_pp0_iter18_reg;
reg   [75:0] tmp_11_reg_2446_pp0_iter19_reg;
reg   [5:0] tmp_12_reg_2451;
reg   [5:0] tmp_12_reg_2451_pp0_iter18_reg;
reg   [5:0] tmp_12_reg_2451_pp0_iter19_reg;
reg   [5:0] tmp_12_reg_2451_pp0_iter20_reg;
reg   [5:0] tmp_12_reg_2451_pp0_iter21_reg;
wire   [87:0] grp_fu_1231_p2;
reg   [87:0] r_V_27_reg_2467;
reg   [76:0] tmp_13_reg_2472;
reg   [76:0] tmp_13_reg_2472_pp0_iter21_reg;
reg   [76:0] tmp_13_reg_2472_pp0_iter22_reg;
reg   [70:0] tmp_14_reg_2478;
reg   [70:0] tmp_14_reg_2478_pp0_iter21_reg;
reg   [70:0] tmp_14_reg_2478_pp0_iter22_reg;
reg   [5:0] tmp_15_reg_2483;
reg   [5:0] tmp_15_reg_2483_pp0_iter21_reg;
wire   [82:0] grp_fu_1318_p2;
reg   [82:0] r_V_28_reg_2514;
wire   [92:0] add_ln813_5_fu_1438_p2;
reg   [92:0] add_ln813_5_reg_2549;
reg   [71:0] tmp_16_reg_2554;
reg   [71:0] tmp_16_reg_2554_pp0_iter24_reg;
reg   [39:0] tmp_17_reg_2559;
wire   [89:0] grp_fu_1343_p2;
reg   [89:0] Elog2_V_reg_2564;
wire   [108:0] log_sum_V_1_fu_1501_p2;
reg   [108:0] log_sum_V_1_reg_2569;
reg   [78:0] rhs_s_reg_2574;
wire   [119:0] ret_V_16_fu_1576_p2;
reg   [119:0] ret_V_16_reg_2579;
reg   [119:0] ret_V_16_reg_2579_pp0_iter26_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter27_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter28_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter29_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter30_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter31_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter32_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter33_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter34_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter35_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter36_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter37_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter38_reg;
reg   [119:0] ret_V_16_reg_2579_pp0_iter39_reg;
reg   [0:0] p_Result_14_reg_2584;
reg   [0:0] p_Result_14_reg_2584_pp0_iter26_reg;
reg   [58:0] trunc_ln2_reg_2594;
reg   [58:0] trunc_ln2_reg_2594_pp0_iter26_reg;
reg   [58:0] trunc_ln2_reg_2594_pp0_iter27_reg;
reg   [58:0] trunc_ln2_reg_2594_pp0_iter28_reg;
reg   [58:0] trunc_ln2_reg_2594_pp0_iter29_reg;
reg   [58:0] trunc_ln2_reg_2594_pp0_iter30_reg;
wire  signed [12:0] ret_V_32_fu_1664_p3;
reg  signed [12:0] ret_V_32_reg_2604;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter29_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter30_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter31_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter32_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter33_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter34_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter35_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter36_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter37_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter38_reg;
reg  signed [12:0] ret_V_32_reg_2604_pp0_iter39_reg;
reg   [58:0] trunc_ln813_1_reg_2616;
reg   [7:0] m_diff_hi_V_reg_2621;
reg   [7:0] m_diff_hi_V_reg_2621_pp0_iter32_reg;
reg   [7:0] m_diff_hi_V_reg_2621_pp0_iter33_reg;
reg   [7:0] m_diff_hi_V_reg_2621_pp0_iter34_reg;
reg   [7:0] m_diff_hi_V_reg_2621_pp0_iter35_reg;
reg   [7:0] Z2_V_reg_2626;
reg   [7:0] Z2_V_reg_2626_pp0_iter32_reg;
reg   [7:0] Z2_V_reg_2626_pp0_iter33_reg;
reg   [7:0] Z2_V_reg_2626_pp0_iter34_reg;
reg   [7:0] Z2_V_reg_2626_pp0_iter35_reg;
reg   [7:0] Z2_V_reg_2626_pp0_iter36_reg;
wire   [7:0] Z3_V_fu_1715_p4;
reg   [7:0] Z3_V_reg_2633;
reg   [7:0] Z3_V_reg_2633_pp0_iter32_reg;
wire   [34:0] Z4_fu_1725_p1;
reg   [34:0] Z4_reg_2638;
wire   [35:0] ret_V_33_fu_1766_p2;
reg   [35:0] ret_V_33_reg_2653;
reg   [35:0] ret_V_33_reg_2653_pp0_iter33_reg;
reg   [25:0] f_Z3_reg_2659;
wire   [42:0] ret_V_34_fu_1772_p4;
reg   [42:0] ret_V_34_reg_2664;
reg   [19:0] trunc_ln813_s_reg_2669;
wire   [43:0] exp_Z2P_m_1_V_fu_1822_p2;
reg   [43:0] exp_Z2P_m_1_V_reg_2679;
reg   [43:0] exp_Z2P_m_1_V_reg_2679_pp0_iter35_reg;
reg   [43:0] exp_Z2P_m_1_V_reg_2679_pp0_iter36_reg;
reg   [39:0] tmp_18_reg_2685;
reg   [39:0] tmp_18_reg_2685_pp0_iter35_reg;
reg   [39:0] tmp_18_reg_2685_pp0_iter36_reg;
reg   [35:0] trunc_ln813_2_reg_2706;
reg   [57:0] exp_Z1_V_reg_2711;
reg   [57:0] exp_Z1_V_reg_2711_pp0_iter38_reg;
reg   [49:0] exp_Z1P_m_1_V_reg_2716;
reg   [49:0] exp_Z1_hi_V_reg_2721;
wire   [57:0] ret_V_35_fu_1937_p2;
reg   [57:0] ret_V_35_reg_2736;
wire   [99:0] grp_fu_1931_p2;
reg   [99:0] r_V_reg_2741;
wire   [55:0] trunc_ln1347_fu_1942_p1;
reg   [55:0] trunc_ln1347_reg_2747;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln541_8_fu_1324_p1;
wire   [63:0] zext_ln541_9_fu_1328_p1;
wire   [63:0] zext_ln541_10_fu_1332_p1;
wire   [63:0] zext_ln541_11_fu_1336_p1;
wire   [63:0] zext_ln541_1_fu_1349_p1;
wire   [63:0] zext_ln541_6_fu_1353_p1;
wire   [63:0] zext_ln541_7_fu_1357_p1;
wire   [63:0] zext_ln541_3_fu_1739_p1;
wire   [63:0] zext_ln541_4_fu_1744_p1;
wire   [63:0] zext_ln541_5_fu_1803_p1;
wire   [63:0] zext_ln541_2_fu_1859_p1;
wire   [63:0] data_V_fu_562_p1;
wire   [10:0] bs_exp_V_fu_566_p4;
wire   [11:0] zext_ln515_fu_580_p1;
wire   [11:0] b_exp_fu_584_p2;
wire   [51:0] bs_sig_V_fu_576_p1;
wire   [0:0] icmp_ln369_fu_590_p2;
wire   [0:0] tmp_2_fu_608_p3;
wire   [0:0] xor_ln970_fu_616_p2;
wire   [11:0] b_exp_1_fu_656_p2;
wire   [5:0] index0_V_fu_646_p4;
wire   [0:0] icmp_ln407_1_fu_687_p2;
wire   [0:0] xor_ln369_fu_675_p2;
wire   [0:0] and_ln407_fu_693_p2;
wire   [0:0] icmp_ln407_fu_681_p2;
wire   [52:0] r_V_21_fu_720_p3;
wire   [53:0] zext_ln1488_fu_727_p1;
wire   [53:0] p_Result_13_fu_711_p4;
wire  signed [53:0] grp_fu_742_p0;
wire   [5:0] grp_fu_742_p1;
wire   [70:0] z1_V_fu_770_p3;
wire   [70:0] grp_fu_784_p0;
wire   [3:0] grp_fu_784_p1;
wire   [74:0] zext_ln1488_cast_fu_790_p4;
wire   [75:0] tmp_5_fu_799_p4;
wire   [75:0] zext_ln1488_1_fu_808_p1;
wire   [74:0] lhs_fu_819_p3;
wire   [75:0] zext_ln1347_fu_826_p1;
wire   [75:0] select_ln1488_fu_812_p3;
wire   [75:0] ret_V_24_fu_830_p2;
wire   [75:0] zext_ln1348_fu_836_p1;
wire   [75:0] ret_V_2_fu_839_p2;
wire   [72:0] grp_fu_881_p0;
wire   [5:0] grp_fu_881_p1;
wire   [75:0] zext_ln818_fu_887_p1;
wire   [80:0] lhs_2_fu_898_p3;
wire   [80:0] eZ_fu_890_p3;
wire   [81:0] zext_ln1347_1_fu_905_p1;
wire   [81:0] zext_ln813_fu_909_p1;
wire   [79:0] rhs_3_fu_919_p3;
wire   [81:0] ret_V_25_fu_913_p2;
wire   [81:0] zext_ln1348_1_fu_926_p1;
wire   [82:0] z3_V_fu_950_p3;
wire   [82:0] grp_fu_964_p0;
wire   [5:0] grp_fu_964_p1;
wire   [100:0] lhs_4_fu_979_p3;
wire   [95:0] eZ_1_fu_970_p4;
wire   [101:0] zext_ln1347_2_fu_986_p1;
wire   [101:0] zext_ln813_1_fu_990_p1;
wire   [94:0] rhs_6_fu_1000_p3;
wire   [101:0] ret_V_26_fu_994_p2;
wire   [101:0] zext_ln1348_2_fu_1007_p1;
wire   [101:0] ret_V_6_fu_1011_p2;
wire   [91:0] grp_fu_1053_p0;
wire   [5:0] grp_fu_1053_p1;
wire   [101:0] zext_ln818_1_fu_1059_p1;
wire   [119:0] lhs_6_fu_1070_p3;
wire   [109:0] eZ_2_fu_1062_p3;
wire   [120:0] zext_ln1347_3_fu_1077_p1;
wire   [120:0] zext_ln813_2_fu_1081_p1;
wire   [108:0] rhs_9_fu_1091_p3;
wire   [120:0] ret_V_27_fu_1085_p2;
wire   [120:0] zext_ln1348_3_fu_1098_p1;
wire   [120:0] ret_V_8_fu_1102_p2;
wire   [86:0] grp_fu_1144_p0;
wire   [5:0] grp_fu_1144_p1;
wire   [124:0] lhs_8_fu_1157_p3;
wire   [109:0] eZ_3_fu_1150_p3;
wire   [125:0] zext_ln1347_4_fu_1164_p1;
wire   [125:0] zext_ln813_3_fu_1168_p1;
wire   [108:0] rhs_12_fu_1178_p3;
wire   [125:0] ret_V_28_fu_1172_p2;
wire   [125:0] zext_ln1348_4_fu_1185_p1;
wire   [125:0] ret_V_10_fu_1189_p2;
wire   [81:0] grp_fu_1231_p0;
wire   [5:0] grp_fu_1231_p1;
wire   [129:0] lhs_10_fu_1244_p3;
wire   [109:0] eZ_4_fu_1237_p3;
wire   [130:0] zext_ln1347_5_fu_1251_p1;
wire   [130:0] zext_ln813_4_fu_1255_p1;
wire   [108:0] rhs_15_fu_1265_p3;
wire   [130:0] ret_V_29_fu_1259_p2;
wire   [130:0] zext_ln1348_5_fu_1272_p1;
wire   [130:0] ret_V_12_fu_1276_p2;
wire   [76:0] grp_fu_1318_p0;
wire   [5:0] grp_fu_1318_p1;
wire   [79:0] grp_fu_1343_p1;
wire   [134:0] lhs_12_fu_1380_p3;
wire   [109:0] eZ_5_fu_1373_p3;
wire   [135:0] zext_ln1347_6_fu_1387_p1;
wire   [135:0] zext_ln813_5_fu_1391_p1;
wire   [108:0] rhs_18_fu_1401_p3;
wire   [135:0] ret_V_30_fu_1395_p2;
wire   [135:0] zext_ln1348_6_fu_1408_p1;
wire   [92:0] zext_ln223_3_fu_1361_p1;
wire   [92:0] zext_ln223_4_fu_1365_p1;
wire   [82:0] zext_ln223_5_fu_1369_p1;
wire   [82:0] zext_ln223_6_fu_1418_p1;
wire   [82:0] add_ln813_4_fu_1428_p2;
wire   [92:0] zext_ln813_7_fu_1434_p1;
wire   [92:0] add_ln813_3_fu_1422_p2;
wire   [135:0] ret_V_14_fu_1412_p2;
wire   [108:0] zext_ln223_fu_1464_p1;
wire   [102:0] zext_ln223_1_fu_1468_p1;
wire   [102:0] zext_ln223_2_fu_1472_p1;
wire   [102:0] add_ln813_1_fu_1482_p2;
wire   [108:0] zext_ln813_6_fu_1488_p1;
wire   [108:0] add_ln813_fu_1476_p2;
wire   [108:0] zext_ln813_8_fu_1498_p1;
wire   [108:0] add_ln813_2_fu_1492_p2;
wire   [39:0] r_V_29_fu_1510_p0;
wire   [79:0] zext_ln1270_2_fu_1507_p1;
wire   [39:0] r_V_29_fu_1510_p1;
wire   [79:0] r_V_29_fu_1510_p2;
wire   [116:0] lhs_V_fu_1526_p3;
wire   [117:0] zext_ln1348_7_fu_1533_p1;
wire   [117:0] zext_ln1348_8_fu_1537_p1;
wire   [117:0] ret_V_fu_1540_p2;
wire   [119:0] lhs_V_2_fu_1556_p3;
wire  signed [119:0] sext_ln1347_fu_1563_p1;
wire   [72:0] trunc_ln1_fu_1546_p4;
wire   [119:0] ret_V_15_fu_1566_p2;
wire  signed [119:0] sext_ln1347_1_fu_1572_p1;
wire  signed [15:0] m_fix_hi_V_fu_1582_p4;
wire  signed [18:0] rhs_19_fu_1614_p3;
wire  signed [30:0] grp_fu_2193_p3;
wire   [17:0] trunc_ln1003_fu_1641_p1;
wire   [12:0] ret_V_25_cast_fu_1625_p4;
wire   [0:0] icmp_ln1003_fu_1644_p2;
wire   [12:0] ret_V_18_fu_1650_p2;
wire   [0:0] p_Result_5_fu_1634_p3;
wire   [12:0] select_ln1002_fu_1656_p3;
wire   [70:0] grp_fu_1675_p2;
wire   [58:0] m_diff_V_fu_1691_p2;
wire   [7:0] Z4_ind_fu_1729_p4;
wire   [9:0] r_fu_1749_p4;
wire   [35:0] zext_ln813_9_fu_1759_p1;
wire   [35:0] zext_ln813_10_fu_1762_p1;
wire   [42:0] r_V_17_fu_1787_p0;
wire   [35:0] r_V_17_fu_1787_p1;
wire   [78:0] r_V_17_fu_1787_p2;
wire   [35:0] zext_ln813_11_fu_1810_p1;
wire   [35:0] add_ln813_7_fu_1813_p2;
wire   [43:0] zext_ln813_12_fu_1818_p1;
wire   [43:0] zext_ln1347_7_fu_1807_p1;
wire   [48:0] exp_Z2_m_1_V_fu_1838_p4;
wire   [48:0] grp_fu_1853_p0;
wire   [43:0] grp_fu_1853_p1;
wire   [92:0] grp_fu_1853_p2;
wire   [50:0] lhs_V_4_fu_1873_p5;
wire   [43:0] zext_ln813_13_fu_1887_p1;
wire   [43:0] add_ln813_9_fu_1890_p2;
wire   [51:0] zext_ln813_14_fu_1895_p1;
wire   [51:0] zext_ln1347_8_fu_1883_p1;
wire   [51:0] exp_Z1P_m_1_l_V_fu_1899_p2;
wire   [49:0] grp_fu_1931_p0;
wire   [49:0] grp_fu_1931_p1;
wire   [0:0] xor_ln1023_fu_1946_p2;
wire   [0:0] x_is_NaN_fu_1951_p2;
wire   [0:0] or_ln407_fu_1956_p2;
wire   [63:0] select_ln407_fu_1961_p3;
wire   [0:0] or_ln407_1_fu_1968_p2;
wire   [63:0] select_ln407_1_fu_1973_p3;
wire   [0:0] or_ln407_2_fu_1981_p2;
wire   [63:0] select_ln407_2_fu_1985_p3;
wire   [106:0] lhs_V_7_fu_2001_p3;
wire   [106:0] zext_ln1347_9_fu_2008_p1;
wire   [104:0] trunc_ln3_fu_2014_p3;
wire   [104:0] zext_ln1347_10_fu_2011_p1;
wire   [106:0] ret_V_23_fu_2021_p2;
wire   [0:0] p_Result_8_fu_2033_p3;
wire   [12:0] r_exp_V_fu_2041_p2;
wire   [12:0] r_exp_V_2_fu_2046_p3;
wire   [2:0] tmp_21_fu_2053_p4;
wire   [0:0] tmp_22_fu_2069_p3;
wire   [104:0] add_ln1347_1_fu_2027_p2;
wire   [51:0] tmp_fu_2090_p4;
wire   [51:0] tmp_1_fu_2100_p4;
wire   [10:0] trunc_ln186_fu_2118_p1;
wire   [10:0] out_exp_V_fu_2122_p2;
wire   [51:0] tmp_24_fu_2110_p3;
wire   [63:0] p_Result_15_fu_2128_p4;
wire   [0:0] icmp_ln1035_fu_2063_p2;
wire   [0:0] and_ln657_fu_2142_p2;
wire   [63:0] select_ln658_fu_2076_p3;
wire   [63:0] bitcast_ln526_fu_2138_p1;
wire   [0:0] or_ln407_3_fu_2155_p2;
wire   [63:0] select_ln407_3_fu_1993_p3;
wire   [63:0] select_ln657_fu_2147_p3;
wire   [0:0] icmp_ln1039_fu_2084_p2;
wire   [0:0] xor_ln657_fu_2168_p2;
wire   [0:0] and_ln1039_fu_2174_p2;
wire   [0:0] and_ln1039_1_fu_2180_p2;
wire   [63:0] select_ln407_4_fu_2160_p3;
wire   [14:0] grp_fu_2193_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to39;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [97:0] grp_fu_1053_p00;
wire   [97:0] grp_fu_1053_p10;
wire   [92:0] grp_fu_1144_p00;
wire   [92:0] grp_fu_1144_p10;
wire   [87:0] grp_fu_1231_p00;
wire   [87:0] grp_fu_1231_p10;
wire   [82:0] grp_fu_1318_p00;
wire   [82:0] grp_fu_1318_p10;
wire   [92:0] grp_fu_1853_p00;
wire   [92:0] grp_fu_1853_p10;
wire   [99:0] grp_fu_1931_p00;
wire   [99:0] grp_fu_1931_p10;
wire   [53:0] grp_fu_742_p10;
wire   [74:0] grp_fu_784_p00;
wire   [74:0] grp_fu_784_p10;
wire   [78:0] grp_fu_881_p00;
wire   [78:0] grp_fu_881_p10;
wire   [88:0] grp_fu_964_p00;
wire   [88:0] grp_fu_964_p10;
wire   [78:0] r_V_17_fu_1787_p00;
wire   [78:0] r_V_17_fu_1787_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
end

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q1)
);

correlation_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0)
);

correlation_mul_54s_6ns_54_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 54 ))
mul_54s_6ns_54_2_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_742_p0),
    .din1(grp_fu_742_p1),
    .ce(1'b1),
    .dout(grp_fu_742_p2)
);

correlation_mul_71ns_4ns_75_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 71 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 75 ))
mul_71ns_4ns_75_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_784_p0),
    .din1(grp_fu_784_p1),
    .ce(1'b1),
    .dout(grp_fu_784_p2)
);

correlation_mul_73ns_6ns_79_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 73 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 79 ))
mul_73ns_6ns_79_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_881_p0),
    .din1(grp_fu_881_p1),
    .ce(1'b1),
    .dout(grp_fu_881_p2)
);

correlation_mul_83ns_6ns_89_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 83 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 89 ))
mul_83ns_6ns_89_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_964_p0),
    .din1(grp_fu_964_p1),
    .ce(1'b1),
    .dout(grp_fu_964_p2)
);

correlation_mul_92ns_6ns_98_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 92 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 98 ))
mul_92ns_6ns_98_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1053_p0),
    .din1(grp_fu_1053_p1),
    .ce(1'b1),
    .dout(grp_fu_1053_p2)
);

correlation_mul_87ns_6ns_93_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 87 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 93 ))
mul_87ns_6ns_93_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1144_p0),
    .din1(grp_fu_1144_p1),
    .ce(1'b1),
    .dout(grp_fu_1144_p2)
);

correlation_mul_82ns_6ns_88_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 82 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 88 ))
mul_82ns_6ns_88_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1231_p0),
    .din1(grp_fu_1231_p1),
    .ce(1'b1),
    .dout(grp_fu_1231_p2)
);

correlation_mul_77ns_6ns_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 83 ))
mul_77ns_6ns_83_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1318_p0),
    .din1(grp_fu_1318_p1),
    .ce(1'b1),
    .dout(grp_fu_1318_p2)
);

correlation_mul_12s_80ns_90_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 90 ))
mul_12s_80ns_90_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_exp_2_reg_2238_pp0_iter22_reg),
    .din1(grp_fu_1343_p1),
    .ce(1'b1),
    .dout(grp_fu_1343_p2)
);

correlation_mul_40ns_40ns_80_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 80 ))
mul_40ns_40ns_80_1_1_U15(
    .din0(r_V_29_fu_1510_p0),
    .din1(r_V_29_fu_1510_p1),
    .dout(r_V_29_fu_1510_p2)
);

correlation_mul_13s_71s_71_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_V_32_reg_2604),
    .din1(71'd1636647506585939924452),
    .ce(1'b1),
    .dout(grp_fu_1675_p2)
);

correlation_mul_43ns_36ns_79_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_1_1_U17(
    .din0(r_V_17_fu_1787_p0),
    .din1(r_V_17_fu_1787_p1),
    .dout(r_V_17_fu_1787_p2)
);

correlation_mul_49ns_44ns_93_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1853_p0),
    .din1(grp_fu_1853_p1),
    .ce(1'b1),
    .dout(grp_fu_1853_p2)
);

correlation_mul_50ns_50ns_100_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
mul_50ns_50ns_100_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1931_p0),
    .din1(grp_fu_1931_p1),
    .ce(1'b1),
    .dout(grp_fu_1931_p2)
);

correlation_mac_muladd_16s_15ns_19s_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_V_fu_1582_p4),
    .din1(grp_fu_2193_p1),
    .din2(rhs_19_fu_1614_p3),
    .ce(1'b1),
    .dout(grp_fu_2193_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Elog2_V_reg_2564 <= grp_fu_1343_p2;
        Z2_V_reg_2626 <= {{m_diff_V_fu_1691_p2[50:43]}};
        Z2_V_reg_2626_pp0_iter32_reg <= Z2_V_reg_2626;
        Z2_V_reg_2626_pp0_iter33_reg <= Z2_V_reg_2626_pp0_iter32_reg;
        Z2_V_reg_2626_pp0_iter34_reg <= Z2_V_reg_2626_pp0_iter33_reg;
        Z2_V_reg_2626_pp0_iter35_reg <= Z2_V_reg_2626_pp0_iter34_reg;
        Z2_V_reg_2626_pp0_iter36_reg <= Z2_V_reg_2626_pp0_iter35_reg;
        Z3_V_reg_2633 <= {{m_diff_V_fu_1691_p2[42:35]}};
        Z3_V_reg_2633_pp0_iter32_reg <= Z3_V_reg_2633;
        Z4_reg_2638 <= Z4_fu_1725_p1;
        a_V_1_reg_2318 <= {{ret_V_2_fu_839_p2[75:70]}};
        a_V_1_reg_2318_pp0_iter10_reg <= a_V_1_reg_2318_pp0_iter9_reg;
        a_V_1_reg_2318_pp0_iter11_reg <= a_V_1_reg_2318_pp0_iter10_reg;
        a_V_1_reg_2318_pp0_iter12_reg <= a_V_1_reg_2318_pp0_iter11_reg;
        a_V_1_reg_2318_pp0_iter13_reg <= a_V_1_reg_2318_pp0_iter12_reg;
        a_V_1_reg_2318_pp0_iter14_reg <= a_V_1_reg_2318_pp0_iter13_reg;
        a_V_1_reg_2318_pp0_iter15_reg <= a_V_1_reg_2318_pp0_iter14_reg;
        a_V_1_reg_2318_pp0_iter16_reg <= a_V_1_reg_2318_pp0_iter15_reg;
        a_V_1_reg_2318_pp0_iter17_reg <= a_V_1_reg_2318_pp0_iter16_reg;
        a_V_1_reg_2318_pp0_iter18_reg <= a_V_1_reg_2318_pp0_iter17_reg;
        a_V_1_reg_2318_pp0_iter19_reg <= a_V_1_reg_2318_pp0_iter18_reg;
        a_V_1_reg_2318_pp0_iter20_reg <= a_V_1_reg_2318_pp0_iter19_reg;
        a_V_1_reg_2318_pp0_iter21_reg <= a_V_1_reg_2318_pp0_iter20_reg;
        a_V_1_reg_2318_pp0_iter22_reg <= a_V_1_reg_2318_pp0_iter21_reg;
        a_V_1_reg_2318_pp0_iter6_reg <= a_V_1_reg_2318;
        a_V_1_reg_2318_pp0_iter7_reg <= a_V_1_reg_2318_pp0_iter6_reg;
        a_V_1_reg_2318_pp0_iter8_reg <= a_V_1_reg_2318_pp0_iter7_reg;
        a_V_1_reg_2318_pp0_iter9_reg <= a_V_1_reg_2318_pp0_iter8_reg;
        a_V_2_reg_2350 <= {{ret_V_4_fu_930_p2[81:76]}};
        a_V_2_reg_2350_pp0_iter10_reg <= a_V_2_reg_2350_pp0_iter9_reg;
        a_V_2_reg_2350_pp0_iter11_reg <= a_V_2_reg_2350_pp0_iter10_reg;
        a_V_2_reg_2350_pp0_iter12_reg <= a_V_2_reg_2350_pp0_iter11_reg;
        a_V_2_reg_2350_pp0_iter13_reg <= a_V_2_reg_2350_pp0_iter12_reg;
        a_V_2_reg_2350_pp0_iter14_reg <= a_V_2_reg_2350_pp0_iter13_reg;
        a_V_2_reg_2350_pp0_iter15_reg <= a_V_2_reg_2350_pp0_iter14_reg;
        a_V_2_reg_2350_pp0_iter16_reg <= a_V_2_reg_2350_pp0_iter15_reg;
        a_V_2_reg_2350_pp0_iter17_reg <= a_V_2_reg_2350_pp0_iter16_reg;
        a_V_2_reg_2350_pp0_iter18_reg <= a_V_2_reg_2350_pp0_iter17_reg;
        a_V_2_reg_2350_pp0_iter19_reg <= a_V_2_reg_2350_pp0_iter18_reg;
        a_V_2_reg_2350_pp0_iter20_reg <= a_V_2_reg_2350_pp0_iter19_reg;
        a_V_2_reg_2350_pp0_iter21_reg <= a_V_2_reg_2350_pp0_iter20_reg;
        a_V_2_reg_2350_pp0_iter22_reg <= a_V_2_reg_2350_pp0_iter21_reg;
        a_V_2_reg_2350_pp0_iter9_reg <= a_V_2_reg_2350;
        a_V_reg_2281 <= {{grp_fu_742_p2[53:50]}};
        a_V_reg_2281_pp0_iter10_reg <= a_V_reg_2281_pp0_iter9_reg;
        a_V_reg_2281_pp0_iter11_reg <= a_V_reg_2281_pp0_iter10_reg;
        a_V_reg_2281_pp0_iter12_reg <= a_V_reg_2281_pp0_iter11_reg;
        a_V_reg_2281_pp0_iter13_reg <= a_V_reg_2281_pp0_iter12_reg;
        a_V_reg_2281_pp0_iter14_reg <= a_V_reg_2281_pp0_iter13_reg;
        a_V_reg_2281_pp0_iter15_reg <= a_V_reg_2281_pp0_iter14_reg;
        a_V_reg_2281_pp0_iter16_reg <= a_V_reg_2281_pp0_iter15_reg;
        a_V_reg_2281_pp0_iter17_reg <= a_V_reg_2281_pp0_iter16_reg;
        a_V_reg_2281_pp0_iter18_reg <= a_V_reg_2281_pp0_iter17_reg;
        a_V_reg_2281_pp0_iter19_reg <= a_V_reg_2281_pp0_iter18_reg;
        a_V_reg_2281_pp0_iter20_reg <= a_V_reg_2281_pp0_iter19_reg;
        a_V_reg_2281_pp0_iter21_reg <= a_V_reg_2281_pp0_iter20_reg;
        a_V_reg_2281_pp0_iter22_reg <= a_V_reg_2281_pp0_iter21_reg;
        a_V_reg_2281_pp0_iter3_reg <= a_V_reg_2281;
        a_V_reg_2281_pp0_iter4_reg <= a_V_reg_2281_pp0_iter3_reg;
        a_V_reg_2281_pp0_iter5_reg <= a_V_reg_2281_pp0_iter4_reg;
        a_V_reg_2281_pp0_iter6_reg <= a_V_reg_2281_pp0_iter5_reg;
        a_V_reg_2281_pp0_iter7_reg <= a_V_reg_2281_pp0_iter6_reg;
        a_V_reg_2281_pp0_iter8_reg <= a_V_reg_2281_pp0_iter7_reg;
        a_V_reg_2281_pp0_iter9_reg <= a_V_reg_2281_pp0_iter8_reg;
        add_ln813_5_reg_2549 <= add_ln813_5_fu_1438_p2;
        and_ln407_1_reg_2253_pp0_iter10_reg <= and_ln407_1_reg_2253_pp0_iter9_reg;
        and_ln407_1_reg_2253_pp0_iter11_reg <= and_ln407_1_reg_2253_pp0_iter10_reg;
        and_ln407_1_reg_2253_pp0_iter12_reg <= and_ln407_1_reg_2253_pp0_iter11_reg;
        and_ln407_1_reg_2253_pp0_iter13_reg <= and_ln407_1_reg_2253_pp0_iter12_reg;
        and_ln407_1_reg_2253_pp0_iter14_reg <= and_ln407_1_reg_2253_pp0_iter13_reg;
        and_ln407_1_reg_2253_pp0_iter15_reg <= and_ln407_1_reg_2253_pp0_iter14_reg;
        and_ln407_1_reg_2253_pp0_iter16_reg <= and_ln407_1_reg_2253_pp0_iter15_reg;
        and_ln407_1_reg_2253_pp0_iter17_reg <= and_ln407_1_reg_2253_pp0_iter16_reg;
        and_ln407_1_reg_2253_pp0_iter18_reg <= and_ln407_1_reg_2253_pp0_iter17_reg;
        and_ln407_1_reg_2253_pp0_iter19_reg <= and_ln407_1_reg_2253_pp0_iter18_reg;
        and_ln407_1_reg_2253_pp0_iter20_reg <= and_ln407_1_reg_2253_pp0_iter19_reg;
        and_ln407_1_reg_2253_pp0_iter21_reg <= and_ln407_1_reg_2253_pp0_iter20_reg;
        and_ln407_1_reg_2253_pp0_iter22_reg <= and_ln407_1_reg_2253_pp0_iter21_reg;
        and_ln407_1_reg_2253_pp0_iter23_reg <= and_ln407_1_reg_2253_pp0_iter22_reg;
        and_ln407_1_reg_2253_pp0_iter24_reg <= and_ln407_1_reg_2253_pp0_iter23_reg;
        and_ln407_1_reg_2253_pp0_iter25_reg <= and_ln407_1_reg_2253_pp0_iter24_reg;
        and_ln407_1_reg_2253_pp0_iter26_reg <= and_ln407_1_reg_2253_pp0_iter25_reg;
        and_ln407_1_reg_2253_pp0_iter27_reg <= and_ln407_1_reg_2253_pp0_iter26_reg;
        and_ln407_1_reg_2253_pp0_iter28_reg <= and_ln407_1_reg_2253_pp0_iter27_reg;
        and_ln407_1_reg_2253_pp0_iter29_reg <= and_ln407_1_reg_2253_pp0_iter28_reg;
        and_ln407_1_reg_2253_pp0_iter2_reg <= and_ln407_1_reg_2253_pp0_iter1_reg;
        and_ln407_1_reg_2253_pp0_iter30_reg <= and_ln407_1_reg_2253_pp0_iter29_reg;
        and_ln407_1_reg_2253_pp0_iter31_reg <= and_ln407_1_reg_2253_pp0_iter30_reg;
        and_ln407_1_reg_2253_pp0_iter32_reg <= and_ln407_1_reg_2253_pp0_iter31_reg;
        and_ln407_1_reg_2253_pp0_iter33_reg <= and_ln407_1_reg_2253_pp0_iter32_reg;
        and_ln407_1_reg_2253_pp0_iter34_reg <= and_ln407_1_reg_2253_pp0_iter33_reg;
        and_ln407_1_reg_2253_pp0_iter35_reg <= and_ln407_1_reg_2253_pp0_iter34_reg;
        and_ln407_1_reg_2253_pp0_iter36_reg <= and_ln407_1_reg_2253_pp0_iter35_reg;
        and_ln407_1_reg_2253_pp0_iter37_reg <= and_ln407_1_reg_2253_pp0_iter36_reg;
        and_ln407_1_reg_2253_pp0_iter38_reg <= and_ln407_1_reg_2253_pp0_iter37_reg;
        and_ln407_1_reg_2253_pp0_iter39_reg <= and_ln407_1_reg_2253_pp0_iter38_reg;
        and_ln407_1_reg_2253_pp0_iter3_reg <= and_ln407_1_reg_2253_pp0_iter2_reg;
        and_ln407_1_reg_2253_pp0_iter4_reg <= and_ln407_1_reg_2253_pp0_iter3_reg;
        and_ln407_1_reg_2253_pp0_iter5_reg <= and_ln407_1_reg_2253_pp0_iter4_reg;
        and_ln407_1_reg_2253_pp0_iter6_reg <= and_ln407_1_reg_2253_pp0_iter5_reg;
        and_ln407_1_reg_2253_pp0_iter7_reg <= and_ln407_1_reg_2253_pp0_iter6_reg;
        and_ln407_1_reg_2253_pp0_iter8_reg <= and_ln407_1_reg_2253_pp0_iter7_reg;
        and_ln407_1_reg_2253_pp0_iter9_reg <= and_ln407_1_reg_2253_pp0_iter8_reg;
        b_exp_2_reg_2238_pp0_iter10_reg <= b_exp_2_reg_2238_pp0_iter9_reg;
        b_exp_2_reg_2238_pp0_iter11_reg <= b_exp_2_reg_2238_pp0_iter10_reg;
        b_exp_2_reg_2238_pp0_iter12_reg <= b_exp_2_reg_2238_pp0_iter11_reg;
        b_exp_2_reg_2238_pp0_iter13_reg <= b_exp_2_reg_2238_pp0_iter12_reg;
        b_exp_2_reg_2238_pp0_iter14_reg <= b_exp_2_reg_2238_pp0_iter13_reg;
        b_exp_2_reg_2238_pp0_iter15_reg <= b_exp_2_reg_2238_pp0_iter14_reg;
        b_exp_2_reg_2238_pp0_iter16_reg <= b_exp_2_reg_2238_pp0_iter15_reg;
        b_exp_2_reg_2238_pp0_iter17_reg <= b_exp_2_reg_2238_pp0_iter16_reg;
        b_exp_2_reg_2238_pp0_iter18_reg <= b_exp_2_reg_2238_pp0_iter17_reg;
        b_exp_2_reg_2238_pp0_iter19_reg <= b_exp_2_reg_2238_pp0_iter18_reg;
        b_exp_2_reg_2238_pp0_iter20_reg <= b_exp_2_reg_2238_pp0_iter19_reg;
        b_exp_2_reg_2238_pp0_iter21_reg <= b_exp_2_reg_2238_pp0_iter20_reg;
        b_exp_2_reg_2238_pp0_iter22_reg <= b_exp_2_reg_2238_pp0_iter21_reg;
        b_exp_2_reg_2238_pp0_iter2_reg <= b_exp_2_reg_2238_pp0_iter1_reg;
        b_exp_2_reg_2238_pp0_iter3_reg <= b_exp_2_reg_2238_pp0_iter2_reg;
        b_exp_2_reg_2238_pp0_iter4_reg <= b_exp_2_reg_2238_pp0_iter3_reg;
        b_exp_2_reg_2238_pp0_iter5_reg <= b_exp_2_reg_2238_pp0_iter4_reg;
        b_exp_2_reg_2238_pp0_iter6_reg <= b_exp_2_reg_2238_pp0_iter5_reg;
        b_exp_2_reg_2238_pp0_iter7_reg <= b_exp_2_reg_2238_pp0_iter6_reg;
        b_exp_2_reg_2238_pp0_iter8_reg <= b_exp_2_reg_2238_pp0_iter7_reg;
        b_exp_2_reg_2238_pp0_iter9_reg <= b_exp_2_reg_2238_pp0_iter8_reg;
        exp_Z1P_m_1_V_reg_2716 <= {{exp_Z1P_m_1_l_V_fu_1899_p2[51:2]}};
        exp_Z1_V_reg_2711 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0;
        exp_Z1_V_reg_2711_pp0_iter38_reg <= exp_Z1_V_reg_2711;
        exp_Z1_hi_V_reg_2721 <= {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_q0[57:8]}};
        exp_Z2P_m_1_V_reg_2679 <= exp_Z2P_m_1_V_fu_1822_p2;
        exp_Z2P_m_1_V_reg_2679_pp0_iter35_reg <= exp_Z2P_m_1_V_reg_2679;
        exp_Z2P_m_1_V_reg_2679_pp0_iter36_reg <= exp_Z2P_m_1_V_reg_2679_pp0_iter35_reg;
        icmp_ln1019_1_reg_2221_pp0_iter10_reg <= icmp_ln1019_1_reg_2221_pp0_iter9_reg;
        icmp_ln1019_1_reg_2221_pp0_iter11_reg <= icmp_ln1019_1_reg_2221_pp0_iter10_reg;
        icmp_ln1019_1_reg_2221_pp0_iter12_reg <= icmp_ln1019_1_reg_2221_pp0_iter11_reg;
        icmp_ln1019_1_reg_2221_pp0_iter13_reg <= icmp_ln1019_1_reg_2221_pp0_iter12_reg;
        icmp_ln1019_1_reg_2221_pp0_iter14_reg <= icmp_ln1019_1_reg_2221_pp0_iter13_reg;
        icmp_ln1019_1_reg_2221_pp0_iter15_reg <= icmp_ln1019_1_reg_2221_pp0_iter14_reg;
        icmp_ln1019_1_reg_2221_pp0_iter16_reg <= icmp_ln1019_1_reg_2221_pp0_iter15_reg;
        icmp_ln1019_1_reg_2221_pp0_iter17_reg <= icmp_ln1019_1_reg_2221_pp0_iter16_reg;
        icmp_ln1019_1_reg_2221_pp0_iter18_reg <= icmp_ln1019_1_reg_2221_pp0_iter17_reg;
        icmp_ln1019_1_reg_2221_pp0_iter19_reg <= icmp_ln1019_1_reg_2221_pp0_iter18_reg;
        icmp_ln1019_1_reg_2221_pp0_iter20_reg <= icmp_ln1019_1_reg_2221_pp0_iter19_reg;
        icmp_ln1019_1_reg_2221_pp0_iter21_reg <= icmp_ln1019_1_reg_2221_pp0_iter20_reg;
        icmp_ln1019_1_reg_2221_pp0_iter22_reg <= icmp_ln1019_1_reg_2221_pp0_iter21_reg;
        icmp_ln1019_1_reg_2221_pp0_iter23_reg <= icmp_ln1019_1_reg_2221_pp0_iter22_reg;
        icmp_ln1019_1_reg_2221_pp0_iter24_reg <= icmp_ln1019_1_reg_2221_pp0_iter23_reg;
        icmp_ln1019_1_reg_2221_pp0_iter25_reg <= icmp_ln1019_1_reg_2221_pp0_iter24_reg;
        icmp_ln1019_1_reg_2221_pp0_iter26_reg <= icmp_ln1019_1_reg_2221_pp0_iter25_reg;
        icmp_ln1019_1_reg_2221_pp0_iter27_reg <= icmp_ln1019_1_reg_2221_pp0_iter26_reg;
        icmp_ln1019_1_reg_2221_pp0_iter28_reg <= icmp_ln1019_1_reg_2221_pp0_iter27_reg;
        icmp_ln1019_1_reg_2221_pp0_iter29_reg <= icmp_ln1019_1_reg_2221_pp0_iter28_reg;
        icmp_ln1019_1_reg_2221_pp0_iter2_reg <= icmp_ln1019_1_reg_2221_pp0_iter1_reg;
        icmp_ln1019_1_reg_2221_pp0_iter30_reg <= icmp_ln1019_1_reg_2221_pp0_iter29_reg;
        icmp_ln1019_1_reg_2221_pp0_iter31_reg <= icmp_ln1019_1_reg_2221_pp0_iter30_reg;
        icmp_ln1019_1_reg_2221_pp0_iter32_reg <= icmp_ln1019_1_reg_2221_pp0_iter31_reg;
        icmp_ln1019_1_reg_2221_pp0_iter33_reg <= icmp_ln1019_1_reg_2221_pp0_iter32_reg;
        icmp_ln1019_1_reg_2221_pp0_iter34_reg <= icmp_ln1019_1_reg_2221_pp0_iter33_reg;
        icmp_ln1019_1_reg_2221_pp0_iter35_reg <= icmp_ln1019_1_reg_2221_pp0_iter34_reg;
        icmp_ln1019_1_reg_2221_pp0_iter36_reg <= icmp_ln1019_1_reg_2221_pp0_iter35_reg;
        icmp_ln1019_1_reg_2221_pp0_iter37_reg <= icmp_ln1019_1_reg_2221_pp0_iter36_reg;
        icmp_ln1019_1_reg_2221_pp0_iter38_reg <= icmp_ln1019_1_reg_2221_pp0_iter37_reg;
        icmp_ln1019_1_reg_2221_pp0_iter39_reg <= icmp_ln1019_1_reg_2221_pp0_iter38_reg;
        icmp_ln1019_1_reg_2221_pp0_iter3_reg <= icmp_ln1019_1_reg_2221_pp0_iter2_reg;
        icmp_ln1019_1_reg_2221_pp0_iter4_reg <= icmp_ln1019_1_reg_2221_pp0_iter3_reg;
        icmp_ln1019_1_reg_2221_pp0_iter5_reg <= icmp_ln1019_1_reg_2221_pp0_iter4_reg;
        icmp_ln1019_1_reg_2221_pp0_iter6_reg <= icmp_ln1019_1_reg_2221_pp0_iter5_reg;
        icmp_ln1019_1_reg_2221_pp0_iter7_reg <= icmp_ln1019_1_reg_2221_pp0_iter6_reg;
        icmp_ln1019_1_reg_2221_pp0_iter8_reg <= icmp_ln1019_1_reg_2221_pp0_iter7_reg;
        icmp_ln1019_1_reg_2221_pp0_iter9_reg <= icmp_ln1019_1_reg_2221_pp0_iter8_reg;
        icmp_ln1019_reg_2204_pp0_iter10_reg <= icmp_ln1019_reg_2204_pp0_iter9_reg;
        icmp_ln1019_reg_2204_pp0_iter11_reg <= icmp_ln1019_reg_2204_pp0_iter10_reg;
        icmp_ln1019_reg_2204_pp0_iter12_reg <= icmp_ln1019_reg_2204_pp0_iter11_reg;
        icmp_ln1019_reg_2204_pp0_iter13_reg <= icmp_ln1019_reg_2204_pp0_iter12_reg;
        icmp_ln1019_reg_2204_pp0_iter14_reg <= icmp_ln1019_reg_2204_pp0_iter13_reg;
        icmp_ln1019_reg_2204_pp0_iter15_reg <= icmp_ln1019_reg_2204_pp0_iter14_reg;
        icmp_ln1019_reg_2204_pp0_iter16_reg <= icmp_ln1019_reg_2204_pp0_iter15_reg;
        icmp_ln1019_reg_2204_pp0_iter17_reg <= icmp_ln1019_reg_2204_pp0_iter16_reg;
        icmp_ln1019_reg_2204_pp0_iter18_reg <= icmp_ln1019_reg_2204_pp0_iter17_reg;
        icmp_ln1019_reg_2204_pp0_iter19_reg <= icmp_ln1019_reg_2204_pp0_iter18_reg;
        icmp_ln1019_reg_2204_pp0_iter20_reg <= icmp_ln1019_reg_2204_pp0_iter19_reg;
        icmp_ln1019_reg_2204_pp0_iter21_reg <= icmp_ln1019_reg_2204_pp0_iter20_reg;
        icmp_ln1019_reg_2204_pp0_iter22_reg <= icmp_ln1019_reg_2204_pp0_iter21_reg;
        icmp_ln1019_reg_2204_pp0_iter23_reg <= icmp_ln1019_reg_2204_pp0_iter22_reg;
        icmp_ln1019_reg_2204_pp0_iter24_reg <= icmp_ln1019_reg_2204_pp0_iter23_reg;
        icmp_ln1019_reg_2204_pp0_iter25_reg <= icmp_ln1019_reg_2204_pp0_iter24_reg;
        icmp_ln1019_reg_2204_pp0_iter26_reg <= icmp_ln1019_reg_2204_pp0_iter25_reg;
        icmp_ln1019_reg_2204_pp0_iter27_reg <= icmp_ln1019_reg_2204_pp0_iter26_reg;
        icmp_ln1019_reg_2204_pp0_iter28_reg <= icmp_ln1019_reg_2204_pp0_iter27_reg;
        icmp_ln1019_reg_2204_pp0_iter29_reg <= icmp_ln1019_reg_2204_pp0_iter28_reg;
        icmp_ln1019_reg_2204_pp0_iter2_reg <= icmp_ln1019_reg_2204_pp0_iter1_reg;
        icmp_ln1019_reg_2204_pp0_iter30_reg <= icmp_ln1019_reg_2204_pp0_iter29_reg;
        icmp_ln1019_reg_2204_pp0_iter31_reg <= icmp_ln1019_reg_2204_pp0_iter30_reg;
        icmp_ln1019_reg_2204_pp0_iter32_reg <= icmp_ln1019_reg_2204_pp0_iter31_reg;
        icmp_ln1019_reg_2204_pp0_iter33_reg <= icmp_ln1019_reg_2204_pp0_iter32_reg;
        icmp_ln1019_reg_2204_pp0_iter34_reg <= icmp_ln1019_reg_2204_pp0_iter33_reg;
        icmp_ln1019_reg_2204_pp0_iter35_reg <= icmp_ln1019_reg_2204_pp0_iter34_reg;
        icmp_ln1019_reg_2204_pp0_iter36_reg <= icmp_ln1019_reg_2204_pp0_iter35_reg;
        icmp_ln1019_reg_2204_pp0_iter37_reg <= icmp_ln1019_reg_2204_pp0_iter36_reg;
        icmp_ln1019_reg_2204_pp0_iter38_reg <= icmp_ln1019_reg_2204_pp0_iter37_reg;
        icmp_ln1019_reg_2204_pp0_iter39_reg <= icmp_ln1019_reg_2204_pp0_iter38_reg;
        icmp_ln1019_reg_2204_pp0_iter3_reg <= icmp_ln1019_reg_2204_pp0_iter2_reg;
        icmp_ln1019_reg_2204_pp0_iter4_reg <= icmp_ln1019_reg_2204_pp0_iter3_reg;
        icmp_ln1019_reg_2204_pp0_iter5_reg <= icmp_ln1019_reg_2204_pp0_iter4_reg;
        icmp_ln1019_reg_2204_pp0_iter6_reg <= icmp_ln1019_reg_2204_pp0_iter5_reg;
        icmp_ln1019_reg_2204_pp0_iter7_reg <= icmp_ln1019_reg_2204_pp0_iter6_reg;
        icmp_ln1019_reg_2204_pp0_iter8_reg <= icmp_ln1019_reg_2204_pp0_iter7_reg;
        icmp_ln1019_reg_2204_pp0_iter9_reg <= icmp_ln1019_reg_2204_pp0_iter8_reg;
        icmp_ln407_2_reg_2259_pp0_iter10_reg <= icmp_ln407_2_reg_2259_pp0_iter9_reg;
        icmp_ln407_2_reg_2259_pp0_iter11_reg <= icmp_ln407_2_reg_2259_pp0_iter10_reg;
        icmp_ln407_2_reg_2259_pp0_iter12_reg <= icmp_ln407_2_reg_2259_pp0_iter11_reg;
        icmp_ln407_2_reg_2259_pp0_iter13_reg <= icmp_ln407_2_reg_2259_pp0_iter12_reg;
        icmp_ln407_2_reg_2259_pp0_iter14_reg <= icmp_ln407_2_reg_2259_pp0_iter13_reg;
        icmp_ln407_2_reg_2259_pp0_iter15_reg <= icmp_ln407_2_reg_2259_pp0_iter14_reg;
        icmp_ln407_2_reg_2259_pp0_iter16_reg <= icmp_ln407_2_reg_2259_pp0_iter15_reg;
        icmp_ln407_2_reg_2259_pp0_iter17_reg <= icmp_ln407_2_reg_2259_pp0_iter16_reg;
        icmp_ln407_2_reg_2259_pp0_iter18_reg <= icmp_ln407_2_reg_2259_pp0_iter17_reg;
        icmp_ln407_2_reg_2259_pp0_iter19_reg <= icmp_ln407_2_reg_2259_pp0_iter18_reg;
        icmp_ln407_2_reg_2259_pp0_iter20_reg <= icmp_ln407_2_reg_2259_pp0_iter19_reg;
        icmp_ln407_2_reg_2259_pp0_iter21_reg <= icmp_ln407_2_reg_2259_pp0_iter20_reg;
        icmp_ln407_2_reg_2259_pp0_iter22_reg <= icmp_ln407_2_reg_2259_pp0_iter21_reg;
        icmp_ln407_2_reg_2259_pp0_iter23_reg <= icmp_ln407_2_reg_2259_pp0_iter22_reg;
        icmp_ln407_2_reg_2259_pp0_iter24_reg <= icmp_ln407_2_reg_2259_pp0_iter23_reg;
        icmp_ln407_2_reg_2259_pp0_iter25_reg <= icmp_ln407_2_reg_2259_pp0_iter24_reg;
        icmp_ln407_2_reg_2259_pp0_iter26_reg <= icmp_ln407_2_reg_2259_pp0_iter25_reg;
        icmp_ln407_2_reg_2259_pp0_iter27_reg <= icmp_ln407_2_reg_2259_pp0_iter26_reg;
        icmp_ln407_2_reg_2259_pp0_iter28_reg <= icmp_ln407_2_reg_2259_pp0_iter27_reg;
        icmp_ln407_2_reg_2259_pp0_iter29_reg <= icmp_ln407_2_reg_2259_pp0_iter28_reg;
        icmp_ln407_2_reg_2259_pp0_iter2_reg <= icmp_ln407_2_reg_2259_pp0_iter1_reg;
        icmp_ln407_2_reg_2259_pp0_iter30_reg <= icmp_ln407_2_reg_2259_pp0_iter29_reg;
        icmp_ln407_2_reg_2259_pp0_iter31_reg <= icmp_ln407_2_reg_2259_pp0_iter30_reg;
        icmp_ln407_2_reg_2259_pp0_iter32_reg <= icmp_ln407_2_reg_2259_pp0_iter31_reg;
        icmp_ln407_2_reg_2259_pp0_iter33_reg <= icmp_ln407_2_reg_2259_pp0_iter32_reg;
        icmp_ln407_2_reg_2259_pp0_iter34_reg <= icmp_ln407_2_reg_2259_pp0_iter33_reg;
        icmp_ln407_2_reg_2259_pp0_iter35_reg <= icmp_ln407_2_reg_2259_pp0_iter34_reg;
        icmp_ln407_2_reg_2259_pp0_iter36_reg <= icmp_ln407_2_reg_2259_pp0_iter35_reg;
        icmp_ln407_2_reg_2259_pp0_iter37_reg <= icmp_ln407_2_reg_2259_pp0_iter36_reg;
        icmp_ln407_2_reg_2259_pp0_iter38_reg <= icmp_ln407_2_reg_2259_pp0_iter37_reg;
        icmp_ln407_2_reg_2259_pp0_iter39_reg <= icmp_ln407_2_reg_2259_pp0_iter38_reg;
        icmp_ln407_2_reg_2259_pp0_iter3_reg <= icmp_ln407_2_reg_2259_pp0_iter2_reg;
        icmp_ln407_2_reg_2259_pp0_iter4_reg <= icmp_ln407_2_reg_2259_pp0_iter3_reg;
        icmp_ln407_2_reg_2259_pp0_iter5_reg <= icmp_ln407_2_reg_2259_pp0_iter4_reg;
        icmp_ln407_2_reg_2259_pp0_iter6_reg <= icmp_ln407_2_reg_2259_pp0_iter5_reg;
        icmp_ln407_2_reg_2259_pp0_iter7_reg <= icmp_ln407_2_reg_2259_pp0_iter6_reg;
        icmp_ln407_2_reg_2259_pp0_iter8_reg <= icmp_ln407_2_reg_2259_pp0_iter7_reg;
        icmp_ln407_2_reg_2259_pp0_iter9_reg <= icmp_ln407_2_reg_2259_pp0_iter8_reg;
        log_sum_V_1_reg_2569 <= log_sum_V_1_fu_1501_p2;
        m_diff_hi_V_reg_2621 <= {{m_diff_V_fu_1691_p2[58:51]}};
        m_diff_hi_V_reg_2621_pp0_iter32_reg <= m_diff_hi_V_reg_2621;
        m_diff_hi_V_reg_2621_pp0_iter33_reg <= m_diff_hi_V_reg_2621_pp0_iter32_reg;
        m_diff_hi_V_reg_2621_pp0_iter34_reg <= m_diff_hi_V_reg_2621_pp0_iter33_reg;
        m_diff_hi_V_reg_2621_pp0_iter35_reg <= m_diff_hi_V_reg_2621_pp0_iter34_reg;
        mul_ln838_reg_2274 <= grp_fu_742_p2;
        mul_ln838_reg_2274_pp0_iter3_reg <= mul_ln838_reg_2274;
        mul_ln838_reg_2274_pp0_iter4_reg <= mul_ln838_reg_2274_pp0_iter3_reg;
        p_Result_14_reg_2584 <= ret_V_16_fu_1576_p2[32'd119];
        p_Result_14_reg_2584_pp0_iter26_reg <= p_Result_14_reg_2584;
        r_V_22_reg_2307 <= grp_fu_784_p2;
        r_V_23_reg_2339 <= grp_fu_881_p2;
        r_V_24_reg_2371 <= grp_fu_964_p2;
        r_V_25_reg_2403 <= grp_fu_1053_p2;
        r_V_26_reg_2435 <= grp_fu_1144_p2;
        r_V_27_reg_2467 <= grp_fu_1231_p2;
        r_V_28_reg_2514 <= grp_fu_1318_p2;
        r_V_reg_2741 <= grp_fu_1931_p2;
        ret_V_16_reg_2579 <= ret_V_16_fu_1576_p2;
        ret_V_16_reg_2579_pp0_iter26_reg <= ret_V_16_reg_2579;
        ret_V_16_reg_2579_pp0_iter27_reg <= ret_V_16_reg_2579_pp0_iter26_reg;
        ret_V_16_reg_2579_pp0_iter28_reg <= ret_V_16_reg_2579_pp0_iter27_reg;
        ret_V_16_reg_2579_pp0_iter29_reg <= ret_V_16_reg_2579_pp0_iter28_reg;
        ret_V_16_reg_2579_pp0_iter30_reg <= ret_V_16_reg_2579_pp0_iter29_reg;
        ret_V_16_reg_2579_pp0_iter31_reg <= ret_V_16_reg_2579_pp0_iter30_reg;
        ret_V_16_reg_2579_pp0_iter32_reg <= ret_V_16_reg_2579_pp0_iter31_reg;
        ret_V_16_reg_2579_pp0_iter33_reg <= ret_V_16_reg_2579_pp0_iter32_reg;
        ret_V_16_reg_2579_pp0_iter34_reg <= ret_V_16_reg_2579_pp0_iter33_reg;
        ret_V_16_reg_2579_pp0_iter35_reg <= ret_V_16_reg_2579_pp0_iter34_reg;
        ret_V_16_reg_2579_pp0_iter36_reg <= ret_V_16_reg_2579_pp0_iter35_reg;
        ret_V_16_reg_2579_pp0_iter37_reg <= ret_V_16_reg_2579_pp0_iter36_reg;
        ret_V_16_reg_2579_pp0_iter38_reg <= ret_V_16_reg_2579_pp0_iter37_reg;
        ret_V_16_reg_2579_pp0_iter39_reg <= ret_V_16_reg_2579_pp0_iter38_reg;
        ret_V_32_reg_2604 <= ret_V_32_fu_1664_p3;
        ret_V_32_reg_2604_pp0_iter29_reg <= ret_V_32_reg_2604;
        ret_V_32_reg_2604_pp0_iter30_reg <= ret_V_32_reg_2604_pp0_iter29_reg;
        ret_V_32_reg_2604_pp0_iter31_reg <= ret_V_32_reg_2604_pp0_iter30_reg;
        ret_V_32_reg_2604_pp0_iter32_reg <= ret_V_32_reg_2604_pp0_iter31_reg;
        ret_V_32_reg_2604_pp0_iter33_reg <= ret_V_32_reg_2604_pp0_iter32_reg;
        ret_V_32_reg_2604_pp0_iter34_reg <= ret_V_32_reg_2604_pp0_iter33_reg;
        ret_V_32_reg_2604_pp0_iter35_reg <= ret_V_32_reg_2604_pp0_iter34_reg;
        ret_V_32_reg_2604_pp0_iter36_reg <= ret_V_32_reg_2604_pp0_iter35_reg;
        ret_V_32_reg_2604_pp0_iter37_reg <= ret_V_32_reg_2604_pp0_iter36_reg;
        ret_V_32_reg_2604_pp0_iter38_reg <= ret_V_32_reg_2604_pp0_iter37_reg;
        ret_V_32_reg_2604_pp0_iter39_reg <= ret_V_32_reg_2604_pp0_iter38_reg;
        ret_V_33_reg_2653 <= ret_V_33_fu_1766_p2;
        ret_V_33_reg_2653_pp0_iter33_reg <= ret_V_33_reg_2653;
        ret_V_34_reg_2664[25 : 0] <= ret_V_34_fu_1772_p4[25 : 0];
ret_V_34_reg_2664[42 : 35] <= ret_V_34_fu_1772_p4[42 : 35];
        ret_V_35_reg_2736 <= ret_V_35_fu_1937_p2;
        ret_V_4_reg_2344 <= ret_V_4_fu_930_p2;
        ret_V_4_reg_2344_pp0_iter10_reg <= ret_V_4_reg_2344_pp0_iter9_reg;
        ret_V_4_reg_2344_pp0_iter9_reg <= ret_V_4_reg_2344;
        rhs_s_reg_2574 <= {{r_V_29_fu_1510_p2[79:1]}};
        tmp_10_reg_2440 <= {{ret_V_10_fu_1189_p2[125:44]}};
        tmp_10_reg_2440_pp0_iter18_reg <= tmp_10_reg_2440;
        tmp_10_reg_2440_pp0_iter19_reg <= tmp_10_reg_2440_pp0_iter18_reg;
        tmp_11_reg_2446 <= {{ret_V_10_fu_1189_p2[119:44]}};
        tmp_11_reg_2446_pp0_iter18_reg <= tmp_11_reg_2446;
        tmp_11_reg_2446_pp0_iter19_reg <= tmp_11_reg_2446_pp0_iter18_reg;
        tmp_12_reg_2451 <= {{ret_V_10_fu_1189_p2[125:120]}};
        tmp_12_reg_2451_pp0_iter18_reg <= tmp_12_reg_2451;
        tmp_12_reg_2451_pp0_iter19_reg <= tmp_12_reg_2451_pp0_iter18_reg;
        tmp_12_reg_2451_pp0_iter20_reg <= tmp_12_reg_2451_pp0_iter19_reg;
        tmp_12_reg_2451_pp0_iter21_reg <= tmp_12_reg_2451_pp0_iter20_reg;
        tmp_13_reg_2472 <= {{ret_V_12_fu_1276_p2[130:54]}};
        tmp_13_reg_2472_pp0_iter21_reg <= tmp_13_reg_2472;
        tmp_13_reg_2472_pp0_iter22_reg <= tmp_13_reg_2472_pp0_iter21_reg;
        tmp_14_reg_2478 <= {{ret_V_12_fu_1276_p2[124:54]}};
        tmp_14_reg_2478_pp0_iter21_reg <= tmp_14_reg_2478;
        tmp_14_reg_2478_pp0_iter22_reg <= tmp_14_reg_2478_pp0_iter21_reg;
        tmp_15_reg_2483 <= {{ret_V_12_fu_1276_p2[130:125]}};
        tmp_15_reg_2483_pp0_iter21_reg <= tmp_15_reg_2483;
        tmp_16_reg_2554 <= {{ret_V_14_fu_1412_p2[135:64]}};
        tmp_16_reg_2554_pp0_iter24_reg <= tmp_16_reg_2554;
        tmp_17_reg_2559 <= {{ret_V_14_fu_1412_p2[135:96]}};
        tmp_18_reg_2685 <= {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_q0[41:2]}};
        tmp_18_reg_2685_pp0_iter35_reg <= tmp_18_reg_2685;
        tmp_18_reg_2685_pp0_iter36_reg <= tmp_18_reg_2685_pp0_iter35_reg;
        tmp_3_reg_2387 <= {{ret_V_6_fu_1011_p2[101:96]}};
        tmp_3_reg_2387_pp0_iter12_reg <= tmp_3_reg_2387;
        tmp_3_reg_2387_pp0_iter13_reg <= tmp_3_reg_2387_pp0_iter12_reg;
        tmp_3_reg_2387_pp0_iter14_reg <= tmp_3_reg_2387_pp0_iter13_reg;
        tmp_3_reg_2387_pp0_iter15_reg <= tmp_3_reg_2387_pp0_iter14_reg;
        tmp_3_reg_2387_pp0_iter16_reg <= tmp_3_reg_2387_pp0_iter15_reg;
        tmp_3_reg_2387_pp0_iter17_reg <= tmp_3_reg_2387_pp0_iter16_reg;
        tmp_3_reg_2387_pp0_iter18_reg <= tmp_3_reg_2387_pp0_iter17_reg;
        tmp_3_reg_2387_pp0_iter19_reg <= tmp_3_reg_2387_pp0_iter18_reg;
        tmp_3_reg_2387_pp0_iter20_reg <= tmp_3_reg_2387_pp0_iter19_reg;
        tmp_3_reg_2387_pp0_iter21_reg <= tmp_3_reg_2387_pp0_iter20_reg;
        tmp_4_reg_2408 <= {{ret_V_8_fu_1102_p2[120:34]}};
        tmp_4_reg_2408_pp0_iter15_reg <= tmp_4_reg_2408;
        tmp_4_reg_2408_pp0_iter16_reg <= tmp_4_reg_2408_pp0_iter15_reg;
        tmp_6_reg_2324 <= {{ret_V_2_fu_839_p2[69:3]}};
        tmp_6_reg_2324_pp0_iter6_reg <= tmp_6_reg_2324;
        tmp_6_reg_2324_pp0_iter7_reg <= tmp_6_reg_2324_pp0_iter6_reg;
        tmp_7_reg_2292 <= grp_fu_742_p2[32'd53];
        tmp_7_reg_2292_pp0_iter3_reg <= tmp_7_reg_2292;
        tmp_7_reg_2292_pp0_iter4_reg <= tmp_7_reg_2292_pp0_iter3_reg;
        tmp_8_reg_2414 <= {{ret_V_8_fu_1102_p2[114:34]}};
        tmp_8_reg_2414_pp0_iter15_reg <= tmp_8_reg_2414;
        tmp_8_reg_2414_pp0_iter16_reg <= tmp_8_reg_2414_pp0_iter15_reg;
        tmp_9_reg_2419 <= {{ret_V_8_fu_1102_p2[120:115]}};
        tmp_9_reg_2419_pp0_iter15_reg <= tmp_9_reg_2419;
        tmp_9_reg_2419_pp0_iter16_reg <= tmp_9_reg_2419_pp0_iter15_reg;
        tmp_9_reg_2419_pp0_iter17_reg <= tmp_9_reg_2419_pp0_iter16_reg;
        tmp_9_reg_2419_pp0_iter18_reg <= tmp_9_reg_2419_pp0_iter17_reg;
        tmp_9_reg_2419_pp0_iter19_reg <= tmp_9_reg_2419_pp0_iter18_reg;
        tmp_9_reg_2419_pp0_iter20_reg <= tmp_9_reg_2419_pp0_iter19_reg;
        tmp_9_reg_2419_pp0_iter21_reg <= tmp_9_reg_2419_pp0_iter20_reg;
        tmp_s_reg_2382 <= {{ret_V_6_fu_1011_p2[95:10]}};
        tmp_s_reg_2382_pp0_iter12_reg <= tmp_s_reg_2382;
        tmp_s_reg_2382_pp0_iter13_reg <= tmp_s_reg_2382_pp0_iter12_reg;
        trunc_ln1347_reg_2747 <= trunc_ln1347_fu_1942_p1;
        trunc_ln2_reg_2594 <= {{ret_V_16_fu_1576_p2[107:49]}};
        trunc_ln2_reg_2594_pp0_iter26_reg <= trunc_ln2_reg_2594;
        trunc_ln2_reg_2594_pp0_iter27_reg <= trunc_ln2_reg_2594_pp0_iter26_reg;
        trunc_ln2_reg_2594_pp0_iter28_reg <= trunc_ln2_reg_2594_pp0_iter27_reg;
        trunc_ln2_reg_2594_pp0_iter29_reg <= trunc_ln2_reg_2594_pp0_iter28_reg;
        trunc_ln2_reg_2594_pp0_iter30_reg <= trunc_ln2_reg_2594_pp0_iter29_reg;
        trunc_ln813_1_reg_2616 <= {{grp_fu_1675_p2[70:12]}};
        trunc_ln813_2_reg_2706 <= {{grp_fu_1853_p2[92:57]}};
        trunc_ln813_3_reg_2356 <= trunc_ln813_3_fu_946_p1;
        trunc_ln813_3_reg_2356_pp0_iter10_reg <= trunc_ln813_3_reg_2356_pp0_iter9_reg;
        trunc_ln813_3_reg_2356_pp0_iter9_reg <= trunc_ln813_3_reg_2356;
        trunc_ln813_reg_2287 <= trunc_ln813_fu_758_p1;
        trunc_ln813_reg_2287_pp0_iter3_reg <= trunc_ln813_reg_2287;
        trunc_ln813_reg_2287_pp0_iter4_reg <= trunc_ln813_reg_2287_pp0_iter3_reg;
        trunc_ln813_s_reg_2669 <= {{r_V_17_fu_1787_p2[78:59]}};
        x_is_1_reg_2209_pp0_iter10_reg <= x_is_1_reg_2209_pp0_iter9_reg;
        x_is_1_reg_2209_pp0_iter11_reg <= x_is_1_reg_2209_pp0_iter10_reg;
        x_is_1_reg_2209_pp0_iter12_reg <= x_is_1_reg_2209_pp0_iter11_reg;
        x_is_1_reg_2209_pp0_iter13_reg <= x_is_1_reg_2209_pp0_iter12_reg;
        x_is_1_reg_2209_pp0_iter14_reg <= x_is_1_reg_2209_pp0_iter13_reg;
        x_is_1_reg_2209_pp0_iter15_reg <= x_is_1_reg_2209_pp0_iter14_reg;
        x_is_1_reg_2209_pp0_iter16_reg <= x_is_1_reg_2209_pp0_iter15_reg;
        x_is_1_reg_2209_pp0_iter17_reg <= x_is_1_reg_2209_pp0_iter16_reg;
        x_is_1_reg_2209_pp0_iter18_reg <= x_is_1_reg_2209_pp0_iter17_reg;
        x_is_1_reg_2209_pp0_iter19_reg <= x_is_1_reg_2209_pp0_iter18_reg;
        x_is_1_reg_2209_pp0_iter20_reg <= x_is_1_reg_2209_pp0_iter19_reg;
        x_is_1_reg_2209_pp0_iter21_reg <= x_is_1_reg_2209_pp0_iter20_reg;
        x_is_1_reg_2209_pp0_iter22_reg <= x_is_1_reg_2209_pp0_iter21_reg;
        x_is_1_reg_2209_pp0_iter23_reg <= x_is_1_reg_2209_pp0_iter22_reg;
        x_is_1_reg_2209_pp0_iter24_reg <= x_is_1_reg_2209_pp0_iter23_reg;
        x_is_1_reg_2209_pp0_iter25_reg <= x_is_1_reg_2209_pp0_iter24_reg;
        x_is_1_reg_2209_pp0_iter26_reg <= x_is_1_reg_2209_pp0_iter25_reg;
        x_is_1_reg_2209_pp0_iter27_reg <= x_is_1_reg_2209_pp0_iter26_reg;
        x_is_1_reg_2209_pp0_iter28_reg <= x_is_1_reg_2209_pp0_iter27_reg;
        x_is_1_reg_2209_pp0_iter29_reg <= x_is_1_reg_2209_pp0_iter28_reg;
        x_is_1_reg_2209_pp0_iter2_reg <= x_is_1_reg_2209_pp0_iter1_reg;
        x_is_1_reg_2209_pp0_iter30_reg <= x_is_1_reg_2209_pp0_iter29_reg;
        x_is_1_reg_2209_pp0_iter31_reg <= x_is_1_reg_2209_pp0_iter30_reg;
        x_is_1_reg_2209_pp0_iter32_reg <= x_is_1_reg_2209_pp0_iter31_reg;
        x_is_1_reg_2209_pp0_iter33_reg <= x_is_1_reg_2209_pp0_iter32_reg;
        x_is_1_reg_2209_pp0_iter34_reg <= x_is_1_reg_2209_pp0_iter33_reg;
        x_is_1_reg_2209_pp0_iter35_reg <= x_is_1_reg_2209_pp0_iter34_reg;
        x_is_1_reg_2209_pp0_iter36_reg <= x_is_1_reg_2209_pp0_iter35_reg;
        x_is_1_reg_2209_pp0_iter37_reg <= x_is_1_reg_2209_pp0_iter36_reg;
        x_is_1_reg_2209_pp0_iter38_reg <= x_is_1_reg_2209_pp0_iter37_reg;
        x_is_1_reg_2209_pp0_iter39_reg <= x_is_1_reg_2209_pp0_iter38_reg;
        x_is_1_reg_2209_pp0_iter3_reg <= x_is_1_reg_2209_pp0_iter2_reg;
        x_is_1_reg_2209_pp0_iter4_reg <= x_is_1_reg_2209_pp0_iter3_reg;
        x_is_1_reg_2209_pp0_iter5_reg <= x_is_1_reg_2209_pp0_iter4_reg;
        x_is_1_reg_2209_pp0_iter6_reg <= x_is_1_reg_2209_pp0_iter5_reg;
        x_is_1_reg_2209_pp0_iter7_reg <= x_is_1_reg_2209_pp0_iter6_reg;
        x_is_1_reg_2209_pp0_iter8_reg <= x_is_1_reg_2209_pp0_iter7_reg;
        x_is_1_reg_2209_pp0_iter9_reg <= x_is_1_reg_2209_pp0_iter8_reg;
        x_is_p1_reg_2215_pp0_iter10_reg <= x_is_p1_reg_2215_pp0_iter9_reg;
        x_is_p1_reg_2215_pp0_iter11_reg <= x_is_p1_reg_2215_pp0_iter10_reg;
        x_is_p1_reg_2215_pp0_iter12_reg <= x_is_p1_reg_2215_pp0_iter11_reg;
        x_is_p1_reg_2215_pp0_iter13_reg <= x_is_p1_reg_2215_pp0_iter12_reg;
        x_is_p1_reg_2215_pp0_iter14_reg <= x_is_p1_reg_2215_pp0_iter13_reg;
        x_is_p1_reg_2215_pp0_iter15_reg <= x_is_p1_reg_2215_pp0_iter14_reg;
        x_is_p1_reg_2215_pp0_iter16_reg <= x_is_p1_reg_2215_pp0_iter15_reg;
        x_is_p1_reg_2215_pp0_iter17_reg <= x_is_p1_reg_2215_pp0_iter16_reg;
        x_is_p1_reg_2215_pp0_iter18_reg <= x_is_p1_reg_2215_pp0_iter17_reg;
        x_is_p1_reg_2215_pp0_iter19_reg <= x_is_p1_reg_2215_pp0_iter18_reg;
        x_is_p1_reg_2215_pp0_iter20_reg <= x_is_p1_reg_2215_pp0_iter19_reg;
        x_is_p1_reg_2215_pp0_iter21_reg <= x_is_p1_reg_2215_pp0_iter20_reg;
        x_is_p1_reg_2215_pp0_iter22_reg <= x_is_p1_reg_2215_pp0_iter21_reg;
        x_is_p1_reg_2215_pp0_iter23_reg <= x_is_p1_reg_2215_pp0_iter22_reg;
        x_is_p1_reg_2215_pp0_iter24_reg <= x_is_p1_reg_2215_pp0_iter23_reg;
        x_is_p1_reg_2215_pp0_iter25_reg <= x_is_p1_reg_2215_pp0_iter24_reg;
        x_is_p1_reg_2215_pp0_iter26_reg <= x_is_p1_reg_2215_pp0_iter25_reg;
        x_is_p1_reg_2215_pp0_iter27_reg <= x_is_p1_reg_2215_pp0_iter26_reg;
        x_is_p1_reg_2215_pp0_iter28_reg <= x_is_p1_reg_2215_pp0_iter27_reg;
        x_is_p1_reg_2215_pp0_iter29_reg <= x_is_p1_reg_2215_pp0_iter28_reg;
        x_is_p1_reg_2215_pp0_iter2_reg <= x_is_p1_reg_2215_pp0_iter1_reg;
        x_is_p1_reg_2215_pp0_iter30_reg <= x_is_p1_reg_2215_pp0_iter29_reg;
        x_is_p1_reg_2215_pp0_iter31_reg <= x_is_p1_reg_2215_pp0_iter30_reg;
        x_is_p1_reg_2215_pp0_iter32_reg <= x_is_p1_reg_2215_pp0_iter31_reg;
        x_is_p1_reg_2215_pp0_iter33_reg <= x_is_p1_reg_2215_pp0_iter32_reg;
        x_is_p1_reg_2215_pp0_iter34_reg <= x_is_p1_reg_2215_pp0_iter33_reg;
        x_is_p1_reg_2215_pp0_iter35_reg <= x_is_p1_reg_2215_pp0_iter34_reg;
        x_is_p1_reg_2215_pp0_iter36_reg <= x_is_p1_reg_2215_pp0_iter35_reg;
        x_is_p1_reg_2215_pp0_iter37_reg <= x_is_p1_reg_2215_pp0_iter36_reg;
        x_is_p1_reg_2215_pp0_iter38_reg <= x_is_p1_reg_2215_pp0_iter37_reg;
        x_is_p1_reg_2215_pp0_iter39_reg <= x_is_p1_reg_2215_pp0_iter38_reg;
        x_is_p1_reg_2215_pp0_iter3_reg <= x_is_p1_reg_2215_pp0_iter2_reg;
        x_is_p1_reg_2215_pp0_iter4_reg <= x_is_p1_reg_2215_pp0_iter3_reg;
        x_is_p1_reg_2215_pp0_iter5_reg <= x_is_p1_reg_2215_pp0_iter4_reg;
        x_is_p1_reg_2215_pp0_iter6_reg <= x_is_p1_reg_2215_pp0_iter5_reg;
        x_is_p1_reg_2215_pp0_iter7_reg <= x_is_p1_reg_2215_pp0_iter6_reg;
        x_is_p1_reg_2215_pp0_iter8_reg <= x_is_p1_reg_2215_pp0_iter7_reg;
        x_is_p1_reg_2215_pp0_iter9_reg <= x_is_p1_reg_2215_pp0_iter8_reg;
        z2_V_reg_2312 <= {{ret_V_2_fu_839_p2[75:3]}};
        z2_V_reg_2312_pp0_iter6_reg <= z2_V_reg_2312;
        z2_V_reg_2312_pp0_iter7_reg <= z2_V_reg_2312_pp0_iter6_reg;
        z4_V_reg_2376 <= {{ret_V_6_fu_1011_p2[101:10]}};
        z4_V_reg_2376_pp0_iter12_reg <= z4_V_reg_2376;
        z4_V_reg_2376_pp0_iter13_reg <= z4_V_reg_2376_pp0_iter12_reg;
        zext_ln541_reg_2243_pp0_iter10_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter9_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter11_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter10_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter12_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter11_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter13_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter12_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter14_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter13_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter15_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter14_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter16_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter15_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter17_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter16_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter18_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter17_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter19_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter18_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter20_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter19_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter21_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter20_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter22_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter21_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter2_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter1_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter3_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter2_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter4_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter3_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter5_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter4_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter6_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter5_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter7_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter6_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter8_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter7_reg[5 : 0];
        zext_ln541_reg_2243_pp0_iter9_reg[5 : 0] <= zext_ln541_reg_2243_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln407_1_reg_2253 <= and_ln407_1_fu_699_p2;
        and_ln407_1_reg_2253_pp0_iter1_reg <= and_ln407_1_reg_2253;
        b_exp_2_reg_2238 <= b_exp_2_fu_662_p3;
        b_exp_2_reg_2238_pp0_iter1_reg <= b_exp_2_reg_2238;
        icmp_ln1019_1_reg_2221 <= icmp_ln1019_1_fu_628_p2;
        icmp_ln1019_1_reg_2221_pp0_iter1_reg <= icmp_ln1019_1_reg_2221;
        icmp_ln1019_reg_2204 <= icmp_ln1019_fu_596_p2;
        icmp_ln1019_reg_2204_pp0_iter1_reg <= icmp_ln1019_reg_2204;
        icmp_ln407_2_reg_2259 <= icmp_ln407_2_fu_705_p2;
        icmp_ln407_2_reg_2259_pp0_iter1_reg <= icmp_ln407_2_reg_2259;
        p_Result_12_reg_2232 <= p_Result_12_fu_642_p1;
        p_Result_s_reg_2227 <= data_V_fu_562_p1[32'd51];
        x_is_1_reg_2209 <= x_is_1_fu_602_p2;
        x_is_1_reg_2209_pp0_iter1_reg <= x_is_1_reg_2209;
        x_is_p1_reg_2215 <= x_is_p1_fu_622_p2;
        x_is_p1_reg_2215_pp0_iter1_reg <= x_is_p1_reg_2215;
        zext_ln541_reg_2243[5 : 0] <= zext_ln541_fu_670_p1[5 : 0];
        zext_ln541_reg_2243_pp0_iter1_reg[5 : 0] <= zext_ln541_reg_2243[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        f_Z3_reg_2659 <= pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to39 = 1'b1;
    end else begin
        ap_idle_pp0_0to39 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to39 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1 = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Z3_V_fu_1715_p4 = {{m_diff_V_fu_1691_p2[42:35]}};

assign Z4_fu_1725_p1 = m_diff_V_fu_1691_p2[34:0];

assign Z4_ind_fu_1729_p4 = {{m_diff_V_fu_1691_p2[34:27]}};

assign add_ln1347_1_fu_2027_p2 = (trunc_ln3_fu_2014_p3 + zext_ln1347_10_fu_2011_p1);

assign add_ln813_1_fu_1482_p2 = (zext_ln223_1_fu_1468_p1 + zext_ln223_2_fu_1472_p1);

assign add_ln813_2_fu_1492_p2 = (zext_ln813_6_fu_1488_p1 + add_ln813_fu_1476_p2);

assign add_ln813_3_fu_1422_p2 = (zext_ln223_3_fu_1361_p1 + zext_ln223_4_fu_1365_p1);

assign add_ln813_4_fu_1428_p2 = (zext_ln223_5_fu_1369_p1 + zext_ln223_6_fu_1418_p1);

assign add_ln813_5_fu_1438_p2 = (zext_ln813_7_fu_1434_p1 + add_ln813_3_fu_1422_p2);

assign add_ln813_7_fu_1813_p2 = (ret_V_33_reg_2653_pp0_iter33_reg + zext_ln813_11_fu_1810_p1);

assign add_ln813_9_fu_1890_p2 = (exp_Z2P_m_1_V_reg_2679_pp0_iter36_reg + zext_ln813_13_fu_1887_p1);

assign add_ln813_fu_1476_p2 = (zext_ln223_fu_1464_p1 + pow_reduce_anonymous_namespace_log0_lut_table_array_V_q0);

assign and_ln1039_1_fu_2180_p2 = (and_ln407_1_reg_2253_pp0_iter39_reg & and_ln1039_fu_2174_p2);

assign and_ln1039_fu_2174_p2 = (xor_ln657_fu_2168_p2 & icmp_ln1039_fu_2084_p2);

assign and_ln407_1_fu_699_p2 = (icmp_ln407_fu_681_p2 & and_ln407_fu_693_p2);

assign and_ln407_fu_693_p2 = (xor_ln369_fu_675_p2 & icmp_ln407_1_fu_687_p2);

assign and_ln657_fu_2142_p2 = (icmp_ln1035_fu_2063_p2 & and_ln407_1_reg_2253_pp0_iter39_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((and_ln1039_1_fu_2180_p2[0:0] == 1'b1) ? 64'd0 : select_ln407_4_fu_2160_p3);

assign b_exp_1_fu_656_p2 = ($signed(zext_ln515_fu_580_p1) + $signed(12'd3074));

assign b_exp_2_fu_662_p3 = ((p_Result_s_fu_634_p3[0:0] == 1'b1) ? b_exp_1_fu_656_p2 : b_exp_fu_584_p2);

assign b_exp_fu_584_p2 = ($signed(zext_ln515_fu_580_p1) + $signed(12'd3073));

assign bitcast_ln526_fu_2138_p1 = p_Result_15_fu_2128_p4;

assign bs_exp_V_fu_566_p4 = {{data_V_fu_562_p1[62:52]}};

assign bs_sig_V_fu_576_p1 = data_V_fu_562_p1[51:0];

assign data_V_fu_562_p1 = base_r;

assign eZ_1_fu_970_p4 = {{{{13'd4096}, {ret_V_4_reg_2344_pp0_iter10_reg}}}, {1'd0}};

assign eZ_2_fu_1062_p3 = {{8'd128}, {zext_ln818_1_fu_1059_p1}};

assign eZ_3_fu_1150_p3 = {{23'd4194304}, {tmp_4_reg_2408_pp0_iter16_reg}};

assign eZ_4_fu_1237_p3 = {{28'd134217728}, {tmp_10_reg_2440_pp0_iter19_reg}};

assign eZ_5_fu_1373_p3 = {{33'd4294967296}, {tmp_13_reg_2472_pp0_iter22_reg}};

assign eZ_fu_890_p3 = {{5'd16}, {zext_ln818_fu_887_p1}};

assign exp_Z1P_m_1_l_V_fu_1899_p2 = (zext_ln813_14_fu_1895_p1 + zext_ln1347_8_fu_1883_p1);

assign exp_Z2P_m_1_V_fu_1822_p2 = (zext_ln813_12_fu_1818_p1 + zext_ln1347_7_fu_1807_p1);

assign exp_Z2_m_1_V_fu_1838_p4 = {{{Z2_V_reg_2626_pp0_iter34_reg}, {1'd0}}, {tmp_18_reg_2685}};

assign grp_fu_1053_p0 = grp_fu_1053_p00;

assign grp_fu_1053_p00 = z4_V_reg_2376;

assign grp_fu_1053_p1 = grp_fu_1053_p10;

assign grp_fu_1053_p10 = tmp_3_reg_2387;

assign grp_fu_1144_p0 = grp_fu_1144_p00;

assign grp_fu_1144_p00 = tmp_4_reg_2408;

assign grp_fu_1144_p1 = grp_fu_1144_p10;

assign grp_fu_1144_p10 = tmp_9_reg_2419;

assign grp_fu_1231_p0 = grp_fu_1231_p00;

assign grp_fu_1231_p00 = tmp_10_reg_2440;

assign grp_fu_1231_p1 = grp_fu_1231_p10;

assign grp_fu_1231_p10 = tmp_12_reg_2451;

assign grp_fu_1318_p0 = grp_fu_1318_p00;

assign grp_fu_1318_p00 = tmp_13_reg_2472;

assign grp_fu_1318_p1 = grp_fu_1318_p10;

assign grp_fu_1318_p10 = tmp_15_reg_2483;

assign grp_fu_1343_p1 = 90'd418981761686000620659953;

assign grp_fu_1853_p0 = grp_fu_1853_p00;

assign grp_fu_1853_p00 = exp_Z2_m_1_V_fu_1838_p4;

assign grp_fu_1853_p1 = grp_fu_1853_p10;

assign grp_fu_1853_p10 = exp_Z2P_m_1_V_reg_2679;

assign grp_fu_1931_p0 = grp_fu_1931_p00;

assign grp_fu_1931_p00 = exp_Z1P_m_1_V_reg_2716;

assign grp_fu_1931_p1 = grp_fu_1931_p10;

assign grp_fu_1931_p10 = exp_Z1_hi_V_reg_2721;

assign grp_fu_2193_p1 = 31'd23637;

assign grp_fu_742_p0 = ((p_Result_s_reg_2227[0:0] == 1'b1) ? zext_ln1488_fu_727_p1 : p_Result_13_fu_711_p4);

assign grp_fu_742_p1 = grp_fu_742_p10;

assign grp_fu_742_p10 = pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_q0;

assign grp_fu_784_p0 = grp_fu_784_p00;

assign grp_fu_784_p00 = z1_V_fu_770_p3;

assign grp_fu_784_p1 = grp_fu_784_p10;

assign grp_fu_784_p10 = a_V_reg_2281;

assign grp_fu_881_p0 = grp_fu_881_p00;

assign grp_fu_881_p00 = z2_V_reg_2312;

assign grp_fu_881_p1 = grp_fu_881_p10;

assign grp_fu_881_p10 = a_V_1_reg_2318;

assign grp_fu_964_p0 = grp_fu_964_p00;

assign grp_fu_964_p00 = z3_V_fu_950_p3;

assign grp_fu_964_p1 = grp_fu_964_p10;

assign grp_fu_964_p10 = a_V_2_reg_2350;

assign icmp_ln1003_fu_1644_p2 = ((trunc_ln1003_fu_1641_p1 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_1_fu_628_p2 = ((bs_exp_V_fu_566_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_596_p2 = ((bs_sig_V_fu_576_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_2063_p2 = (($signed(tmp_21_fu_2053_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_2084_p2 = (($signed(r_exp_V_2_fu_2046_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign icmp_ln369_fu_590_p2 = ((b_exp_fu_584_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln407_1_fu_687_p2 = ((bs_exp_V_fu_566_p4 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln407_2_fu_705_p2 = ((bs_exp_V_fu_566_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln407_fu_681_p2 = ((bs_exp_V_fu_566_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign index0_V_fu_646_p4 = {{data_V_fu_562_p1[51:46]}};

assign lhs_10_fu_1244_p3 = {{tmp_11_reg_2446_pp0_iter19_reg}, {54'd0}};

assign lhs_12_fu_1380_p3 = {{tmp_14_reg_2478_pp0_iter22_reg}, {64'd0}};

assign lhs_2_fu_898_p3 = {{tmp_6_reg_2324_pp0_iter7_reg}, {14'd0}};

assign lhs_4_fu_979_p3 = {{trunc_ln813_3_reg_2356_pp0_iter10_reg}, {25'd0}};

assign lhs_6_fu_1070_p3 = {{tmp_s_reg_2382_pp0_iter13_reg}, {34'd0}};

assign lhs_8_fu_1157_p3 = {{tmp_8_reg_2414_pp0_iter16_reg}, {44'd0}};

assign lhs_V_2_fu_1556_p3 = {{Elog2_V_reg_2564}, {30'd0}};

assign lhs_V_4_fu_1873_p5 = {{{{Z2_V_reg_2626_pp0_iter36_reg}, {1'd0}}, {tmp_18_reg_2685_pp0_iter36_reg}}, {2'd0}};

assign lhs_V_7_fu_2001_p3 = {{ret_V_35_reg_2736}, {49'd0}};

assign lhs_V_fu_1526_p3 = {{tmp_16_reg_2554_pp0_iter24_reg}, {45'd0}};

assign lhs_fu_819_p3 = {{trunc_ln813_reg_2287_pp0_iter4_reg}, {25'd0}};

assign log_sum_V_1_fu_1501_p2 = (zext_ln813_8_fu_1498_p1 + add_ln813_2_fu_1492_p2);

assign m_diff_V_fu_1691_p2 = (trunc_ln2_reg_2594_pp0_iter30_reg - trunc_ln813_1_reg_2616);

assign m_fix_hi_V_fu_1582_p4 = {{ret_V_16_fu_1576_p2[119:104]}};

assign or_ln407_1_fu_1968_p2 = (x_is_NaN_fu_1951_p2 | x_is_1_reg_2209_pp0_iter39_reg);

assign or_ln407_2_fu_1981_p2 = (x_is_1_reg_2209_pp0_iter39_reg | icmp_ln1019_1_reg_2221_pp0_iter39_reg);

assign or_ln407_3_fu_2155_p2 = (or_ln407_2_fu_1981_p2 | icmp_ln407_2_reg_2259_pp0_iter39_reg);

assign or_ln407_fu_1956_p2 = (x_is_p1_reg_2215_pp0_iter39_reg | x_is_NaN_fu_1951_p2);

assign out_exp_V_fu_2122_p2 = (trunc_ln186_fu_2118_p1 + 11'd1023);

assign p_Result_12_fu_642_p1 = data_V_fu_562_p1[51:0];

assign p_Result_13_fu_711_p4 = {{{{1'd1}, {p_Result_12_reg_2232}}}, {1'd0}};

assign p_Result_15_fu_2128_p4 = {{{{1'd0}, {out_exp_V_fu_2122_p2}}}, {tmp_24_fu_2110_p3}};

assign p_Result_5_fu_1634_p3 = grp_fu_2193_p3[32'd30];

assign p_Result_8_fu_2033_p3 = ret_V_23_fu_2021_p2[32'd106];

assign p_Result_s_fu_634_p3 = data_V_fu_562_p1[32'd51];

assign pow_reduce_anonymous_namespace_log0_lut_table_array_V_address0 = zext_ln541_reg_2243_pp0_iter22_reg;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_address0 = zext_ln541_fu_670_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_address0 = zext_ln541_7_fu_1357_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_address0 = zext_ln541_8_fu_1324_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_address0 = zext_ln541_9_fu_1328_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_address0 = zext_ln541_10_fu_1332_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_address0 = zext_ln541_11_fu_1336_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_address0 = zext_ln541_1_fu_1349_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_address0 = zext_ln541_6_fu_1353_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_address0 = zext_ln541_2_fu_1859_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_address0 = zext_ln541_5_fu_1803_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address0 = zext_ln541_4_fu_1744_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_address1 = zext_ln541_3_fu_1739_p1;

assign r_V_17_fu_1787_p0 = r_V_17_fu_1787_p00;

assign r_V_17_fu_1787_p00 = ret_V_34_fu_1772_p4;

assign r_V_17_fu_1787_p1 = r_V_17_fu_1787_p10;

assign r_V_17_fu_1787_p10 = ret_V_33_reg_2653;

assign r_V_21_fu_720_p3 = {{1'd1}, {p_Result_12_reg_2232}};

assign r_V_29_fu_1510_p0 = zext_ln1270_2_fu_1507_p1;

assign r_V_29_fu_1510_p1 = zext_ln1270_2_fu_1507_p1;

assign r_exp_V_2_fu_2046_p3 = ((p_Result_8_fu_2033_p3[0:0] == 1'b1) ? ret_V_32_reg_2604_pp0_iter39_reg : r_exp_V_fu_2041_p2);

assign r_exp_V_fu_2041_p2 = ($signed(ret_V_32_reg_2604_pp0_iter39_reg) + $signed(13'd8191));

assign r_fu_1749_p4 = {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_q1[25:16]}};

assign ret_V_10_fu_1189_p2 = (ret_V_28_fu_1172_p2 - zext_ln1348_4_fu_1185_p1);

assign ret_V_12_fu_1276_p2 = (ret_V_29_fu_1259_p2 - zext_ln1348_5_fu_1272_p1);

assign ret_V_14_fu_1412_p2 = (ret_V_30_fu_1395_p2 - zext_ln1348_6_fu_1408_p1);

assign ret_V_15_fu_1566_p2 = ($signed(lhs_V_2_fu_1556_p3) + $signed(sext_ln1347_fu_1563_p1));

assign ret_V_16_fu_1576_p2 = ($signed(ret_V_15_fu_1566_p2) + $signed(sext_ln1347_1_fu_1572_p1));

assign ret_V_18_fu_1650_p2 = (ret_V_25_cast_fu_1625_p4 + 13'd1);

assign ret_V_23_fu_2021_p2 = (lhs_V_7_fu_2001_p3 + zext_ln1347_9_fu_2008_p1);

assign ret_V_24_fu_830_p2 = (zext_ln1347_fu_826_p1 + select_ln1488_fu_812_p3);

assign ret_V_25_cast_fu_1625_p4 = {{grp_fu_2193_p3[30:18]}};

assign ret_V_25_fu_913_p2 = (zext_ln1347_1_fu_905_p1 + zext_ln813_fu_909_p1);

assign ret_V_26_fu_994_p2 = (zext_ln1347_2_fu_986_p1 + zext_ln813_1_fu_990_p1);

assign ret_V_27_fu_1085_p2 = (zext_ln1347_3_fu_1077_p1 + zext_ln813_2_fu_1081_p1);

assign ret_V_28_fu_1172_p2 = (zext_ln1347_4_fu_1164_p1 + zext_ln813_3_fu_1168_p1);

assign ret_V_29_fu_1259_p2 = (zext_ln1347_5_fu_1251_p1 + zext_ln813_4_fu_1255_p1);

assign ret_V_2_fu_839_p2 = (ret_V_24_fu_830_p2 - zext_ln1348_fu_836_p1);

assign ret_V_30_fu_1395_p2 = (zext_ln1347_6_fu_1387_p1 + zext_ln813_5_fu_1391_p1);

assign ret_V_32_fu_1664_p3 = ((p_Result_5_fu_1634_p3[0:0] == 1'b1) ? select_ln1002_fu_1656_p3 : ret_V_25_cast_fu_1625_p4);

assign ret_V_33_fu_1766_p2 = (zext_ln813_9_fu_1759_p1 + zext_ln813_10_fu_1762_p1);

assign ret_V_34_fu_1772_p4 = {{{Z3_V_reg_2633_pp0_iter32_reg}, {9'd0}}, {f_Z3_reg_2659}};

assign ret_V_35_fu_1937_p2 = (exp_Z1_V_reg_2711_pp0_iter38_reg + 58'd16);

assign ret_V_4_fu_930_p2 = (ret_V_25_fu_913_p2 - zext_ln1348_1_fu_926_p1);

assign ret_V_6_fu_1011_p2 = (ret_V_26_fu_994_p2 - zext_ln1348_2_fu_1007_p1);

assign ret_V_8_fu_1102_p2 = (ret_V_27_fu_1085_p2 - zext_ln1348_3_fu_1098_p1);

assign ret_V_fu_1540_p2 = (zext_ln1348_7_fu_1533_p1 - zext_ln1348_8_fu_1537_p1);

assign rhs_12_fu_1178_p3 = {{r_V_26_reg_2435}, {16'd0}};

assign rhs_15_fu_1265_p3 = {{r_V_27_reg_2467}, {21'd0}};

assign rhs_18_fu_1401_p3 = {{r_V_28_reg_2514}, {26'd0}};

assign rhs_19_fu_1614_p3 = {{p_Result_14_reg_2584_pp0_iter26_reg}, {18'd131072}};

assign rhs_3_fu_919_p3 = {{r_V_23_reg_2339}, {1'd0}};

assign rhs_6_fu_1000_p3 = {{r_V_24_reg_2371}, {6'd0}};

assign rhs_9_fu_1091_p3 = {{r_V_25_reg_2403}, {11'd0}};

assign select_ln1002_fu_1656_p3 = ((icmp_ln1003_fu_1644_p2[0:0] == 1'b1) ? ret_V_25_cast_fu_1625_p4 : ret_V_18_fu_1650_p2);

assign select_ln1488_fu_812_p3 = ((tmp_7_reg_2292_pp0_iter4_reg[0:0] == 1'b1) ? tmp_5_fu_799_p4 : zext_ln1488_1_fu_808_p1);

assign select_ln407_1_fu_1973_p3 = ((or_ln407_fu_1956_p2[0:0] == 1'b1) ? select_ln407_fu_1961_p3 : 64'd4607182418800017408);

assign select_ln407_2_fu_1985_p3 = ((or_ln407_1_fu_1968_p2[0:0] == 1'b1) ? select_ln407_1_fu_1973_p3 : 64'd9218868437227405312);

assign select_ln407_3_fu_1993_p3 = ((or_ln407_2_fu_1981_p2[0:0] == 1'b1) ? select_ln407_2_fu_1985_p3 : 64'd0);

assign select_ln407_4_fu_2160_p3 = ((or_ln407_3_fu_2155_p2[0:0] == 1'b1) ? select_ln407_3_fu_1993_p3 : select_ln657_fu_2147_p3);

assign select_ln407_fu_1961_p3 = ((x_is_p1_reg_2215_pp0_iter39_reg[0:0] == 1'b1) ? 64'd4607182418800017408 : 64'd9223372036854775807);

assign select_ln657_fu_2147_p3 = ((and_ln657_fu_2142_p2[0:0] == 1'b1) ? select_ln658_fu_2076_p3 : bitcast_ln526_fu_2138_p1);

assign select_ln658_fu_2076_p3 = ((tmp_22_fu_2069_p3[0:0] == 1'b1) ? 64'd0 : 64'd9218868437227405312);

assign sext_ln1347_1_fu_1572_p1 = $signed(trunc_ln1_fu_1546_p4);

assign sext_ln1347_fu_1563_p1 = $signed(log_sum_V_1_reg_2569);

assign tmp_1_fu_2100_p4 = {{add_ln1347_1_fu_2027_p2[104:53]}};

assign tmp_21_fu_2053_p4 = {{r_exp_V_2_fu_2046_p3[12:10]}};

assign tmp_22_fu_2069_p3 = ret_V_16_reg_2579_pp0_iter39_reg[32'd119];

assign tmp_24_fu_2110_p3 = ((p_Result_8_fu_2033_p3[0:0] == 1'b1) ? tmp_fu_2090_p4 : tmp_1_fu_2100_p4);

assign tmp_2_fu_608_p3 = data_V_fu_562_p1[32'd63];

assign tmp_5_fu_799_p4 = {{{{5'd16}, {mul_ln838_reg_2274_pp0_iter4_reg}}}, {17'd0}};

assign tmp_fu_2090_p4 = {{ret_V_23_fu_2021_p2[105:54]}};

assign trunc_ln1003_fu_1641_p1 = grp_fu_2193_p3[17:0];

assign trunc_ln1347_fu_1942_p1 = ret_V_35_fu_1937_p2[55:0];

assign trunc_ln186_fu_2118_p1 = r_exp_V_2_fu_2046_p3[10:0];

assign trunc_ln1_fu_1546_p4 = {{ret_V_fu_1540_p2[117:45]}};

assign trunc_ln3_fu_2014_p3 = {{trunc_ln1347_reg_2747}, {49'd0}};

assign trunc_ln813_3_fu_946_p1 = ret_V_4_fu_930_p2[75:0];

assign trunc_ln813_fu_758_p1 = grp_fu_742_p2[49:0];

assign x_is_1_fu_602_p2 = (icmp_ln369_fu_590_p2 & icmp_ln1019_fu_596_p2);

assign x_is_NaN_fu_1951_p2 = (xor_ln1023_fu_1946_p2 & icmp_ln1019_1_reg_2221_pp0_iter39_reg);

assign x_is_p1_fu_622_p2 = (xor_ln970_fu_616_p2 & x_is_1_fu_602_p2);

assign xor_ln1023_fu_1946_p2 = (icmp_ln1019_reg_2204_pp0_iter39_reg ^ 1'd1);

assign xor_ln369_fu_675_p2 = (x_is_1_fu_602_p2 ^ 1'd1);

assign xor_ln657_fu_2168_p2 = (icmp_ln1035_fu_2063_p2 ^ 1'd1);

assign xor_ln970_fu_616_p2 = (tmp_2_fu_608_p3 ^ 1'd1);

assign z1_V_fu_770_p3 = {{mul_ln838_reg_2274}, {17'd0}};

assign z3_V_fu_950_p3 = {{ret_V_4_reg_2344}, {1'd0}};

assign zext_ln1270_2_fu_1507_p1 = tmp_17_reg_2559;

assign zext_ln1347_10_fu_2011_p1 = r_V_reg_2741;

assign zext_ln1347_1_fu_905_p1 = lhs_2_fu_898_p3;

assign zext_ln1347_2_fu_986_p1 = lhs_4_fu_979_p3;

assign zext_ln1347_3_fu_1077_p1 = lhs_6_fu_1070_p3;

assign zext_ln1347_4_fu_1164_p1 = lhs_8_fu_1157_p3;

assign zext_ln1347_5_fu_1251_p1 = lhs_10_fu_1244_p3;

assign zext_ln1347_6_fu_1387_p1 = lhs_12_fu_1380_p3;

assign zext_ln1347_7_fu_1807_p1 = ret_V_34_reg_2664;

assign zext_ln1347_8_fu_1883_p1 = lhs_V_4_fu_1873_p5;

assign zext_ln1347_9_fu_2008_p1 = r_V_reg_2741;

assign zext_ln1347_fu_826_p1 = lhs_fu_819_p3;

assign zext_ln1348_1_fu_926_p1 = rhs_3_fu_919_p3;

assign zext_ln1348_2_fu_1007_p1 = rhs_6_fu_1000_p3;

assign zext_ln1348_3_fu_1098_p1 = rhs_9_fu_1091_p3;

assign zext_ln1348_4_fu_1185_p1 = rhs_12_fu_1178_p3;

assign zext_ln1348_5_fu_1272_p1 = rhs_15_fu_1265_p3;

assign zext_ln1348_6_fu_1408_p1 = rhs_18_fu_1401_p3;

assign zext_ln1348_7_fu_1533_p1 = lhs_V_fu_1526_p3;

assign zext_ln1348_8_fu_1537_p1 = rhs_s_reg_2574;

assign zext_ln1348_fu_836_p1 = r_V_22_reg_2307;

assign zext_ln1488_1_fu_808_p1 = zext_ln1488_cast_fu_790_p4;

assign zext_ln1488_cast_fu_790_p4 = {{{{5'd16}, {mul_ln838_reg_2274_pp0_iter4_reg}}}, {16'd0}};

assign zext_ln1488_fu_727_p1 = r_V_21_fu_720_p3;

assign zext_ln223_1_fu_1468_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_q0;

assign zext_ln223_2_fu_1472_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_q0;

assign zext_ln223_3_fu_1361_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_q0;

assign zext_ln223_4_fu_1365_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_q0;

assign zext_ln223_5_fu_1369_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_q0;

assign zext_ln223_6_fu_1418_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_q0;

assign zext_ln223_fu_1464_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_q0;

assign zext_ln515_fu_580_p1 = bs_exp_V_fu_566_p4;

assign zext_ln541_10_fu_1332_p1 = tmp_12_reg_2451_pp0_iter21_reg;

assign zext_ln541_11_fu_1336_p1 = tmp_15_reg_2483_pp0_iter21_reg;

assign zext_ln541_1_fu_1349_p1 = a_V_reg_2281_pp0_iter22_reg;

assign zext_ln541_2_fu_1859_p1 = m_diff_hi_V_reg_2621_pp0_iter35_reg;

assign zext_ln541_3_fu_1739_p1 = Z4_ind_fu_1729_p4;

assign zext_ln541_4_fu_1744_p1 = Z3_V_fu_1715_p4;

assign zext_ln541_5_fu_1803_p1 = Z2_V_reg_2626_pp0_iter32_reg;

assign zext_ln541_6_fu_1353_p1 = a_V_1_reg_2318_pp0_iter22_reg;

assign zext_ln541_7_fu_1357_p1 = a_V_2_reg_2350_pp0_iter22_reg;

assign zext_ln541_8_fu_1324_p1 = tmp_3_reg_2387_pp0_iter21_reg;

assign zext_ln541_9_fu_1328_p1 = tmp_9_reg_2419_pp0_iter21_reg;

assign zext_ln541_fu_670_p1 = index0_V_fu_646_p4;

assign zext_ln813_10_fu_1762_p1 = r_fu_1749_p4;

assign zext_ln813_11_fu_1810_p1 = trunc_ln813_s_reg_2669;

assign zext_ln813_12_fu_1818_p1 = add_ln813_7_fu_1813_p2;

assign zext_ln813_13_fu_1887_p1 = trunc_ln813_2_reg_2706;

assign zext_ln813_14_fu_1895_p1 = add_ln813_9_fu_1890_p2;

assign zext_ln813_1_fu_990_p1 = eZ_1_fu_970_p4;

assign zext_ln813_2_fu_1081_p1 = eZ_2_fu_1062_p3;

assign zext_ln813_3_fu_1168_p1 = eZ_3_fu_1150_p3;

assign zext_ln813_4_fu_1255_p1 = eZ_4_fu_1237_p3;

assign zext_ln813_5_fu_1391_p1 = eZ_5_fu_1373_p3;

assign zext_ln813_6_fu_1488_p1 = add_ln813_1_fu_1482_p2;

assign zext_ln813_7_fu_1434_p1 = add_ln813_4_fu_1428_p2;

assign zext_ln813_8_fu_1498_p1 = add_ln813_5_reg_2549;

assign zext_ln813_9_fu_1759_p1 = Z4_reg_2638;

assign zext_ln813_fu_909_p1 = eZ_fu_890_p3;

assign zext_ln818_1_fu_1059_p1 = z4_V_reg_2376_pp0_iter13_reg;

assign zext_ln818_fu_887_p1 = z2_V_reg_2312_pp0_iter7_reg;

always @ (posedge ap_clk) begin
    zext_ln541_reg_2243[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_2243_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    ret_V_34_reg_2664[34:26] <= 9'b000000000;
end

endmodule //correlation_pow_generic_double_s
