Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Nov  6 16:25:23 2025
| Host             : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
| Design           : fpga
| Device           : xcku035-fbva676-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.379        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.774        |
| Device Static (W)        | 0.605        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 88.2         |
| Junction Temperature (C) | 36.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.478 |       26 |       --- |             --- |
| CLB Logic                |     0.269 |   121396 |       --- |             --- |
|   LUT as Logic           |     0.198 |    41500 |    203128 |           20.43 |
|   LUT as Distributed RAM |     0.039 |     7069 |    112800 |            6.27 |
|   Register               |     0.022 |    54805 |    406256 |           13.49 |
|   LUT as Shift Register  |     0.006 |      187 |    112800 |            0.17 |
|   CARRY8                 |     0.003 |     1140 |     30300 |            3.76 |
|   F7/F8 Muxes            |    <0.001 |      928 |    242400 |            0.38 |
|   BUFG                   |    <0.001 |        1 |        80 |            1.25 |
|   Others                 |     0.000 |     1157 |       --- |             --- |
| Signals                  |     0.474 |   101609 |       --- |             --- |
| Block RAM                |     1.460 |    462.5 |       540 |           85.65 |
| MMCM                     |     0.007 |        1 |        10 |           10.00 |
| I/O                      |     0.019 |       69 |       312 |           22.12 |
| GTH                      |     2.768 |       10 |        16 |           62.50 |
| Hard IPs                 |     0.298 |        1 |       --- |             --- |
|   PCIE                   |     0.298 |        1 |         2 |           50.00 |
| Static Power             |     0.605 |          |           |                 |
| Total                    |     6.379 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     3.724 |       3.518 |      0.206 |
| Vccaux     |       1.800 |     0.103 |       0.004 |      0.099 |
| Vccaux_io  |       1.800 |     0.071 |       0.006 |      0.065 |
| Vccint_io  |       0.950 |     0.026 |       0.004 |      0.022 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.003 |       0.003 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.062 |       0.038 |      0.024 |
| MGTAVcc    |       1.000 |     1.465 |       1.434 |      0.031 |
| MGTAVtt    |       1.200 |     0.731 |       0.720 |      0.011 |
| MGTVccaux  |       1.800 |     0.040 |       0.040 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                   | Domain                                                                                                                                                                                                                                                                                          | Constraint (ns) |
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100mhz              | clk_100mhz_p                                                                                                                                                                                                                                                                                    |            10.0 |
| clk_125mhz_mmcm_out     | clk_125mhz_mmcm_out                                                                                                                                                                                                                                                                             |             8.0 |
| mcap_clk                | pcie3_ultrascale_inst/inst/gt_top_i/MCAPCLK                                                                                                                                                                                                                                                     |             8.0 |
| pcie_mgt_refclk         | pcie_mgt_refclk_p                                                                                                                                                                                                                                                                               |            10.0 |
| pcie_user_clk           | pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                       |             4.0 |
| pipe_clk                | pcie3_ultrascale_inst/inst/gt_top_i/phy_clk_i/CLK_PCLK                                                                                                                                                                                                                                          |             4.0 |
| qpll0outclk_out[0]      | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll0outclk_out[0]                |             0.2 |
| qpll0outrefclk_out[0]   | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]             |             6.2 |
| qpll1outclk_out[0]      | pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outclk_out[0]_1    | pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outclk_out[0]_2    | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]                |             0.2 |
| qpll1outrefclk_out[0]   | pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| qpll1outrefclk_out[0]_1 | pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| qpll1outrefclk_out[0]_2 | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]             |             6.2 |
| rxoutclk_out[0]_2       | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                          |             3.1 |
| rxoutclk_out[0]_3       | sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                           |             3.1 |
| sfp_1_rx_clk_int        | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]                       |             6.2 |
| sfp_1_tx_clk_int        | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                       |             6.2 |
| sfp_2_rx_clk_int        | sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]                        |             6.2 |
| sfp_2_tx_clk_int        | sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                        |             6.2 |
| sfp_mgt_refclk          | sfp_mgt_refclk_p                                                                                                                                                                                                                                                                                |             6.2 |
| txoutclk_out[0]         | sfp_phy_quad_inst/phy1.eth_xcvr_phy_1/xcvr_gth_com_us.eth_xcvr_gth_full_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_full_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0]                          |             3.1 |
| txoutclk_out[0]_1       | sfp_phy_quad_inst/phy2.eth_xcvr_phy_2/xcvr_gth.eth_xcvr_gth_channel_inst/inst/gen_gtwizard_gthe3_top.eth_xcvr_gth_channel_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0]                           |             3.1 |
| txoutclk_out[3]         | pcie3_ultrascale_inst/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[3]              |             2.0 |
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| fpga                                         |     5.774 |
|   clk_100mhz_ibufg_inst                      |     0.005 |
|   core_inst                                  |     2.358 |
|     core_inst                                |     2.245 |
|       core_pcie_inst                         |     2.157 |
|       pcie_if_inst                           |     0.087 |
|     mac[0].eth_mac_inst                      |     0.057 |
|       axis_xgmii_rx_inst                     |     0.010 |
|       axis_xgmii_tx_inst                     |     0.035 |
|       mac_ctrl.mac_ctrl_rx_inst              |     0.005 |
|       mac_ctrl.mac_ctrl_tx_inst              |     0.003 |
|       mac_ctrl.mac_pause_ctrl_rx_inst        |     0.002 |
|     mac[1].eth_mac_inst                      |     0.053 |
|       axis_xgmii_rx_inst                     |     0.009 |
|       axis_xgmii_tx_inst                     |     0.034 |
|       mac_ctrl.mac_ctrl_rx_inst              |     0.004 |
|       mac_ctrl.mac_ctrl_tx_inst              |     0.003 |
|       mac_ctrl.mac_pause_ctrl_rx_inst        |     0.002 |
|     sfp_rb_drp_inst                          |     0.002 |
|   pcie3_ultrascale_inst                      |     2.783 |
|     inst                                     |     2.783 |
|       gt_top_i                               |     2.242 |
|       pcie3_uscale_top_inst                  |     0.540 |
|   sfp_phy_quad_inst                          |     0.603 |
|     phy1.eth_xcvr_phy_1                      |     0.302 |
|       phy_inst                               |     0.016 |
|       xcvr_gth_com_us.eth_xcvr_gth_full_inst |     0.282 |
|     phy2.eth_xcvr_phy_2                      |     0.300 |
|       phy_inst                               |     0.015 |
|       xcvr_gth.eth_xcvr_gth_channel_inst     |     0.281 |
+----------------------------------------------+-----------+


