-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Multirate_v2_FIR_filter_transposed is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_n : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Multirate_v2_FIR_filter_transposed is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv25_1FFFF2E : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111100101110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_4C : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001001100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv24_FFFF92 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110010010";
    constant ap_const_lv22_16 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010110";
    constant ap_const_lv24_6E : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001101110";
    constant ap_const_lv23_7FFFD2 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv25_8A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010001010";
    constant ap_const_lv24_FFFFA2 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100010";
    constant ap_const_lv25_1FFFF6A : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111101101010";
    constant ap_const_lv25_9A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010011010";
    constant ap_const_lv25_1FFFF5E : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111101011110";
    constant ap_const_lv25_1FFFF62 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111101100010";
    constant ap_const_lv25_CA : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000011001010";
    constant ap_const_lv25_98 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010011000";
    constant ap_const_lv25_1FFFF06 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111100000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv26_12A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100101010";
    constant ap_const_lv26_3FFFE9E : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111010011110";
    constant ap_const_lv24_FFFF9A : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110011010";
    constant ap_const_lv26_19A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000110011010";
    constant ap_const_lv26_3FFFE28 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111000101000";
    constant ap_const_lv27_214 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000010100";
    constant ap_const_lv27_7FFFDAA : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110110101010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv27_294 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001010010100";
    constant ap_const_lv25_1FFFF26 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111100100110";
    constant ap_const_lv27_7FFFD2A : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110100101010";
    constant ap_const_lv26_14A : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000101001010";
    constant ap_const_lv27_312 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001100010010";
    constant ap_const_lv26_3FFFE26 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111111000100110";
    constant ap_const_lv27_7FFFCB0 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110010110000";
    constant ap_const_lv27_284 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001010000100";
    constant ap_const_lv27_386 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001110000110";
    constant ap_const_lv27_7FFFCA4 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110010100100";
    constant ap_const_lv27_7FFFC42 : STD_LOGIC_VECTOR (26 downto 0) := "111111111111111110001000010";
    constant ap_const_lv28_468 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010001101000";
    constant ap_const_lv27_3EC : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001111101100";
    constant ap_const_lv28_FFFFA34 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111101000110100";
    constant ap_const_lv28_FFFFBEA : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111101111101010";
    constant ap_const_lv28_7B4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000011110110100";
    constant ap_const_lv28_438 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010000111000";
    constant ap_const_lv29_1FFFF56C : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111010101101100";
    constant ap_const_lv28_FFFFBAA : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111101110101010";
    constant ap_const_lv29_F86 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000111110000110";
    constant ap_const_lv30_3FFFE54E : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111110010101001110";
    constant ap_const_lv28_FFFFB88 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111101110001000";
    constant ap_const_lv32_5154 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000101000101010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_847A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000010001111010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal p_ZL10H_accu_FIR_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_85 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_101 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_102 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_103 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_104 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_105 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_106 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_107 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    signal p_ZL10H_accu_FIR_108 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    signal p_ZL10H_accu_FIR_109 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    signal p_ZL10H_accu_FIR_110 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal p_ZL10H_accu_FIR_111 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal p_ZL10H_accu_FIR_112 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    signal p_ZL10H_accu_FIR_113 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal p_ZL10H_accu_FIR_114 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal p_ZL10H_accu_FIR_115 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    signal x_n_read_reg_2930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_n_read_reg_2930_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln84_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln84_reg_2951 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln84_reg_2951_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln84_10_fu_439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln84_10_reg_2957 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_fu_443_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_reg_2963 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_fu_458_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_reg_2968 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln87_1_fu_470_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_1_reg_2973 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln87_1_fu_491_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln87_1_reg_2978 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln87_2_fu_501_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_2_reg_2983 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_3_fu_511_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln87_3_reg_2988 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln87_4_fu_521_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_4_reg_2993 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln87_8_fu_537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_8_reg_2998 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln87_3_fu_566_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln87_3_reg_3004 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln87_10_fu_583_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_10_reg_3009 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_11_fu_593_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_11_reg_3015 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_12_fu_603_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_12_reg_3020 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_13_fu_613_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_13_reg_3025 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_14_fu_623_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_14_reg_3030 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_15_fu_633_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_15_reg_3035 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_16_fu_643_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_16_reg_3040 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_17_fu_653_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_17_reg_3045 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_18_fu_663_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_18_reg_3050 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_19_fu_673_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_19_reg_3055 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_20_fu_694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_20_reg_3060 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_21_fu_704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_21_reg_3065 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_22_fu_722_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_22_reg_3070 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_23_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_23_reg_3075 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_24_fu_742_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_24_reg_3080 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_25_fu_752_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_25_reg_3085 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_26_fu_762_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_26_reg_3090 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_27_fu_786_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_27_reg_3095 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_28_fu_796_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_28_reg_3100 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_29_fu_806_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_29_reg_3105 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_30_fu_827_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_30_reg_3110 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_31_fu_837_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_31_reg_3115 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_32_fu_847_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_32_reg_3120 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_33_fu_857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_33_reg_3125 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_34_fu_867_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_34_reg_3130 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_35_fu_877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_35_reg_3135 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_36_fu_887_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_36_reg_3140 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_37_fu_897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_37_reg_3145 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_38_fu_907_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_38_reg_3150 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_39_fu_917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_39_reg_3155 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_40_fu_927_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_40_reg_3160 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_41_fu_937_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_41_reg_3165 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_42_fu_947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_42_reg_3170 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_43_fu_957_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_43_reg_3176 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_44_fu_967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_44_reg_3181 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_45_fu_977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_45_reg_3186 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_46_fu_987_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_46_reg_3191 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_47_fu_997_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_47_reg_3196 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_48_fu_1007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_48_reg_3201 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_49_fu_1017_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_49_reg_3206 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_50_fu_1027_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_50_reg_3211 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_51_fu_1037_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_51_reg_3216 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_52_fu_1047_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_52_reg_3221 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_44_fu_1051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_44_reg_3226 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_fu_2036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal add_ln87_1_fu_2067_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_2_fu_2077_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_3_fu_2087_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_4_fu_2097_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_5_fu_2107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_6_fu_2117_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_7_fu_2127_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_8_fu_2136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_9_fu_2146_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_10_fu_2155_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_11_fu_2164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_12_fu_2173_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_13_fu_2182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_14_fu_2191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_15_fu_2200_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_16_fu_2209_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_17_fu_2218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_18_fu_2227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_19_fu_2236_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_20_fu_2245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_21_fu_2254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_22_fu_2263_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_23_fu_2272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_24_fu_2281_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_25_fu_2290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_26_fu_2299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_27_fu_2308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_28_fu_2317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_29_fu_2326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_30_fu_2335_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_31_fu_2344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_32_fu_2353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_33_fu_2362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_34_fu_2371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_35_fu_2380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_36_fu_2389_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_37_fu_2398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_38_fu_2407_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_39_fu_2416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_40_fu_2425_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_41_fu_2434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_42_fu_2443_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_43_fu_2452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_44_fu_2461_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_45_fu_2470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_46_fu_2479_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_47_fu_2488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_48_fu_2497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_49_fu_2506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_50_fu_2515_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_51_fu_2524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_52_fu_2533_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_53_fu_2542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_54_fu_2551_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_55_fu_2560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_56_fu_2569_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2921_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_58_fu_1064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_59_fu_1074_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_60_fu_1084_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_61_fu_1094_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_62_fu_1104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_63_fu_1114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_64_fu_1124_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_65_fu_1134_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_66_fu_1144_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_67_fu_1154_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_68_fu_1164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_69_fu_1174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_70_fu_1184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_71_fu_1194_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_72_fu_1204_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_73_fu_1214_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_74_fu_1224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_75_fu_1234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_76_fu_1244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_77_fu_1254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_78_fu_1264_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_79_fu_1274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_80_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_81_fu_1294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_82_fu_1304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_83_fu_1314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_84_fu_1324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_85_fu_1334_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_86_fu_1344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_87_fu_1354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_88_fu_1364_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_89_fu_1374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_90_fu_1384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_91_fu_1394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_92_fu_1404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_93_fu_1414_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_94_fu_1424_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_95_fu_1434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_96_fu_1444_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_97_fu_1454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_98_fu_1464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_99_fu_1474_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_100_fu_1484_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_101_fu_1494_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_102_fu_1504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_103_fu_1514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_104_fu_1524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_105_fu_1538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_106_fu_1552_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln87_107_fu_1566_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln87_108_fu_1580_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln87_109_fu_1594_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln87_110_fu_1608_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln87_111_fu_1618_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln87_112_fu_1632_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln87_113_fu_1642_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln87_114_fu_1656_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln84_fu_433_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln84_fu_384_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_422_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl_fu_415_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln84_11_fu_429_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln87_fu_443_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln84_8_fu_409_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_fu_443_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln87_1_fu_449_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln87_fu_452_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln87_1_fu_470_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln84_7_fu_406_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_1_fu_470_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_480_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln87_56_fu_487_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln87_2_fu_501_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_2_fu_501_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln87_3_fu_511_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln87_4_fu_521_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_4_fu_521_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln87_5_fu_531_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln87_5_fu_531_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln87_62_fu_545_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_3_fu_555_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln87_2_fu_549_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln87_63_fu_562_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln87_1_fu_576_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln87_6_fu_587_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_6_fu_587_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_6_fu_587_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_7_fu_597_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_7_fu_597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln87_7_fu_597_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_8_fu_607_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_8_fu_607_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_8_fu_607_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_9_fu_617_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_9_fu_617_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_9_fu_617_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_10_fu_627_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_10_fu_627_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_10_fu_627_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_11_fu_637_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_11_fu_637_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_11_fu_637_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_12_fu_647_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_12_fu_647_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_12_fu_647_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_13_fu_657_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_13_fu_657_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_13_fu_657_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_14_fu_667_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_14_fu_667_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_14_fu_667_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_4_fu_677_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln87_65_fu_684_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln87_4_fu_688_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_15_fu_698_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln84_5_fu_400_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln87_15_fu_698_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln87_15_fu_698_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln87_66_fu_708_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln87_67_fu_712_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln87_5_fu_716_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_16_fu_726_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_16_fu_726_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln87_16_fu_726_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln87_17_fu_736_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_17_fu_736_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln87_17_fu_736_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_18_fu_746_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_18_fu_746_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln87_18_fu_746_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln87_19_fu_756_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_19_fu_756_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln87_19_fu_756_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln87_68_fu_766_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln87_6_fu_770_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln87_69_fu_776_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln87_7_fu_780_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln87_20_fu_790_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln84_4_fu_397_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_20_fu_790_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_20_fu_790_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_21_fu_800_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_21_fu_800_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_21_fu_800_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_5_fu_810_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln87_70_fu_817_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sub_ln87_8_fu_821_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln87_22_fu_831_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_22_fu_831_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_22_fu_831_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_23_fu_841_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_23_fu_841_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln87_23_fu_841_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln87_24_fu_851_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_24_fu_851_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_24_fu_851_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_25_fu_861_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_25_fu_861_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln87_25_fu_861_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln87_26_fu_871_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_26_fu_871_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_26_fu_871_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_27_fu_881_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_27_fu_881_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln87_27_fu_881_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln87_28_fu_891_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_28_fu_891_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_28_fu_891_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_29_fu_901_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_29_fu_901_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_29_fu_901_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_30_fu_911_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_30_fu_911_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_30_fu_911_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_31_fu_921_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_31_fu_921_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_31_fu_921_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_32_fu_931_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_32_fu_931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_32_fu_931_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_33_fu_941_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln84_3_fu_394_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_33_fu_941_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln87_33_fu_941_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_34_fu_951_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_34_fu_951_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln87_34_fu_951_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln87_35_fu_961_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_35_fu_961_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln87_35_fu_961_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_36_fu_971_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_36_fu_971_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln87_36_fu_971_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_37_fu_981_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_37_fu_981_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln87_37_fu_981_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_38_fu_991_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_38_fu_991_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln87_38_fu_991_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_39_fu_1001_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln84_2_fu_391_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln87_39_fu_1001_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln87_39_fu_1001_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln87_40_fu_1011_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_40_fu_1011_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln87_40_fu_1011_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_41_fu_1021_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_41_fu_1021_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln87_41_fu_1021_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln87_42_fu_1031_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln87_42_fu_1031_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln87_43_fu_1041_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_43_fu_1041_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln87_43_fu_1041_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln87_44_fu_1051_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln87_44_fu_1051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln87_71_fu_1534_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln87_71_fu_1534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_72_fu_1548_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln87_72_fu_1548_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln87_64_fu_572_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln87_73_fu_1562_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln87_73_fu_1562_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln87_61_fu_541_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln87_74_fu_1576_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln87_74_fu_1576_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln87_60_fu_527_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln87_75_fu_1590_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln87_75_fu_1590_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln87_59_fu_517_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln87_76_fu_1604_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln87_76_fu_1604_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln87_58_fu_507_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln87_57_fu_497_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln87_77_fu_1628_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln87_77_fu_1628_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln87_55_fu_476_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln87_53_fu_466_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln87_54_fu_1652_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln87_54_fu_1652_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln84_fu_2014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_fu_2033_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_2_fu_2042_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_3_fu_2045_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_4_fu_2048_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_5_fu_2051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_6_fu_2054_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_7_fu_2057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_9_fu_2060_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2921_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Multirate_v2_mul_16s_9s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Multirate_v2_mul_16s_8ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Multirate_v2_mul_16s_8s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Multirate_v2_mul_16s_6ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component Multirate_v2_mul_16s_7s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component Multirate_v2_mul_16s_9ns_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Multirate_v2_mul_16s_10ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v2_mul_16s_10s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v2_mul_16s_11ns_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v2_mul_16s_11s_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component Multirate_v2_mul_16s_12ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v2_mul_16s_12s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component Multirate_v2_mul_16s_13s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v2_mul_16s_13ns_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v2_mul_16s_14s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component Multirate_v2_mul_16s_16ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Multirate_v2_mac_muladd_16s_16ns_32ns_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mul_16s_9s_25_1_1_U31 : component Multirate_v2_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_fu_443_p0,
        din1 => mul_ln87_fu_443_p1,
        dout => mul_ln87_fu_443_p2);

    mul_16s_8ns_24_1_1_U32 : component Multirate_v2_mul_16s_8ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln87_1_fu_470_p0,
        din1 => mul_ln87_1_fu_470_p1,
        dout => mul_ln87_1_fu_470_p2);

    mul_16s_8s_24_1_1_U33 : component Multirate_v2_mul_16s_8s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln87_2_fu_501_p0,
        din1 => mul_ln87_2_fu_501_p1,
        dout => mul_ln87_2_fu_501_p2);

    mul_16s_6ns_22_1_1_U34 : component Multirate_v2_mul_16s_6ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        dout_WIDTH => 22)
    port map (
        din0 => x_n_read_reg_2930_pp0_iter1_reg,
        din1 => mul_ln87_3_fu_511_p1,
        dout => mul_ln87_3_fu_511_p2);

    mul_16s_8ns_24_1_1_U35 : component Multirate_v2_mul_16s_8ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln87_4_fu_521_p0,
        din1 => mul_ln87_4_fu_521_p1,
        dout => mul_ln87_4_fu_521_p2);

    mul_16s_7s_23_1_1_U36 : component Multirate_v2_mul_16s_7s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => x_n_read_reg_2930_pp0_iter1_reg,
        din1 => mul_ln87_5_fu_531_p1,
        dout => mul_ln87_5_fu_531_p2);

    mul_16s_9ns_25_1_1_U37 : component Multirate_v2_mul_16s_9ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_6_fu_587_p0,
        din1 => mul_ln87_6_fu_587_p1,
        dout => mul_ln87_6_fu_587_p2);

    mul_16s_8s_24_1_1_U38 : component Multirate_v2_mul_16s_8s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln87_7_fu_597_p0,
        din1 => mul_ln87_7_fu_597_p1,
        dout => mul_ln87_7_fu_597_p2);

    mul_16s_9s_25_1_1_U39 : component Multirate_v2_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_8_fu_607_p0,
        din1 => mul_ln87_8_fu_607_p1,
        dout => mul_ln87_8_fu_607_p2);

    mul_16s_9ns_25_1_1_U40 : component Multirate_v2_mul_16s_9ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_9_fu_617_p0,
        din1 => mul_ln87_9_fu_617_p1,
        dout => mul_ln87_9_fu_617_p2);

    mul_16s_9s_25_1_1_U41 : component Multirate_v2_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_10_fu_627_p0,
        din1 => mul_ln87_10_fu_627_p1,
        dout => mul_ln87_10_fu_627_p2);

    mul_16s_9s_25_1_1_U42 : component Multirate_v2_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_11_fu_637_p0,
        din1 => mul_ln87_11_fu_637_p1,
        dout => mul_ln87_11_fu_637_p2);

    mul_16s_9ns_25_1_1_U43 : component Multirate_v2_mul_16s_9ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_12_fu_647_p0,
        din1 => mul_ln87_12_fu_647_p1,
        dout => mul_ln87_12_fu_647_p2);

    mul_16s_9ns_25_1_1_U44 : component Multirate_v2_mul_16s_9ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_13_fu_657_p0,
        din1 => mul_ln87_13_fu_657_p1,
        dout => mul_ln87_13_fu_657_p2);

    mul_16s_9s_25_1_1_U45 : component Multirate_v2_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_14_fu_667_p0,
        din1 => mul_ln87_14_fu_667_p1,
        dout => mul_ln87_14_fu_667_p2);

    mul_16s_10ns_26_1_1_U46 : component Multirate_v2_mul_16s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln87_15_fu_698_p0,
        din1 => mul_ln87_15_fu_698_p1,
        dout => mul_ln87_15_fu_698_p2);

    mul_16s_10s_26_1_1_U47 : component Multirate_v2_mul_16s_10s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln87_16_fu_726_p0,
        din1 => mul_ln87_16_fu_726_p1,
        dout => mul_ln87_16_fu_726_p2);

    mul_16s_8s_24_1_1_U48 : component Multirate_v2_mul_16s_8s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln87_17_fu_736_p0,
        din1 => mul_ln87_17_fu_736_p1,
        dout => mul_ln87_17_fu_736_p2);

    mul_16s_10ns_26_1_1_U49 : component Multirate_v2_mul_16s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln87_18_fu_746_p0,
        din1 => mul_ln87_18_fu_746_p1,
        dout => mul_ln87_18_fu_746_p2);

    mul_16s_10s_26_1_1_U50 : component Multirate_v2_mul_16s_10s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln87_19_fu_756_p0,
        din1 => mul_ln87_19_fu_756_p1,
        dout => mul_ln87_19_fu_756_p2);

    mul_16s_11ns_27_1_1_U51 : component Multirate_v2_mul_16s_11ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_20_fu_790_p0,
        din1 => mul_ln87_20_fu_790_p1,
        dout => mul_ln87_20_fu_790_p2);

    mul_16s_11s_27_1_1_U52 : component Multirate_v2_mul_16s_11s_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_21_fu_800_p0,
        din1 => mul_ln87_21_fu_800_p1,
        dout => mul_ln87_21_fu_800_p2);

    mul_16s_11ns_27_1_1_U53 : component Multirate_v2_mul_16s_11ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_22_fu_831_p0,
        din1 => mul_ln87_22_fu_831_p1,
        dout => mul_ln87_22_fu_831_p2);

    mul_16s_9s_25_1_1_U54 : component Multirate_v2_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => mul_ln87_23_fu_841_p0,
        din1 => mul_ln87_23_fu_841_p1,
        dout => mul_ln87_23_fu_841_p2);

    mul_16s_11s_27_1_1_U55 : component Multirate_v2_mul_16s_11s_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_24_fu_851_p0,
        din1 => mul_ln87_24_fu_851_p1,
        dout => mul_ln87_24_fu_851_p2);

    mul_16s_10ns_26_1_1_U56 : component Multirate_v2_mul_16s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln87_25_fu_861_p0,
        din1 => mul_ln87_25_fu_861_p1,
        dout => mul_ln87_25_fu_861_p2);

    mul_16s_11ns_27_1_1_U57 : component Multirate_v2_mul_16s_11ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_26_fu_871_p0,
        din1 => mul_ln87_26_fu_871_p1,
        dout => mul_ln87_26_fu_871_p2);

    mul_16s_10s_26_1_1_U58 : component Multirate_v2_mul_16s_10s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln87_27_fu_881_p0,
        din1 => mul_ln87_27_fu_881_p1,
        dout => mul_ln87_27_fu_881_p2);

    mul_16s_11s_27_1_1_U59 : component Multirate_v2_mul_16s_11s_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_28_fu_891_p0,
        din1 => mul_ln87_28_fu_891_p1,
        dout => mul_ln87_28_fu_891_p2);

    mul_16s_11ns_27_1_1_U60 : component Multirate_v2_mul_16s_11ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_29_fu_901_p0,
        din1 => mul_ln87_29_fu_901_p1,
        dout => mul_ln87_29_fu_901_p2);

    mul_16s_11ns_27_1_1_U61 : component Multirate_v2_mul_16s_11ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_30_fu_911_p0,
        din1 => mul_ln87_30_fu_911_p1,
        dout => mul_ln87_30_fu_911_p2);

    mul_16s_11s_27_1_1_U62 : component Multirate_v2_mul_16s_11s_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_31_fu_921_p0,
        din1 => mul_ln87_31_fu_921_p1,
        dout => mul_ln87_31_fu_921_p2);

    mul_16s_11s_27_1_1_U63 : component Multirate_v2_mul_16s_11s_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_32_fu_931_p0,
        din1 => mul_ln87_32_fu_931_p1,
        dout => mul_ln87_32_fu_931_p2);

    mul_16s_12ns_28_1_1_U64 : component Multirate_v2_mul_16s_12ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln87_33_fu_941_p0,
        din1 => mul_ln87_33_fu_941_p1,
        dout => mul_ln87_33_fu_941_p2);

    mul_16s_11ns_27_1_1_U65 : component Multirate_v2_mul_16s_11ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => mul_ln87_34_fu_951_p0,
        din1 => mul_ln87_34_fu_951_p1,
        dout => mul_ln87_34_fu_951_p2);

    mul_16s_12s_28_1_1_U66 : component Multirate_v2_mul_16s_12s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln87_35_fu_961_p0,
        din1 => mul_ln87_35_fu_961_p1,
        dout => mul_ln87_35_fu_961_p2);

    mul_16s_12s_28_1_1_U67 : component Multirate_v2_mul_16s_12s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln87_36_fu_971_p0,
        din1 => mul_ln87_36_fu_971_p1,
        dout => mul_ln87_36_fu_971_p2);

    mul_16s_12ns_28_1_1_U68 : component Multirate_v2_mul_16s_12ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln87_37_fu_981_p0,
        din1 => mul_ln87_37_fu_981_p1,
        dout => mul_ln87_37_fu_981_p2);

    mul_16s_12ns_28_1_1_U69 : component Multirate_v2_mul_16s_12ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln87_38_fu_991_p0,
        din1 => mul_ln87_38_fu_991_p1,
        dout => mul_ln87_38_fu_991_p2);

    mul_16s_13s_29_1_1_U70 : component Multirate_v2_mul_16s_13s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => mul_ln87_39_fu_1001_p0,
        din1 => mul_ln87_39_fu_1001_p1,
        dout => mul_ln87_39_fu_1001_p2);

    mul_16s_12s_28_1_1_U71 : component Multirate_v2_mul_16s_12s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln87_40_fu_1011_p0,
        din1 => mul_ln87_40_fu_1011_p1,
        dout => mul_ln87_40_fu_1011_p2);

    mul_16s_13ns_29_1_1_U72 : component Multirate_v2_mul_16s_13ns_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => mul_ln87_41_fu_1021_p0,
        din1 => mul_ln87_41_fu_1021_p1,
        dout => mul_ln87_41_fu_1021_p2);

    mul_16s_14s_30_1_1_U73 : component Multirate_v2_mul_16s_14s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 30)
    port map (
        din0 => x_n_read_reg_2930_pp0_iter1_reg,
        din1 => mul_ln87_42_fu_1031_p1,
        dout => mul_ln87_42_fu_1031_p2);

    mul_16s_12s_28_1_1_U74 : component Multirate_v2_mul_16s_12s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln87_43_fu_1041_p0,
        din1 => mul_ln87_43_fu_1041_p1,
        dout => mul_ln87_43_fu_1041_p2);

    mul_16s_16ns_32_1_1_U75 : component Multirate_v2_mul_16s_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln87_44_fu_1051_p0,
        din1 => mul_ln87_44_fu_1051_p1,
        dout => mul_ln87_44_fu_1051_p2);

    mac_muladd_16s_16ns_32ns_32_4_1_U76 : component Multirate_v2_mac_muladd_16s_16ns_32ns_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln84_fu_384_p0,
        din1 => grp_fu_2921_p1,
        din2 => p_ZL10H_accu_FIR_58,
        ce => ap_const_logic_1,
        dout => grp_fu_2921_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                mul_ln87_1_reg_2973 <= mul_ln87_1_fu_470_p2;
                mul_ln87_2_reg_2983 <= mul_ln87_2_fu_501_p2;
                mul_ln87_3_reg_2988 <= mul_ln87_3_fu_511_p2;
                mul_ln87_44_reg_3226 <= mul_ln87_44_fu_1051_p2;
                mul_ln87_4_reg_2993 <= mul_ln87_4_fu_521_p2;
                mul_ln87_reg_2963 <= mul_ln87_fu_443_p2;
                    sext_ln84_10_reg_2957(31 downto 2) <= sext_ln84_10_fu_439_p1(31 downto 2);
                    sext_ln87_10_reg_3009(31 downto 6) <= sext_ln87_10_fu_583_p1(31 downto 6);
                sext_ln87_11_reg_3015 <= sext_ln87_11_fu_593_p1;
                sext_ln87_12_reg_3020 <= sext_ln87_12_fu_603_p1;
                sext_ln87_13_reg_3025 <= sext_ln87_13_fu_613_p1;
                sext_ln87_14_reg_3030 <= sext_ln87_14_fu_623_p1;
                sext_ln87_15_reg_3035 <= sext_ln87_15_fu_633_p1;
                sext_ln87_16_reg_3040 <= sext_ln87_16_fu_643_p1;
                sext_ln87_17_reg_3045 <= sext_ln87_17_fu_653_p1;
                sext_ln87_18_reg_3050 <= sext_ln87_18_fu_663_p1;
                sext_ln87_19_reg_3055 <= sext_ln87_19_fu_673_p1;
                    sext_ln87_20_reg_3060(31 downto 4) <= sext_ln87_20_fu_694_p1(31 downto 4);
                sext_ln87_21_reg_3065 <= sext_ln87_21_fu_704_p1;
                    sext_ln87_22_reg_3070(31 downto 1) <= sext_ln87_22_fu_722_p1(31 downto 1);
                sext_ln87_23_reg_3075 <= sext_ln87_23_fu_732_p1;
                sext_ln87_24_reg_3080 <= sext_ln87_24_fu_742_p1;
                sext_ln87_25_reg_3085 <= sext_ln87_25_fu_752_p1;
                sext_ln87_26_reg_3090 <= sext_ln87_26_fu_762_p1;
                    sext_ln87_27_reg_3095(31 downto 1) <= sext_ln87_27_fu_786_p1(31 downto 1);
                sext_ln87_28_reg_3100 <= sext_ln87_28_fu_796_p1;
                sext_ln87_29_reg_3105 <= sext_ln87_29_fu_806_p1;
                    sext_ln87_30_reg_3110(31 downto 3) <= sext_ln87_30_fu_827_p1(31 downto 3);
                sext_ln87_31_reg_3115 <= sext_ln87_31_fu_837_p1;
                sext_ln87_32_reg_3120 <= sext_ln87_32_fu_847_p1;
                sext_ln87_33_reg_3125 <= sext_ln87_33_fu_857_p1;
                sext_ln87_34_reg_3130 <= sext_ln87_34_fu_867_p1;
                sext_ln87_35_reg_3135 <= sext_ln87_35_fu_877_p1;
                sext_ln87_36_reg_3140 <= sext_ln87_36_fu_887_p1;
                sext_ln87_37_reg_3145 <= sext_ln87_37_fu_897_p1;
                sext_ln87_38_reg_3150 <= sext_ln87_38_fu_907_p1;
                sext_ln87_39_reg_3155 <= sext_ln87_39_fu_917_p1;
                sext_ln87_40_reg_3160 <= sext_ln87_40_fu_927_p1;
                sext_ln87_41_reg_3165 <= sext_ln87_41_fu_937_p1;
                sext_ln87_42_reg_3170 <= sext_ln87_42_fu_947_p1;
                sext_ln87_43_reg_3176 <= sext_ln87_43_fu_957_p1;
                sext_ln87_44_reg_3181 <= sext_ln87_44_fu_967_p1;
                sext_ln87_45_reg_3186 <= sext_ln87_45_fu_977_p1;
                sext_ln87_46_reg_3191 <= sext_ln87_46_fu_987_p1;
                sext_ln87_47_reg_3196 <= sext_ln87_47_fu_997_p1;
                sext_ln87_48_reg_3201 <= sext_ln87_48_fu_1007_p1;
                sext_ln87_49_reg_3206 <= sext_ln87_49_fu_1017_p1;
                sext_ln87_50_reg_3211 <= sext_ln87_50_fu_1027_p1;
                sext_ln87_51_reg_3216 <= sext_ln87_51_fu_1037_p1;
                sext_ln87_52_reg_3221 <= sext_ln87_52_fu_1047_p1;
                sext_ln87_8_reg_2998 <= sext_ln87_8_fu_537_p1;
                    sub_ln87_1_reg_2978(21 downto 5) <= sub_ln87_1_fu_491_p2(21 downto 5);
                    sub_ln87_3_reg_3004(24 downto 1) <= sub_ln87_3_fu_566_p2(24 downto 1);
                    tmp_reg_2968(17 downto 1) <= tmp_fu_458_p3(17 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                p_ZL10H_accu_FIR_0 <= add_ln87_fu_2036_p2;
                p_ZL10H_accu_FIR_1 <= add_ln87_1_fu_2067_p2;
                p_ZL10H_accu_FIR_10 <= add_ln87_10_fu_2155_p2;
                p_ZL10H_accu_FIR_11 <= add_ln87_11_fu_2164_p2;
                p_ZL10H_accu_FIR_12 <= add_ln87_12_fu_2173_p2;
                p_ZL10H_accu_FIR_13 <= add_ln87_13_fu_2182_p2;
                p_ZL10H_accu_FIR_14 <= add_ln87_14_fu_2191_p2;
                p_ZL10H_accu_FIR_15 <= add_ln87_15_fu_2200_p2;
                p_ZL10H_accu_FIR_16 <= add_ln87_16_fu_2209_p2;
                p_ZL10H_accu_FIR_17 <= add_ln87_17_fu_2218_p2;
                p_ZL10H_accu_FIR_18 <= add_ln87_18_fu_2227_p2;
                p_ZL10H_accu_FIR_19 <= add_ln87_19_fu_2236_p2;
                p_ZL10H_accu_FIR_2 <= add_ln87_2_fu_2077_p2;
                p_ZL10H_accu_FIR_20 <= add_ln87_20_fu_2245_p2;
                p_ZL10H_accu_FIR_21 <= add_ln87_21_fu_2254_p2;
                p_ZL10H_accu_FIR_22 <= add_ln87_22_fu_2263_p2;
                p_ZL10H_accu_FIR_23 <= add_ln87_23_fu_2272_p2;
                p_ZL10H_accu_FIR_24 <= add_ln87_24_fu_2281_p2;
                p_ZL10H_accu_FIR_25 <= add_ln87_25_fu_2290_p2;
                p_ZL10H_accu_FIR_26 <= add_ln87_26_fu_2299_p2;
                p_ZL10H_accu_FIR_27 <= add_ln87_27_fu_2308_p2;
                p_ZL10H_accu_FIR_28 <= add_ln87_28_fu_2317_p2;
                p_ZL10H_accu_FIR_29 <= add_ln87_29_fu_2326_p2;
                p_ZL10H_accu_FIR_3 <= add_ln87_3_fu_2087_p2;
                p_ZL10H_accu_FIR_30 <= add_ln87_30_fu_2335_p2;
                p_ZL10H_accu_FIR_31 <= add_ln87_31_fu_2344_p2;
                p_ZL10H_accu_FIR_32 <= add_ln87_32_fu_2353_p2;
                p_ZL10H_accu_FIR_33 <= add_ln87_33_fu_2362_p2;
                p_ZL10H_accu_FIR_34 <= add_ln87_34_fu_2371_p2;
                p_ZL10H_accu_FIR_35 <= add_ln87_35_fu_2380_p2;
                p_ZL10H_accu_FIR_36 <= add_ln87_36_fu_2389_p2;
                p_ZL10H_accu_FIR_37 <= add_ln87_37_fu_2398_p2;
                p_ZL10H_accu_FIR_38 <= add_ln87_38_fu_2407_p2;
                p_ZL10H_accu_FIR_39 <= add_ln87_39_fu_2416_p2;
                p_ZL10H_accu_FIR_4 <= add_ln87_4_fu_2097_p2;
                p_ZL10H_accu_FIR_40 <= add_ln87_40_fu_2425_p2;
                p_ZL10H_accu_FIR_41 <= add_ln87_41_fu_2434_p2;
                p_ZL10H_accu_FIR_42 <= add_ln87_42_fu_2443_p2;
                p_ZL10H_accu_FIR_43 <= add_ln87_43_fu_2452_p2;
                p_ZL10H_accu_FIR_44 <= add_ln87_44_fu_2461_p2;
                p_ZL10H_accu_FIR_45 <= add_ln87_45_fu_2470_p2;
                p_ZL10H_accu_FIR_46 <= add_ln87_46_fu_2479_p2;
                p_ZL10H_accu_FIR_47 <= add_ln87_47_fu_2488_p2;
                p_ZL10H_accu_FIR_48 <= add_ln87_48_fu_2497_p2;
                p_ZL10H_accu_FIR_49 <= add_ln87_49_fu_2506_p2;
                p_ZL10H_accu_FIR_5 <= add_ln87_5_fu_2107_p2;
                p_ZL10H_accu_FIR_50 <= add_ln87_50_fu_2515_p2;
                p_ZL10H_accu_FIR_51 <= add_ln87_51_fu_2524_p2;
                p_ZL10H_accu_FIR_52 <= add_ln87_52_fu_2533_p2;
                p_ZL10H_accu_FIR_53 <= add_ln87_53_fu_2542_p2;
                p_ZL10H_accu_FIR_54 <= add_ln87_54_fu_2551_p2;
                p_ZL10H_accu_FIR_55 <= add_ln87_55_fu_2560_p2;
                p_ZL10H_accu_FIR_56 <= add_ln87_56_fu_2569_p2;
                p_ZL10H_accu_FIR_57 <= grp_fu_2921_p3;
                p_ZL10H_accu_FIR_6 <= add_ln87_6_fu_2117_p2;
                p_ZL10H_accu_FIR_7 <= add_ln87_7_fu_2127_p2;
                p_ZL10H_accu_FIR_8 <= add_ln87_8_fu_2136_p2;
                p_ZL10H_accu_FIR_9 <= add_ln87_9_fu_2146_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_ZL10H_accu_FIR_100 <= add_ln87_100_fu_1484_p2;
                p_ZL10H_accu_FIR_101 <= add_ln87_101_fu_1494_p2;
                p_ZL10H_accu_FIR_102 <= add_ln87_102_fu_1504_p2;
                p_ZL10H_accu_FIR_103 <= add_ln87_103_fu_1514_p2;
                p_ZL10H_accu_FIR_104 <= add_ln87_104_fu_1524_p2;
                p_ZL10H_accu_FIR_105 <= add_ln87_105_fu_1538_p2;
                p_ZL10H_accu_FIR_106 <= add_ln87_106_fu_1552_p2;
                p_ZL10H_accu_FIR_107 <= add_ln87_107_fu_1566_p2;
                p_ZL10H_accu_FIR_108 <= add_ln87_108_fu_1580_p2;
                p_ZL10H_accu_FIR_109 <= add_ln87_109_fu_1594_p2;
                p_ZL10H_accu_FIR_110 <= add_ln87_110_fu_1608_p2;
                p_ZL10H_accu_FIR_111 <= add_ln87_111_fu_1618_p2;
                p_ZL10H_accu_FIR_112 <= add_ln87_112_fu_1632_p2;
                p_ZL10H_accu_FIR_113 <= add_ln87_113_fu_1642_p2;
                p_ZL10H_accu_FIR_114 <= add_ln87_114_fu_1656_p2;
                    p_ZL10H_accu_FIR_115(22 downto 2) <= sub_ln84_fu_433_p2(22 downto 2);
                p_ZL10H_accu_FIR_58 <= add_ln87_58_fu_1064_p2;
                p_ZL10H_accu_FIR_59 <= add_ln87_59_fu_1074_p2;
                p_ZL10H_accu_FIR_60 <= add_ln87_60_fu_1084_p2;
                p_ZL10H_accu_FIR_61 <= add_ln87_61_fu_1094_p2;
                p_ZL10H_accu_FIR_62 <= add_ln87_62_fu_1104_p2;
                p_ZL10H_accu_FIR_63 <= add_ln87_63_fu_1114_p2;
                p_ZL10H_accu_FIR_64 <= add_ln87_64_fu_1124_p2;
                p_ZL10H_accu_FIR_65 <= add_ln87_65_fu_1134_p2;
                p_ZL10H_accu_FIR_66 <= add_ln87_66_fu_1144_p2;
                p_ZL10H_accu_FIR_67 <= add_ln87_67_fu_1154_p2;
                p_ZL10H_accu_FIR_68 <= add_ln87_68_fu_1164_p2;
                p_ZL10H_accu_FIR_69 <= add_ln87_69_fu_1174_p2;
                p_ZL10H_accu_FIR_70 <= add_ln87_70_fu_1184_p2;
                p_ZL10H_accu_FIR_71 <= add_ln87_71_fu_1194_p2;
                p_ZL10H_accu_FIR_72 <= add_ln87_72_fu_1204_p2;
                p_ZL10H_accu_FIR_73 <= add_ln87_73_fu_1214_p2;
                p_ZL10H_accu_FIR_74 <= add_ln87_74_fu_1224_p2;
                p_ZL10H_accu_FIR_75 <= add_ln87_75_fu_1234_p2;
                p_ZL10H_accu_FIR_76 <= add_ln87_76_fu_1244_p2;
                p_ZL10H_accu_FIR_77 <= add_ln87_77_fu_1254_p2;
                p_ZL10H_accu_FIR_78 <= add_ln87_78_fu_1264_p2;
                p_ZL10H_accu_FIR_79 <= add_ln87_79_fu_1274_p2;
                p_ZL10H_accu_FIR_80 <= add_ln87_80_fu_1284_p2;
                p_ZL10H_accu_FIR_81 <= add_ln87_81_fu_1294_p2;
                p_ZL10H_accu_FIR_82 <= add_ln87_82_fu_1304_p2;
                p_ZL10H_accu_FIR_83 <= add_ln87_83_fu_1314_p2;
                p_ZL10H_accu_FIR_84 <= add_ln87_84_fu_1324_p2;
                p_ZL10H_accu_FIR_85 <= add_ln87_85_fu_1334_p2;
                p_ZL10H_accu_FIR_86 <= add_ln87_86_fu_1344_p2;
                p_ZL10H_accu_FIR_87 <= add_ln87_87_fu_1354_p2;
                p_ZL10H_accu_FIR_88 <= add_ln87_88_fu_1364_p2;
                p_ZL10H_accu_FIR_89 <= add_ln87_89_fu_1374_p2;
                p_ZL10H_accu_FIR_90 <= add_ln87_90_fu_1384_p2;
                p_ZL10H_accu_FIR_91 <= add_ln87_91_fu_1394_p2;
                p_ZL10H_accu_FIR_92 <= add_ln87_92_fu_1404_p2;
                p_ZL10H_accu_FIR_93 <= add_ln87_93_fu_1414_p2;
                p_ZL10H_accu_FIR_94 <= add_ln87_94_fu_1424_p2;
                p_ZL10H_accu_FIR_95 <= add_ln87_95_fu_1434_p2;
                p_ZL10H_accu_FIR_96 <= add_ln87_96_fu_1444_p2;
                p_ZL10H_accu_FIR_97 <= add_ln87_97_fu_1454_p2;
                p_ZL10H_accu_FIR_98 <= add_ln87_98_fu_1464_p2;
                p_ZL10H_accu_FIR_99 <= add_ln87_99_fu_1474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sext_ln84_reg_2951 <= sext_ln84_fu_384_p1;
                sext_ln84_reg_2951_pp0_iter1_reg <= sext_ln84_reg_2951;
                x_n_read_reg_2930 <= x_n;
                x_n_read_reg_2930_pp0_iter1_reg <= x_n_read_reg_2930;
            end if;
        end if;
    end process;
    p_ZL10H_accu_FIR_115(1 downto 0) <= "00";
    sext_ln84_10_reg_2957(1 downto 0) <= "00";
    tmp_reg_2968(0) <= '0';
    sub_ln87_1_reg_2978(4 downto 0) <= "00000";
    sub_ln87_3_reg_3004(0) <= '0';
    sext_ln87_10_reg_3009(5 downto 0) <= "000000";
    sext_ln87_20_reg_3060(3 downto 0) <= "0000";
    sext_ln87_22_reg_3070(0) <= '0';
    sext_ln87_27_reg_3095(0) <= '0';
    sext_ln87_30_reg_3110(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln84_fu_2014_p2 <= std_logic_vector(signed(sext_ln84_10_reg_2957) + signed(p_ZL10H_accu_FIR_0));
    add_ln87_100_fu_1484_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_101) + unsigned(sext_ln87_14_fu_623_p1));
    add_ln87_101_fu_1494_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_102) + unsigned(sext_ln84_10_fu_439_p1));
    add_ln87_102_fu_1504_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_103) + unsigned(sext_ln87_13_fu_613_p1));
    add_ln87_103_fu_1514_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_104) + unsigned(sext_ln87_12_fu_603_p1));
    add_ln87_104_fu_1524_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_105) + unsigned(sext_ln87_11_fu_593_p1));
    add_ln87_105_fu_1538_p2 <= std_logic_vector(signed(sext_ln87_71_fu_1534_p1) + signed(sext_ln87_10_fu_583_p1));
    add_ln87_106_fu_1552_p2 <= std_logic_vector(signed(sext_ln87_72_fu_1548_p1) + signed(sext_ln87_64_fu_572_p1));
    add_ln87_107_fu_1566_p2 <= std_logic_vector(signed(sext_ln87_73_fu_1562_p1) + signed(sext_ln87_61_fu_541_p1));
    add_ln87_108_fu_1580_p2 <= std_logic_vector(signed(sext_ln87_74_fu_1576_p1) + signed(sext_ln87_60_fu_527_p1));
    add_ln87_109_fu_1594_p2 <= std_logic_vector(signed(sext_ln87_75_fu_1590_p1) + signed(sext_ln87_59_fu_517_p1));
    add_ln87_10_fu_2155_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_11) + unsigned(sext_ln87_11_reg_3015));
    add_ln87_110_fu_1608_p2 <= std_logic_vector(signed(sext_ln87_76_fu_1604_p1) + signed(sext_ln87_58_fu_507_p1));
    add_ln87_111_fu_1618_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_112) + unsigned(sext_ln87_57_fu_497_p1));
    add_ln87_112_fu_1632_p2 <= std_logic_vector(signed(sext_ln87_77_fu_1628_p1) + signed(sext_ln87_55_fu_476_p1));
    add_ln87_113_fu_1642_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_114) + unsigned(sext_ln87_53_fu_466_p1));
    add_ln87_114_fu_1656_p2 <= std_logic_vector(signed(sext_ln87_54_fu_1652_p1) + signed(mul_ln87_fu_443_p2));
    add_ln87_11_fu_2164_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_12) + unsigned(sext_ln87_12_reg_3020));
    add_ln87_12_fu_2173_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_13) + unsigned(sext_ln87_13_reg_3025));
    add_ln87_13_fu_2182_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_14) + unsigned(sext_ln84_10_reg_2957));
    add_ln87_14_fu_2191_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_15) + unsigned(sext_ln87_14_reg_3030));
    add_ln87_15_fu_2200_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_16) + unsigned(sext_ln87_15_reg_3035));
    add_ln87_16_fu_2209_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_17) + unsigned(sext_ln87_16_reg_3040));
    add_ln87_17_fu_2218_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_18) + unsigned(sext_ln87_17_reg_3045));
    add_ln87_18_fu_2227_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_19) + unsigned(sext_ln87_18_reg_3050));
    add_ln87_19_fu_2236_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_20) + unsigned(sext_ln87_19_reg_3055));
    add_ln87_1_fu_2067_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_2) + unsigned(sext_ln87_2_fu_2042_p1));
    add_ln87_20_fu_2245_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_21) + unsigned(sext_ln87_20_reg_3060));
    add_ln87_21_fu_2254_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_22) + unsigned(sext_ln87_21_reg_3065));
    add_ln87_22_fu_2263_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_23) + unsigned(sext_ln87_22_reg_3070));
    add_ln87_23_fu_2272_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_24) + unsigned(sext_ln87_23_reg_3075));
    add_ln87_24_fu_2281_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_25) + unsigned(sext_ln87_24_reg_3080));
    add_ln87_25_fu_2290_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_26) + unsigned(sext_ln87_25_reg_3085));
    add_ln87_26_fu_2299_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_27) + unsigned(sext_ln87_10_reg_3009));
    add_ln87_27_fu_2308_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_28) + unsigned(sext_ln87_26_reg_3090));
    add_ln87_28_fu_2317_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_29) + unsigned(sext_ln87_27_reg_3095));
    add_ln87_29_fu_2326_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_30) + unsigned(sext_ln87_28_reg_3100));
    add_ln87_2_fu_2077_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_3) + unsigned(sext_ln87_3_fu_2045_p1));
    add_ln87_30_fu_2335_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_31) + unsigned(sext_ln87_8_reg_2998));
    add_ln87_31_fu_2344_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_32) + unsigned(sext_ln87_29_reg_3105));
    add_ln87_32_fu_2353_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_33) + unsigned(sext_ln87_30_reg_3110));
    add_ln87_33_fu_2362_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_34) + unsigned(sext_ln87_31_reg_3115));
    add_ln87_34_fu_2371_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_35) + unsigned(sext_ln87_32_reg_3120));
    add_ln87_35_fu_2380_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_36) + unsigned(sext_ln87_33_reg_3125));
    add_ln87_36_fu_2389_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_37) + unsigned(sext_ln87_34_reg_3130));
    add_ln87_37_fu_2398_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_38) + unsigned(sext_ln87_35_reg_3135));
    add_ln87_38_fu_2407_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_39) + unsigned(sext_ln87_36_reg_3140));
    add_ln87_39_fu_2416_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_40) + unsigned(sext_ln87_37_reg_3145));
    add_ln87_3_fu_2087_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_4) + unsigned(sext_ln87_4_fu_2048_p1));
    add_ln87_40_fu_2425_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_41) + unsigned(sext_ln87_38_reg_3150));
    add_ln87_41_fu_2434_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_42) + unsigned(sext_ln87_39_reg_3155));
    add_ln87_42_fu_2443_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_43) + unsigned(sext_ln87_40_reg_3160));
    add_ln87_43_fu_2452_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_44) + unsigned(sext_ln87_41_reg_3165));
    add_ln87_44_fu_2461_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_45) + unsigned(sext_ln87_42_reg_3170));
    add_ln87_45_fu_2470_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_46) + unsigned(sext_ln87_43_reg_3176));
    add_ln87_46_fu_2479_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_47) + unsigned(sext_ln87_44_reg_3181));
    add_ln87_47_fu_2488_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_48) + unsigned(sext_ln87_45_reg_3186));
    add_ln87_48_fu_2497_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_49) + unsigned(sext_ln87_46_reg_3191));
    add_ln87_49_fu_2506_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_50) + unsigned(sext_ln87_47_reg_3196));
    add_ln87_4_fu_2097_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_5) + unsigned(sext_ln87_5_fu_2051_p1));
    add_ln87_50_fu_2515_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_51) + unsigned(sext_ln87_48_reg_3201));
    add_ln87_51_fu_2524_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_52) + unsigned(sext_ln87_49_reg_3206));
    add_ln87_52_fu_2533_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_53) + unsigned(sext_ln87_50_reg_3211));
    add_ln87_53_fu_2542_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_54) + unsigned(sext_ln87_42_reg_3170));
    add_ln87_54_fu_2551_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_55) + unsigned(sext_ln87_51_reg_3216));
    add_ln87_55_fu_2560_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_56) + unsigned(sext_ln87_52_reg_3221));
    add_ln87_56_fu_2569_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_57) + unsigned(mul_ln87_44_reg_3226));
    add_ln87_58_fu_1064_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_59) + unsigned(mul_ln87_44_fu_1051_p2));
    add_ln87_59_fu_1074_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_60) + unsigned(sext_ln87_52_fu_1047_p1));
    add_ln87_5_fu_2107_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_6) + unsigned(sext_ln87_6_fu_2054_p1));
    add_ln87_60_fu_1084_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_61) + unsigned(sext_ln87_51_fu_1037_p1));
    add_ln87_61_fu_1094_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_62) + unsigned(sext_ln87_42_fu_947_p1));
    add_ln87_62_fu_1104_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_63) + unsigned(sext_ln87_50_fu_1027_p1));
    add_ln87_63_fu_1114_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_64) + unsigned(sext_ln87_49_fu_1017_p1));
    add_ln87_64_fu_1124_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_65) + unsigned(sext_ln87_48_fu_1007_p1));
    add_ln87_65_fu_1134_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_66) + unsigned(sext_ln87_47_fu_997_p1));
    add_ln87_66_fu_1144_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_67) + unsigned(sext_ln87_46_fu_987_p1));
    add_ln87_67_fu_1154_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_68) + unsigned(sext_ln87_45_fu_977_p1));
    add_ln87_68_fu_1164_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_69) + unsigned(sext_ln87_44_fu_967_p1));
    add_ln87_69_fu_1174_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_70) + unsigned(sext_ln87_43_fu_957_p1));
    add_ln87_6_fu_2117_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_7) + unsigned(sext_ln87_7_fu_2057_p1));
    add_ln87_70_fu_1184_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_71) + unsigned(sext_ln87_42_fu_947_p1));
    add_ln87_71_fu_1194_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_72) + unsigned(sext_ln87_41_fu_937_p1));
    add_ln87_72_fu_1204_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_73) + unsigned(sext_ln87_40_fu_927_p1));
    add_ln87_73_fu_1214_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_74) + unsigned(sext_ln87_39_fu_917_p1));
    add_ln87_74_fu_1224_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_75) + unsigned(sext_ln87_38_fu_907_p1));
    add_ln87_75_fu_1234_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_76) + unsigned(sext_ln87_37_fu_897_p1));
    add_ln87_76_fu_1244_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_77) + unsigned(sext_ln87_36_fu_887_p1));
    add_ln87_77_fu_1254_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_78) + unsigned(sext_ln87_35_fu_877_p1));
    add_ln87_78_fu_1264_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_79) + unsigned(sext_ln87_34_fu_867_p1));
    add_ln87_79_fu_1274_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_80) + unsigned(sext_ln87_33_fu_857_p1));
    add_ln87_7_fu_2127_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_8) + unsigned(sext_ln87_8_reg_2998));
    add_ln87_80_fu_1284_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_81) + unsigned(sext_ln87_32_fu_847_p1));
    add_ln87_81_fu_1294_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_82) + unsigned(sext_ln87_31_fu_837_p1));
    add_ln87_82_fu_1304_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_83) + unsigned(sext_ln87_30_fu_827_p1));
    add_ln87_83_fu_1314_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_84) + unsigned(sext_ln87_29_fu_806_p1));
    add_ln87_84_fu_1324_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_85) + unsigned(sext_ln87_8_fu_537_p1));
    add_ln87_85_fu_1334_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_86) + unsigned(sext_ln87_28_fu_796_p1));
    add_ln87_86_fu_1344_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_87) + unsigned(sext_ln87_27_fu_786_p1));
    add_ln87_87_fu_1354_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_88) + unsigned(sext_ln87_26_fu_762_p1));
    add_ln87_88_fu_1364_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_89) + unsigned(sext_ln87_10_fu_583_p1));
    add_ln87_89_fu_1374_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_90) + unsigned(sext_ln87_25_fu_752_p1));
    add_ln87_8_fu_2136_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_9) + unsigned(sext_ln87_9_fu_2060_p1));
    add_ln87_90_fu_1384_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_91) + unsigned(sext_ln87_24_fu_742_p1));
    add_ln87_91_fu_1394_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_92) + unsigned(sext_ln87_23_fu_732_p1));
    add_ln87_92_fu_1404_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_93) + unsigned(sext_ln87_22_fu_722_p1));
    add_ln87_93_fu_1414_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_94) + unsigned(sext_ln87_21_fu_704_p1));
    add_ln87_94_fu_1424_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_95) + unsigned(sext_ln87_20_fu_694_p1));
    add_ln87_95_fu_1434_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_96) + unsigned(sext_ln87_19_fu_673_p1));
    add_ln87_96_fu_1444_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_97) + unsigned(sext_ln87_18_fu_663_p1));
    add_ln87_97_fu_1454_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_98) + unsigned(sext_ln87_17_fu_653_p1));
    add_ln87_98_fu_1464_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_99) + unsigned(sext_ln87_16_fu_643_p1));
    add_ln87_99_fu_1474_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_100) + unsigned(sext_ln87_15_fu_633_p1));
    add_ln87_9_fu_2146_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_10) + unsigned(sext_ln87_10_reg_3009));
    add_ln87_fu_2036_p2 <= std_logic_vector(unsigned(p_ZL10H_accu_FIR_1) + unsigned(sext_ln87_fu_2033_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= add_ln84_fu_2014_p2(31 downto 16);
    grp_fu_2921_p1 <= ap_const_lv32_847A(16 - 1 downto 0);
    mul_ln87_10_fu_627_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_10_fu_627_p1 <= ap_const_lv25_1FFFF5E(9 - 1 downto 0);
    mul_ln87_11_fu_637_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_11_fu_637_p1 <= ap_const_lv25_1FFFF62(9 - 1 downto 0);
    mul_ln87_12_fu_647_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_12_fu_647_p1 <= ap_const_lv25_CA(9 - 1 downto 0);
    mul_ln87_13_fu_657_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_13_fu_657_p1 <= ap_const_lv25_98(9 - 1 downto 0);
    mul_ln87_14_fu_667_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_14_fu_667_p1 <= ap_const_lv25_1FFFF06(9 - 1 downto 0);
    mul_ln87_15_fu_698_p0 <= sext_ln84_5_fu_400_p1(16 - 1 downto 0);
    mul_ln87_15_fu_698_p1 <= ap_const_lv26_12A(10 - 1 downto 0);
    mul_ln87_16_fu_726_p0 <= sext_ln84_5_fu_400_p1(16 - 1 downto 0);
    mul_ln87_16_fu_726_p1 <= ap_const_lv26_3FFFE9E(10 - 1 downto 0);
    mul_ln87_17_fu_736_p0 <= sext_ln84_7_fu_406_p1(16 - 1 downto 0);
    mul_ln87_17_fu_736_p1 <= ap_const_lv24_FFFF9A(8 - 1 downto 0);
    mul_ln87_18_fu_746_p0 <= sext_ln84_5_fu_400_p1(16 - 1 downto 0);
    mul_ln87_18_fu_746_p1 <= ap_const_lv26_19A(10 - 1 downto 0);
    mul_ln87_19_fu_756_p0 <= sext_ln84_5_fu_400_p1(16 - 1 downto 0);
    mul_ln87_19_fu_756_p1 <= ap_const_lv26_3FFFE28(10 - 1 downto 0);
    mul_ln87_1_fu_470_p0 <= sext_ln84_7_fu_406_p1(16 - 1 downto 0);
    mul_ln87_1_fu_470_p1 <= ap_const_lv24_4C(8 - 1 downto 0);
    mul_ln87_20_fu_790_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_20_fu_790_p1 <= ap_const_lv27_214(11 - 1 downto 0);
    mul_ln87_21_fu_800_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_21_fu_800_p1 <= ap_const_lv27_7FFFDAA(11 - 1 downto 0);
    mul_ln87_22_fu_831_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_22_fu_831_p1 <= ap_const_lv27_294(11 - 1 downto 0);
    mul_ln87_23_fu_841_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_23_fu_841_p1 <= ap_const_lv25_1FFFF26(9 - 1 downto 0);
    mul_ln87_24_fu_851_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_24_fu_851_p1 <= ap_const_lv27_7FFFD2A(11 - 1 downto 0);
    mul_ln87_25_fu_861_p0 <= sext_ln84_5_fu_400_p1(16 - 1 downto 0);
    mul_ln87_25_fu_861_p1 <= ap_const_lv26_14A(10 - 1 downto 0);
    mul_ln87_26_fu_871_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_26_fu_871_p1 <= ap_const_lv27_312(11 - 1 downto 0);
    mul_ln87_27_fu_881_p0 <= sext_ln84_5_fu_400_p1(16 - 1 downto 0);
    mul_ln87_27_fu_881_p1 <= ap_const_lv26_3FFFE26(10 - 1 downto 0);
    mul_ln87_28_fu_891_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_28_fu_891_p1 <= ap_const_lv27_7FFFCB0(11 - 1 downto 0);
    mul_ln87_29_fu_901_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_29_fu_901_p1 <= ap_const_lv27_284(11 - 1 downto 0);
    mul_ln87_2_fu_501_p0 <= sext_ln84_7_fu_406_p1(16 - 1 downto 0);
    mul_ln87_2_fu_501_p1 <= ap_const_lv24_FFFF92(8 - 1 downto 0);
    mul_ln87_30_fu_911_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_30_fu_911_p1 <= ap_const_lv27_386(11 - 1 downto 0);
    mul_ln87_31_fu_921_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_31_fu_921_p1 <= ap_const_lv27_7FFFCA4(11 - 1 downto 0);
    mul_ln87_32_fu_931_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_32_fu_931_p1 <= ap_const_lv27_7FFFC42(11 - 1 downto 0);
    mul_ln87_33_fu_941_p0 <= sext_ln84_3_fu_394_p1(16 - 1 downto 0);
    mul_ln87_33_fu_941_p1 <= ap_const_lv28_468(12 - 1 downto 0);
    mul_ln87_34_fu_951_p0 <= sext_ln84_4_fu_397_p1(16 - 1 downto 0);
    mul_ln87_34_fu_951_p1 <= ap_const_lv27_3EC(11 - 1 downto 0);
    mul_ln87_35_fu_961_p0 <= sext_ln84_3_fu_394_p1(16 - 1 downto 0);
    mul_ln87_35_fu_961_p1 <= ap_const_lv28_FFFFA34(12 - 1 downto 0);
    mul_ln87_36_fu_971_p0 <= sext_ln84_3_fu_394_p1(16 - 1 downto 0);
    mul_ln87_36_fu_971_p1 <= ap_const_lv28_FFFFBEA(12 - 1 downto 0);
    mul_ln87_37_fu_981_p0 <= sext_ln84_3_fu_394_p1(16 - 1 downto 0);
    mul_ln87_37_fu_981_p1 <= ap_const_lv28_7B4(12 - 1 downto 0);
    mul_ln87_38_fu_991_p0 <= sext_ln84_3_fu_394_p1(16 - 1 downto 0);
    mul_ln87_38_fu_991_p1 <= ap_const_lv28_438(12 - 1 downto 0);
    mul_ln87_39_fu_1001_p0 <= sext_ln84_2_fu_391_p1(16 - 1 downto 0);
    mul_ln87_39_fu_1001_p1 <= ap_const_lv29_1FFFF56C(13 - 1 downto 0);
    mul_ln87_3_fu_511_p1 <= ap_const_lv22_16(6 - 1 downto 0);
    mul_ln87_40_fu_1011_p0 <= sext_ln84_3_fu_394_p1(16 - 1 downto 0);
    mul_ln87_40_fu_1011_p1 <= ap_const_lv28_FFFFBAA(12 - 1 downto 0);
    mul_ln87_41_fu_1021_p0 <= sext_ln84_2_fu_391_p1(16 - 1 downto 0);
    mul_ln87_41_fu_1021_p1 <= ap_const_lv29_F86(13 - 1 downto 0);
    mul_ln87_42_fu_1031_p1 <= ap_const_lv30_3FFFE54E(14 - 1 downto 0);
    mul_ln87_43_fu_1041_p0 <= sext_ln84_3_fu_394_p1(16 - 1 downto 0);
    mul_ln87_43_fu_1041_p1 <= ap_const_lv28_FFFFB88(12 - 1 downto 0);
    mul_ln87_44_fu_1051_p0 <= sext_ln84_reg_2951_pp0_iter1_reg(16 - 1 downto 0);
    mul_ln87_44_fu_1051_p1 <= ap_const_lv32_5154(16 - 1 downto 0);
    mul_ln87_4_fu_521_p0 <= sext_ln84_7_fu_406_p1(16 - 1 downto 0);
    mul_ln87_4_fu_521_p1 <= ap_const_lv24_6E(8 - 1 downto 0);
    mul_ln87_5_fu_531_p1 <= ap_const_lv23_7FFFD2(7 - 1 downto 0);
    mul_ln87_6_fu_587_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_6_fu_587_p1 <= ap_const_lv25_8A(9 - 1 downto 0);
    mul_ln87_7_fu_597_p0 <= sext_ln84_7_fu_406_p1(16 - 1 downto 0);
    mul_ln87_7_fu_597_p1 <= ap_const_lv24_FFFFA2(8 - 1 downto 0);
    mul_ln87_8_fu_607_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_8_fu_607_p1 <= ap_const_lv25_1FFFF6A(9 - 1 downto 0);
    mul_ln87_9_fu_617_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_9_fu_617_p1 <= ap_const_lv25_9A(9 - 1 downto 0);
    mul_ln87_fu_443_p0 <= sext_ln84_8_fu_409_p1(16 - 1 downto 0);
    mul_ln87_fu_443_p1 <= ap_const_lv25_1FFFF2E(9 - 1 downto 0);
    p_shl_fu_415_p3 <= (x_n_read_reg_2930_pp0_iter1_reg & ap_const_lv7_0);
        sext_ln84_10_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln84_fu_433_p2),32));

        sext_ln84_11_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_422_p3),23));

        sext_ln84_2_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_n_read_reg_2930_pp0_iter1_reg),29));

        sext_ln84_3_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_n_read_reg_2930_pp0_iter1_reg),28));

        sext_ln84_4_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_n_read_reg_2930_pp0_iter1_reg),27));

        sext_ln84_5_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_n_read_reg_2930_pp0_iter1_reg),26));

        sext_ln84_7_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_n_read_reg_2930_pp0_iter1_reg),24));

        sext_ln84_8_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_n_read_reg_2930_pp0_iter1_reg),25));

    sext_ln84_fu_384_p0 <= x_n;
        sext_ln84_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln84_fu_384_p0),32));

        sext_ln87_10_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln87_1_fu_576_p3),32));

        sext_ln87_11_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_6_fu_587_p2),32));

        sext_ln87_12_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_7_fu_597_p2),32));

        sext_ln87_13_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_8_fu_607_p2),32));

        sext_ln87_14_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_9_fu_617_p2),32));

        sext_ln87_15_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_10_fu_627_p2),32));

        sext_ln87_16_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_11_fu_637_p2),32));

        sext_ln87_17_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_12_fu_647_p2),32));

        sext_ln87_18_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_13_fu_657_p2),32));

        sext_ln87_19_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_14_fu_667_p2),32));

        sext_ln87_1_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_n_read_reg_2930_pp0_iter1_reg),17));

        sext_ln87_20_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_4_fu_688_p2),32));

        sext_ln87_21_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_15_fu_698_p2),32));

        sext_ln87_22_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_5_fu_716_p2),32));

        sext_ln87_23_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_16_fu_726_p2),32));

        sext_ln87_24_fu_742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_17_fu_736_p2),32));

        sext_ln87_25_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_18_fu_746_p2),32));

        sext_ln87_26_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_19_fu_756_p2),32));

        sext_ln87_27_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_7_fu_780_p2),32));

        sext_ln87_28_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_20_fu_790_p2),32));

        sext_ln87_29_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_21_fu_800_p2),32));

        sext_ln87_2_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_2968),32));

        sext_ln87_30_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_8_fu_821_p2),32));

        sext_ln87_31_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_22_fu_831_p2),32));

        sext_ln87_32_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_23_fu_841_p2),32));

        sext_ln87_33_fu_857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_24_fu_851_p2),32));

        sext_ln87_34_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_25_fu_861_p2),32));

        sext_ln87_35_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_26_fu_871_p2),32));

        sext_ln87_36_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_27_fu_881_p2),32));

        sext_ln87_37_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_28_fu_891_p2),32));

        sext_ln87_38_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_29_fu_901_p2),32));

        sext_ln87_39_fu_917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_30_fu_911_p2),32));

        sext_ln87_3_fu_2045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_1_reg_2973),32));

        sext_ln87_40_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_31_fu_921_p2),32));

        sext_ln87_41_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_32_fu_931_p2),32));

        sext_ln87_42_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_33_fu_941_p2),32));

        sext_ln87_43_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_34_fu_951_p2),32));

        sext_ln87_44_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_35_fu_961_p2),32));

        sext_ln87_45_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_36_fu_971_p2),32));

        sext_ln87_46_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_37_fu_981_p2),32));

        sext_ln87_47_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_38_fu_991_p2),32));

        sext_ln87_48_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_39_fu_1001_p2),32));

        sext_ln87_49_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_40_fu_1011_p2),32));

        sext_ln87_4_fu_2048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_1_reg_2978),32));

        sext_ln87_50_fu_1027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_41_fu_1021_p2),32));

        sext_ln87_51_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_42_fu_1031_p2),32));

        sext_ln87_52_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_43_fu_1041_p2),32));

        sext_ln87_53_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_458_p3),25));

    sext_ln87_54_fu_1652_p0 <= p_ZL10H_accu_FIR_115;
        sext_ln87_54_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_54_fu_1652_p0),25));

        sext_ln87_55_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_1_fu_470_p2),26));

        sext_ln87_56_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_480_p3),22));

        sext_ln87_57_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_1_fu_491_p2),26));

        sext_ln87_58_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_2_fu_501_p2),27));

        sext_ln87_59_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_3_fu_511_p2),28));

        sext_ln87_5_fu_2051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_2_reg_2983),32));

        sext_ln87_60_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_4_fu_521_p2),29));

        sext_ln87_61_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_5_fu_531_p2),30));

        sext_ln87_62_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_415_p3),25));

        sext_ln87_63_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_555_p3),25));

        sext_ln87_64_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_3_fu_566_p2),31));

        sext_ln87_65_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_677_p3),25));

        sext_ln87_66_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_415_p3),24));

        sext_ln87_67_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_555_p3),24));

        sext_ln87_68_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_677_p3),22));

        sext_ln87_69_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_555_p3),22));

        sext_ln87_6_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_3_reg_2988),32));

        sext_ln87_70_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_810_p3),24));

    sext_ln87_71_fu_1534_p0 <= p_ZL10H_accu_FIR_106;
        sext_ln87_71_fu_1534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_71_fu_1534_p0),32));

    sext_ln87_72_fu_1548_p0 <= p_ZL10H_accu_FIR_107;
        sext_ln87_72_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_72_fu_1548_p0),31));

    sext_ln87_73_fu_1562_p0 <= p_ZL10H_accu_FIR_108;
        sext_ln87_73_fu_1562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_73_fu_1562_p0),30));

    sext_ln87_74_fu_1576_p0 <= p_ZL10H_accu_FIR_109;
        sext_ln87_74_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_74_fu_1576_p0),29));

    sext_ln87_75_fu_1590_p0 <= p_ZL10H_accu_FIR_110;
        sext_ln87_75_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_75_fu_1590_p0),28));

    sext_ln87_76_fu_1604_p0 <= p_ZL10H_accu_FIR_111;
        sext_ln87_76_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_76_fu_1604_p0),27));

    sext_ln87_77_fu_1628_p0 <= p_ZL10H_accu_FIR_113;
        sext_ln87_77_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln87_77_fu_1628_p0),26));

        sext_ln87_7_fu_2057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_4_reg_2993),32));

        sext_ln87_8_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_5_fu_531_p2),32));

        sext_ln87_9_fu_2060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln87_3_reg_3004),32));

        sext_ln87_fu_2033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_reg_2963),32));

    shl_ln87_1_fu_576_p3 <= (x_n_read_reg_2930_pp0_iter1_reg & ap_const_lv6_0);
    sub_ln84_fu_433_p2 <= std_logic_vector(signed(p_shl_fu_415_p3) - signed(sext_ln84_11_fu_429_p1));
    sub_ln87_1_fu_491_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(sext_ln87_56_fu_487_p1));
    sub_ln87_2_fu_549_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(sext_ln87_62_fu_545_p1));
    sub_ln87_3_fu_566_p2 <= std_logic_vector(unsigned(sub_ln87_2_fu_549_p2) - unsigned(sext_ln87_63_fu_562_p1));
    sub_ln87_4_fu_688_p2 <= std_logic_vector(unsigned(sub_ln87_2_fu_549_p2) - unsigned(sext_ln87_65_fu_684_p1));
    sub_ln87_5_fu_716_p2 <= std_logic_vector(signed(sext_ln87_66_fu_708_p1) - signed(sext_ln87_67_fu_712_p1));
    sub_ln87_6_fu_770_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(sext_ln87_68_fu_766_p1));
    sub_ln87_7_fu_780_p2 <= std_logic_vector(unsigned(sub_ln87_6_fu_770_p2) - unsigned(sext_ln87_69_fu_776_p1));
    sub_ln87_8_fu_821_p2 <= std_logic_vector(signed(sext_ln87_66_fu_708_p1) - signed(sext_ln87_70_fu_817_p1));
    sub_ln87_fu_452_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln87_1_fu_449_p1));
    tmp_1_fu_422_p3 <= (x_n_read_reg_2930_pp0_iter1_reg & ap_const_lv2_0);
    tmp_2_fu_480_p3 <= (x_n_read_reg_2930_pp0_iter1_reg & ap_const_lv5_0);
    tmp_3_fu_555_p3 <= (x_n_read_reg_2930_pp0_iter1_reg & ap_const_lv1_0);
    tmp_4_fu_677_p3 <= (x_n_read_reg_2930_pp0_iter1_reg & ap_const_lv4_0);
    tmp_5_fu_810_p3 <= (x_n_read_reg_2930_pp0_iter1_reg & ap_const_lv3_0);
    tmp_fu_458_p3 <= (sub_ln87_fu_452_p2 & ap_const_lv1_0);
end behav;
