/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [8:0] _09_;
  wire [16:0] _10_;
  wire [15:0] _11_;
  wire [6:0] _12_;
  wire [7:0] _13_;
  wire [3:0] _14_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [28:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [10:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [12:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire [19:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [3:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [31:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [30:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(1'h1 | 1'h1);
  assign celloutsig_0_37z = ~(_00_ | celloutsig_0_11z);
  assign celloutsig_1_8z = ~in_data[110];
  assign celloutsig_1_11z = ~celloutsig_1_6z[1];
  assign celloutsig_0_27z = ~celloutsig_0_0z;
  assign celloutsig_0_31z = ~((_01_ | celloutsig_0_9z) & celloutsig_0_30z[0]);
  assign celloutsig_0_36z = ~((_02_ | _03_) & _04_);
  assign celloutsig_0_14z = ~((celloutsig_0_9z | celloutsig_0_11z) & _05_);
  assign celloutsig_0_0z = ~((in_data[13] | in_data[7]) & (in_data[52] | in_data[41]));
  assign celloutsig_0_71z = ~((celloutsig_0_0z | celloutsig_0_25z) & (1'h1 | 1'h0));
  assign celloutsig_1_15z = ~((celloutsig_1_4z[0] | celloutsig_1_11z) & (celloutsig_1_1z[3] | celloutsig_1_5z));
  assign celloutsig_0_11z = ~((1'h1 | 1'h1) & (celloutsig_0_3z | in_data[85]));
  assign celloutsig_0_66z = celloutsig_0_65z[1] | ~(celloutsig_0_44z);
  assign celloutsig_0_9z = celloutsig_0_1z[0] | ~(1'h1);
  assign celloutsig_0_24z = celloutsig_0_13z[2] | ~(_06_);
  assign celloutsig_0_41z = ~(celloutsig_0_14z ^ _07_);
  assign celloutsig_0_49z = ~(_08_ ^ celloutsig_0_10z[0]);
  assign celloutsig_0_51z = ~(_01_ ^ celloutsig_0_19z);
  reg [16:0] _33_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 17'h00000;
    else _33_ <= { celloutsig_0_15z[14:7], celloutsig_0_13z };
  assign { _10_[16:6], _03_, _10_[4:3], _08_, _10_[1:0] } = _33_;
  reg [15:0] _34_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _34_ <= 16'h0000;
    else _34_ <= { celloutsig_0_5z[18:11], celloutsig_0_0z, 5'h1f, celloutsig_0_1z[1:0] };
  assign { _11_[15], _05_, _11_[13:0] } = _34_;
  reg [6:0] _35_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _35_ <= 7'h00;
    else _35_ <= { celloutsig_0_4z[7:3], celloutsig_0_9z, celloutsig_0_14z };
  assign { _12_[6:5], _00_, _06_, _12_[2:0] } = _35_;
  reg [7:0] _36_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 8'h00;
    else _36_ <= celloutsig_0_13z[7:0];
  assign { _04_, _13_[6:0] } = _36_;
  reg [3:0] _37_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _37_ <= 4'h0;
    else _37_ <= { celloutsig_0_20z[5:3], celloutsig_0_16z };
  assign { _14_[3], _07_, _14_[1], _02_ } = _37_;
  reg [8:0] _38_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _38_ <= 9'h000;
    else _38_ <= { celloutsig_0_12z[5], celloutsig_0_16z, 5'h1f, celloutsig_0_1z[1:0] };
  assign { _09_[8:1], _01_ } = _38_;
  assign celloutsig_0_5z = in_data[64:45] / { 1'h1, in_data[28:11], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[3:1], celloutsig_1_1z };
  assign celloutsig_1_19z = ! { celloutsig_1_13z[30:11], celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_25z = ! celloutsig_0_5z[18:1];
  assign celloutsig_0_44z = _09_[8:1] || 1'h1;
  assign celloutsig_0_61z = { celloutsig_0_53z[10:0], celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_25z } < { 4'hf, celloutsig_0_1z[1:0], 5'h1f, celloutsig_0_1z[1:0], 1'h0 };
  assign celloutsig_0_16z = celloutsig_0_12z[8:3] < { celloutsig_0_5z[14:11], celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_53z = { celloutsig_0_3z, 1'h1, celloutsig_0_0z, celloutsig_0_44z, celloutsig_0_14z, celloutsig_0_46z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_31z } % { 1'h1, celloutsig_0_13z[2], celloutsig_0_42z };
  assign celloutsig_0_26z = { _13_[2:0], celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_15z } % { 1'h1, celloutsig_0_4z[4:0], _04_, _13_[6:0], 5'h1f, celloutsig_0_1z[1:0], celloutsig_0_18z, 5'h1f, celloutsig_0_1z[1:0] };
  assign celloutsig_0_4z = { 2'h3, celloutsig_0_2z[2:0], celloutsig_0_0z, 5'h1f, celloutsig_0_1z[1:0] } % { 1'h1, in_data[52:43], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_67z = { 3'h7, celloutsig_0_1z[1:0], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_9z, 1'h1, celloutsig_0_60z, celloutsig_0_37z, celloutsig_0_51z, celloutsig_0_3z, celloutsig_0_59z, _09_[8:1], _01_ } % { 5'h1f, celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_64z, celloutsig_0_66z, celloutsig_0_8z, celloutsig_0_61z, celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[104:102], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[173:172], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_11z } % { 1'h1, in_data[135:109], celloutsig_1_4z };
  assign celloutsig_1_3z = celloutsig_1_2z[5:3] * celloutsig_1_2z[2:0];
  assign celloutsig_1_4z = celloutsig_1_2z[5:3] * { celloutsig_1_2z[4], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_42z = _13_[2] ? celloutsig_0_12z[11:1] : { _10_[4], _14_[3], _07_, _14_[1], _02_, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_30z };
  assign celloutsig_1_7z = ~ { in_data[140:138], celloutsig_1_0z };
  assign celloutsig_0_70z = { celloutsig_0_67z[22:15], celloutsig_0_49z } | { celloutsig_0_42z[9:3], celloutsig_0_36z, celloutsig_0_18z };
  assign celloutsig_0_46z = & celloutsig_0_12z[11:6];
  assign celloutsig_0_55z = & { celloutsig_0_51z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_13z[4] };
  assign celloutsig_1_5z = & in_data[102:100];
  assign celloutsig_1_9z = & { celloutsig_1_3z, in_data[157:147] };
  assign celloutsig_0_19z = & { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_5z[17:0] };
  assign celloutsig_0_39z = | celloutsig_0_26z[14:10];
  assign celloutsig_0_54z = ^ { _13_[5:2], celloutsig_0_49z };
  assign celloutsig_0_59z = ^ { _14_[3], _07_, _14_[1], _02_ };
  assign celloutsig_1_18z = ^ { in_data[108:102], celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_64z = { celloutsig_0_55z, celloutsig_0_11z, celloutsig_0_54z, celloutsig_0_18z } << celloutsig_0_30z;
  assign celloutsig_0_65z = { _14_[3], _07_, _14_[1], _02_ } << _09_[7:4];
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_0z, 5'h1f, celloutsig_0_1z[1:0] } << { celloutsig_0_2z[8], 5'h1f, celloutsig_0_2z[2:1], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_12z[11:1], celloutsig_0_10z } << { _11_[4:0], celloutsig_0_8z, _11_[15], _05_, _11_[13:0] };
  assign celloutsig_0_22z = { _11_[7:6], celloutsig_0_0z } << _12_[2:0];
  assign celloutsig_0_30z = { celloutsig_0_26z[8:6], celloutsig_0_27z } >> celloutsig_0_12z[7:4];
  assign celloutsig_0_10z = { in_data[77:68], celloutsig_0_3z } >> { celloutsig_0_4z[10:1], celloutsig_0_8z };
  assign celloutsig_0_20z = { in_data[93:89], celloutsig_0_16z } >> { celloutsig_0_13z[5:1], celloutsig_0_0z };
  assign celloutsig_0_60z = { _13_[6:5], celloutsig_0_54z, celloutsig_0_39z, celloutsig_0_37z } ^ { _14_[3], _07_, _14_[1], _02_, celloutsig_0_55z };
  assign celloutsig_1_2z = { celloutsig_1_1z[1:0], celloutsig_1_1z } ^ { in_data[103:98], celloutsig_1_0z };
  assign celloutsig_1_0z = ~((in_data[126] & in_data[115]) | in_data[174]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z[1] & 1'h1) | celloutsig_0_0z);
  assign celloutsig_0_18z = ~((celloutsig_0_16z & 1'h1) | celloutsig_0_10z[10]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & 1'h1) | (celloutsig_0_1z[1] & celloutsig_0_5z[0]));
  assign celloutsig_0_12z[3] = ~ _11_[7];
  assign celloutsig_0_12z[4] = ~ _11_[8];
  assign celloutsig_0_12z[5] = ~ _11_[9];
  assign celloutsig_0_12z[6] = ~ _11_[10];
  assign celloutsig_0_12z[7] = ~ _11_[11];
  assign celloutsig_0_1z[1:0] = { celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[15:14];
  assign { celloutsig_0_2z[2:1], celloutsig_0_2z[8], celloutsig_0_2z[0] } = { celloutsig_0_1z[1:0], in_data[82], celloutsig_0_0z } | { in_data[7:6], in_data[13], in_data[5] };
  assign { celloutsig_0_12z[2:0], celloutsig_0_12z[11:8] } = { celloutsig_0_1z[1:0], celloutsig_0_11z, _11_[11:8] } ^ { _11_[6:4], _11_[15], _05_, _11_[13:12] };
  assign _09_[0] = _01_;
  assign { _10_[5], _10_[2] } = { _03_, _08_ };
  assign _11_[14] = _05_;
  assign _12_[4:3] = { _00_, _06_ };
  assign _13_[7] = _04_;
  assign { _14_[2], _14_[0] } = { _07_, _02_ };
  assign celloutsig_0_1z[6:2] = 5'h1f;
  assign celloutsig_0_2z[7:3] = 5'h1f;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
