# HDL Source files

organize your files in logical folders. Then add all files with relative paths (from list file to source file) to files.list files. # is comment in filelists. Verilog and VHDL in separate files.