<profile>

<section name = "Vivado HLS Report for 'yuv_filter_rgb2yuv'" level="0">
<item name = "Date">Fri Jun 10 18:37:24 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">yuv_filter_prj</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.34, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">40009, 2457609, 40009, 2457609, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y">40007, 2457607, 9, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, 2, 0, 302</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 82</column>
<column name="Register">-, -, 275, 24</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="yuv_filter_mac_muladd_6ns_8ns_9ns_13_1_U3">yuv_filter_mac_muladd_6ns_8ns_9ns_13_1, i0 + i1 * i2</column>
<column name="yuv_filter_mac_muladd_7s_8ns_16ns_16_1_U2">yuv_filter_mac_muladd_7s_8ns_16ns_16_1, i0 * i1 + i2</column>
<column name="yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U1">yuv_filter_mac_muladd_8s_8ns_16ns_16_1, i0 + i1 * i2</column>
<column name="yuv_filter_mul_mul_16ns_16ns_32_1_U0">yuv_filter_mul_mul_16ns_16ns_32_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_27_fu_326_p2">*, 1, 0, 0, 8, 8</column>
<column name="tmp_31_fu_332_p2">*, 1, 0, 0, 7, 8</column>
<column name="indvar_flatten_next_fu_236_p2">+, 0, 0, 32, 32, 1</column>
<column name="out_channels_ch1_d0">+, 0, 0, 8, 5, 8</column>
<column name="tmp1_fu_390_p2">+, 0, 0, 11, 16, 16</column>
<column name="tmp2_fu_380_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp4_fu_396_p2">+, 0, 0, 9, 8, 9</column>
<column name="tmp6_fu_457_p2">+, 0, 0, 11, 8, 16</column>
<column name="tmp8_fu_505_p2">+, 0, 0, 11, 8, 14</column>
<column name="tmp_22_fu_303_p2">+, 0, 0, 11, 23, 23</column>
<column name="tmp_24_fu_409_p2">+, 0, 0, 11, 16, 16</column>
<column name="tmp_29_fu_463_p2">+, 0, 0, 11, 16, 16</column>
<column name="tmp_34_fu_515_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_s_fu_293_p2">+, 0, 0, 11, 23, 23</column>
<column name="x_2_fu_242_p2">+, 0, 0, 16, 1, 16</column>
<column name="y_2_fu_309_p2">+, 0, 0, 16, 1, 16</column>
<column name="p_neg_fu_478_p2">-, 0, 0, 13, 1, 13</column>
<column name="tmp_28_fu_451_p2">-, 0, 0, 16, 16, 16</column>
<column name="tmp_33_fu_499_p2">-, 0, 0, 11, 14, 14</column>
<column name="exitcond9_fu_248_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond_flatten_fu_231_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_mid2_v_fu_261_p3">select, 0, 0, 16, 1, 16</column>
<column name="y_mid2_fu_253_p3">select, 0, 0, 16, 1, 1</column>
<column name="out_channels_ch2_d0">xor, 0, 0, 10, 8, 9</column>
<column name="out_channels_ch3_d0">xor, 0, 0, 10, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it8">1, 2, 1, 2</column>
<column name="indvar_flatten_reg_190">32, 2, 32, 64</column>
<column name="x_phi_fu_205_p4">16, 2, 16, 32</column>
<column name="x_reg_201">16, 2, 16, 32</column>
<column name="y_reg_212">16, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_666">8, 0, 8, 0</column>
<column name="G_reg_659">8, 0, 8, 0</column>
<column name="R_reg_651">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_G_reg_659_pp0_iter5">8, 0, 8, 0</column>
<column name="ap_reg_ppstg_R_reg_651_pp0_iter5">8, 0, 8, 0</column>
<column name="bound_reg_599">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_604">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_190">32, 0, 32, 0</column>
<column name="tmp_22_reg_618">23, 0, 23, 0</column>
<column name="tmp_24_cast_reg_628">23, 0, 64, 41</column>
<column name="tmp_25_reg_689">8, 0, 8, 0</column>
<column name="tmp_27_reg_679">16, 0, 16, 0</column>
<column name="tmp_30_reg_694">8, 0, 8, 0</column>
<column name="tmp_31_reg_684">16, 0, 16, 0</column>
<column name="tmp_35_cast1_reg_674">8, 0, 16, 8</column>
<column name="tmp_35_reg_699">8, 0, 8, 0</column>
<column name="tmp_mid2_v_reg_613">16, 0, 16, 0</column>
<column name="x_reg_201">16, 0, 16, 0</column>
<column name="y_reg_212">16, 0, 16, 0</column>
<column name="exitcond_flatten_reg_604">0, 1, 1, 0</column>
<column name="tmp_24_cast_reg_628">0, 23, 64, 41</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, yuv_filter_rgb2yuv, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="out_width">in, 16, ap_none, out_width, scalar</column>
<column name="out_height">in, 16, ap_none, out_height, scalar</column>
<column name="out_channels_ch1_address0">out, 22, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_ce0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_we0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_d0">out, 8, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch2_address0">out, 22, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_ce0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_we0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_d0">out, 8, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch3_address0">out, 22, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_ce0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_we0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_d0">out, 8, ap_memory, out_channels_ch3, array</column>
</table>
</item>
</section>
</profile>
