// Seed: 2297349996
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply1 id_12,
    output wand id_13
);
  wire id_15;
  always @(posedge id_15 or id_3) #1;
  module_0(
      id_8, id_15
  );
endmodule
