Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov  8 19:53:33 2023
| Host         : zachs-pc running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MICRO2_timing_summary_routed.rpt -pb MICRO2_timing_summary_routed.pb -rpx MICRO2_timing_summary_routed.rpx -warn_on_violation
| Design       : MICRO2
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rd (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: wr (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   49          inf        0.000                      0                   49           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.031ns  (logic 3.434ns (56.937%)  route 2.597ns (43.063%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           1.186     2.019    U4/fetch_IBUF
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.065     2.084 r  U4/addr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.411     3.495    addr_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.536     6.031 r  addr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.031    addr[3]
    T17                                                               r  addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 3.439ns (57.715%)  route 2.520ns (42.285%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           0.970     1.803    U4/fetch_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.056     1.859 r  U4/addr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.550     3.408    addr_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.551     5.959 r  addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.959    addr[0]
    U16                                                               r  addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 3.332ns (56.259%)  route 2.590ns (43.741%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           1.186     2.019    U4/fetch_IBUF
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.053     2.072 r  U4/addr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.404     3.476    addr_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     5.922 r  addr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.922    addr[2]
    R18                                                               r  addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 3.459ns (58.645%)  route 2.439ns (41.355%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           1.008     1.841    U4/fetch_IBUF
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.070     1.911 r  U4/addr_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.431     3.342    addr_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         2.557     5.899 r  addr_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.899    addr[7]
    R17                                                               r  addr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 3.479ns (59.136%)  route 2.404ns (40.864%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           1.114     1.946    U4/fetch_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.070     2.016 r  U4/addr_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.291     3.307    addr_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         2.577     5.884 r  addr_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.884    addr[5]
    M19                                                               r  addr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 3.346ns (57.986%)  route 2.424ns (42.014%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           1.008     1.841    U4/fetch_IBUF
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.053     1.894 r  U4/addr_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.416     3.310    addr_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         2.460     5.770 r  addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.770    addr[6]
    N18                                                               r  addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.710ns  (logic 3.336ns (58.426%)  route 2.374ns (41.574%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           0.970     1.803    U4/fetch_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.053     1.856 r  U4/addr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.404     3.260    addr_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.451     5.710 r  addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.710    addr[1]
    P18                                                               r  addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch
                            (input port)
  Destination:            addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 3.303ns (57.926%)  route 2.399ns (42.074%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  fetch (IN)
                         net (fo=0)                   0.000     0.000    fetch
    T22                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  fetch_IBUF_inst/O
                         net (fo=8, routed)           1.114     1.946    U4/fetch_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I1_O)        0.053     1.999 r  U4/addr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.286     3.285    addr_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.417     5.702 r  addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.702    addr[4]
    U17                                                               r  addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc_pc
                            (input port)
  Destination:            U4/PC_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.639ns  (logic 0.879ns (33.311%)  route 1.760ns (66.689%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  inc_pc (IN)
                         net (fo=0)                   0.000     0.000    inc_pc
    R20                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  inc_pc_IBUF_inst/O
                         net (fo=1, routed)           1.049     1.875    U4/inc_pc_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     1.928 r  U4/PC[7]_i_1/O
                         net (fo=8, routed)           0.711     2.639    U4/PC[7]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  U4/PC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inc_pc
                            (input port)
  Destination:            U4/PC_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.639ns  (logic 0.879ns (33.311%)  route 1.760ns (66.689%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  inc_pc (IN)
                         net (fo=0)                   0.000     0.000    inc_pc
    R20                  IBUF (Prop_ibuf_I_O)         0.826     0.826 r  inc_pc_IBUF_inst/O
                         net (fo=1, routed)           1.049     1.875    U4/inc_pc_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     1.928 r  U4/PC[7]_i_1/O
                         net (fo=8, routed)           0.711     2.639    U4/PC[7]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  U4/PC_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.927%)  route 0.139ns (52.073%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  U4/PC_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U4/PC_reg[0]/Q
                         net (fo=7, routed)           0.139     0.239    U4/Q[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.028     0.267 r  U4/PC[3]_i_1/O
                         net (fo=1, routed)           0.000     0.267    U4/p_0_in[3]
    SLICE_X1Y10          FDRE                                         r  U4/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/PC_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  U4/PC_reg[5]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U4/PC_reg[5]/Q
                         net (fo=3, routed)           0.141     0.241    U4/PC_reg[5]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.028     0.269 r  U4/PC[5]_i_1/O
                         net (fo=1, routed)           0.000     0.269    U4/p_0_in[5]
    SLICE_X1Y11          FDRE                                         r  U4/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/PC_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.129ns (46.062%)  route 0.151ns (53.938%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  U4/PC_reg[2]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U4/PC_reg[2]/Q
                         net (fo=5, routed)           0.151     0.251    U4/PC_reg[2]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.029     0.280 r  U4/PC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    U4/p_0_in[2]
    SLICE_X1Y10          FDRE                                         r  U4/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.046%)  route 0.192ns (59.954%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  U4/PC_reg[7]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U4/PC_reg[7]/Q
                         net (fo=2, routed)           0.192     0.292    U4/PC_reg[7]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.028     0.320 r  U4/PC[7]_i_2/O
                         net (fo=1, routed)           0.000     0.320    U4/p_0_in[7]
    SLICE_X1Y10          FDRE                                         r  U4/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.128ns (38.934%)  route 0.201ns (61.066%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  U4/PC_reg[6]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U4/PC_reg[6]/Q
                         net (fo=3, routed)           0.201     0.301    U4/PC_reg[6]
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.028     0.329 r  U4/PC[6]_i_1/O
                         net (fo=1, routed)           0.000     0.329    U4/p_0_in[6]
    SLICE_X1Y10          FDRE                                         r  U4/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.790%)  route 0.202ns (61.210%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  U4/PC_reg[1]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U4/PC_reg[1]/Q
                         net (fo=6, routed)           0.202     0.302    U4/PC_reg[1]
    SLICE_X1Y9           LUT4 (Prop_lut4_I3_O)        0.028     0.330 r  U4/PC[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    U4/p_0_in[1]
    SLICE_X1Y9           FDRE                                         r  U4/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/PC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.781%)  route 0.202ns (61.219%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  U4/PC_reg[4]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U4/PC_reg[4]/Q
                         net (fo=4, routed)           0.202     0.302    U4/PC_reg[4]
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.028     0.330 r  U4/PC[4]_i_1/O
                         net (fo=1, routed)           0.000     0.330    U4/p_0_in[4]
    SLICE_X1Y11          FDRE                                         r  U4/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/PC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.128ns (37.618%)  route 0.212ns (62.382%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  U4/PC_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.100     0.100 f  U4/PC_reg[0]/Q
                         net (fo=7, routed)           0.212     0.312    U2/Q[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.028     0.340 r  U2/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    U4/D[0]
    SLICE_X1Y9           FDRE                                         r  U4/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            U2/buf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.073ns (21.128%)  route 0.274ns (78.872%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  data[3] (INOUT)
                         net (fo=0)                   0.000     0.000    data[3]
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.274     0.347    U2/MAR_reg[7][3]
    SLICE_X0Y11          LDCE                                         r  U2/buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[4]
                            (input port)
  Destination:            U2/buf_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.079ns (22.600%)  route 0.271ns (77.400%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  data[4] (INOUT)
                         net (fo=0)                   0.000     0.000    data[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  data_IBUF[4]_inst/O
                         net (fo=1, routed)           0.271     0.350    U2/MAR_reg[7][4]
    SLICE_X1Y12          LDCE                                         r  U2/buf_reg[4]/D
  -------------------------------------------------------------------    -------------------





