{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713999896861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 18:04:56 2024 " "Processing started: Wed Apr 24 18:04:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713999896861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713999896861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713999896862 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713999897633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713999898332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713999898332 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713999898353 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713999898353 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713999899763 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1713999900903 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713999901421 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713999901448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713999902484 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713999902484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.191 " "Worst-case setup slack is -1.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191             -67.507 iCLK  " "   -1.191             -67.507 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999902488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 iCLK  " "    0.409               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999902677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713999902686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713999902694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.695 " "Worst-case minimum pulse width slack is 9.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 iCLK  " "    9.695               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999902723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999902723 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.191 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.191" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999903614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.191 (VIOLATED) " "Path #1: Setup slack is -1.191 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:PC\|s_Q\[2\] " "To Node      : pc_dffg:PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      3.099  R        clock network delay " "     3.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.331      0.232     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "     3.331      0.232     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.331      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:0:dffg_instance\|s_Q\|q " "     3.331      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:0:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.390 FF    IC  forwarding\|o_RSmux~2\|datab " "     3.721      0.390 FF    IC  forwarding\|o_RSmux~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.089      0.368 FF  CELL  forwarding\|o_RSmux~2\|combout " "     4.089      0.368 FF  CELL  forwarding\|o_RSmux~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.517      0.428 FF    IC  forwarding\|o_RSmux~3\|dataa " "     4.517      0.428 FF    IC  forwarding\|o_RSmux~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.917      0.400 FF  CELL  forwarding\|o_RSmux~3\|combout " "     4.917      0.400 FF  CELL  forwarding\|o_RSmux~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.166      0.249 FF    IC  forwarding\|o_RSmux~6\|datad " "     5.166      0.249 FF    IC  forwarding\|o_RSmux~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.291      0.125 FF  CELL  forwarding\|o_RSmux~6\|combout " "     5.291      0.125 FF  CELL  forwarding\|o_RSmux~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.105      0.814 FF    IC  Mux100~5\|datac " "     6.105      0.814 FF    IC  Mux100~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.386      0.281 FF  CELL  Mux100~5\|combout " "     6.386      0.281 FF  CELL  Mux100~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.637      0.251 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|datad " "     6.637      0.251 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.762      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|combout " "     6.762      0.125 FF  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.475      0.713 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|datab " "     7.475      0.713 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.916      0.441 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|combout " "     7.916      0.441 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.140      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datac " "     8.140      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.427      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout " "     8.427      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.655      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datad " "     8.655      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.810      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout " "     8.810      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.037      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad " "     9.037      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.192      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout " "     9.192      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.417      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad " "     9.417      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.572      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout " "     9.572      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.802      0.230 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad " "     9.802      0.230 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.957      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout " "     9.957      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.186      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datad " "    10.186      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.341      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout " "    10.341      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.569      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad " "    10.569      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.724      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout " "    10.724      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.951      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad " "    10.951      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.106      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout " "    11.106      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.333      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datad " "    11.333      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.488      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout " "    11.488      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.916      0.428 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad " "    11.916      0.428 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.071      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout " "    12.071      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.298      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad " "    12.298      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.453      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout " "    12.453      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.678      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac " "    12.678      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.965      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout " "    12.965      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.194      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad " "    13.194      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.349      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout " "    13.349      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.576      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad " "    13.576      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout " "    13.731      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.959      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad " "    13.959      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.114      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout " "    14.114      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.343      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad " "    14.343      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.498      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout " "    14.498      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.724      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad " "    14.724      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.879      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout " "    14.879      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.104      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datac " "    15.104      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.391      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout " "    15.391      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.618      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad " "    15.618      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.773      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout " "    15.773      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.001      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad " "    16.001      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.156      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout " "    16.156      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.380      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datac " "    16.380      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.667      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout " "    16.667      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.894      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad " "    16.894      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.049      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout " "    17.049      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.276      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datac " "    17.276      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.563      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout " "    17.563      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.815      0.252 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac " "    17.815      0.252 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.102      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout " "    18.102      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.331      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad " "    18.331      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.486      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout " "    18.486      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.903      0.417 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad " "    18.903      0.417 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.058      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout " "    19.058      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.286      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad " "    19.286      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.441      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout " "    19.441      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.675      0.234 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad " "    19.675      0.234 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.830      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout " "    19.830      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.052      0.222 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad " "    20.052      0.222 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.207      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout " "    20.207      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.412      0.205 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad " "    20.412      0.205 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.567      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout " "    20.567      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.772      0.205 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|datad " "    20.772      0.205 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.927      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|combout " "    20.927      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.156      0.229 RR    IC  ALUObject\|Equal0~2\|datad " "    21.156      0.229 RR    IC  ALUObject\|Equal0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.295      0.139 RF  CELL  ALUObject\|Equal0~2\|combout " "    21.295      0.139 RF  CELL  ALUObject\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.529      0.234 FF    IC  ALUObject\|Equal0~17\|datac " "    21.529      0.234 FF    IC  ALUObject\|Equal0~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.810      0.281 FF  CELL  ALUObject\|Equal0~17\|combout " "    21.810      0.281 FF  CELL  ALUObject\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.073      0.263 FF    IC  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|datad " "    22.073      0.263 FF    IC  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.198      0.125 FF  CELL  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|combout " "    22.198      0.125 FF  CELL  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.980      1.782 FF    IC  Mux29~0\|datad " "    23.980      1.782 FF    IC  Mux29~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.130      0.150 FR  CELL  Mux29~0\|combout " "    24.130      0.150 FR  CELL  Mux29~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.334      0.204 RR    IC  Mux29~1\|datad " "    24.334      0.204 RR    IC  Mux29~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.473      0.139 RF  CELL  Mux29~1\|combout " "    24.473      0.139 RF  CELL  Mux29~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.473      0.000 FF    IC  PC\|s_Q\[2\]\|d " "    24.473      0.000 FF    IC  PC\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.577      0.104 FF  CELL  pc_dffg:PC\|s_Q\[2\] " "    24.577      0.104 FF  CELL  pc_dffg:PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.380      3.380  R        clock network delay " "    23.380      3.380  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.388      0.008           clock pessimism removed " "    23.388      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.368     -0.020           clock uncertainty " "    23.368     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.386      0.018     uTsu  pc_dffg:PC\|s_Q\[2\] " "    23.386      0.018     uTsu  pc_dffg:PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.577 " "Data Arrival Time  :    24.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.386 " "Data Required Time :    23.386" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.191 (VIOLATED) " "Slack              :    -1.191 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999903614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.409 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999903844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.409  " "Path #1: Hold slack is 0.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "From Node    : ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "To Node      : EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.425      3.425  R        clock network delay " "     3.425      3.425  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.232     uTco  ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     3.657      0.232     uTco  ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.000 RR  CELL  IID_EX\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|q " "     3.657      0.000 RR  CELL  IID_EX\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.902      0.245 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|datad " "     3.902      0.245 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      0.149 RR  CELL  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|combout " "     4.051      0.149 RR  CELL  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.051      0.000 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|d " "     4.051      0.000 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.120      0.069 RR  CELL  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     4.120      0.069 RR  CELL  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      3.557  R        clock network delay " "     3.557      3.557  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525     -0.032           clock pessimism removed " "     3.525     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.000           clock uncertainty " "     3.525      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.711      0.186      uTh  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     3.711      0.186      uTh  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.120 " "Data Arrival Time  :     4.120" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.711 " "Data Required Time :     3.711" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.409  " "Slack              :     0.409 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999903844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999903844 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713999903845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713999903923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713999906677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.476 " "Worst-case setup slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999908892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999908892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 iCLK  " "    0.476               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999908892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999908892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999909074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999909074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 iCLK  " "    0.378               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999909074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999909074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713999909078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713999909083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.730 " "Worst-case minimum pulse width slack is 9.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999909111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999909111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 iCLK  " "    9.730               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999909111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999909111 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.476 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999910024 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.476  " "Path #1: Setup slack is 0.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:1:dffg_instance\|s_Q " "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:1:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_dffg:PC\|s_Q\[2\] " "To Node      : pc_dffg:PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.816      2.816  R        clock network delay " "     2.816      2.816  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      0.213     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:1:dffg_instance\|s_Q " "     3.029      0.213     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:1:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.029      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:1:dffg_instance\|s_Q\|q " "     3.029      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:1:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.387      0.358 FF    IC  forwarding\|o_RSmux~2\|dataa " "     3.387      0.358 FF    IC  forwarding\|o_RSmux~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.369 FR  CELL  forwarding\|o_RSmux~2\|combout " "     3.756      0.369 FR  CELL  forwarding\|o_RSmux~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.142      0.386 RR    IC  forwarding\|o_RSmux~3\|dataa " "     4.142      0.386 RR    IC  forwarding\|o_RSmux~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.346 RR  CELL  forwarding\|o_RSmux~3\|combout " "     4.488      0.346 RR  CELL  forwarding\|o_RSmux~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.697      0.209 RR    IC  forwarding\|o_RSmux~6\|datad " "     4.697      0.209 RR    IC  forwarding\|o_RSmux~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.841      0.144 RR  CELL  forwarding\|o_RSmux~6\|combout " "     4.841      0.144 RR  CELL  forwarding\|o_RSmux~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.588      0.747 RR    IC  Mux100~5\|datac " "     5.588      0.747 RR    IC  Mux100~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.851      0.263 RR  CELL  Mux100~5\|combout " "     5.851      0.263 RR  CELL  Mux100~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.061      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|datad " "     6.061      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.205      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|combout " "     6.205      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.876      0.671 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|datab " "     6.876      0.671 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.207      0.331 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|combout " "     7.207      0.331 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i0_adder_1\|o_C~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.413      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datac " "     7.413      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.678      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout " "     7.678      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.888      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datad " "     7.888      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.032      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout " "     8.032      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.241      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad " "     8.241      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.385      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout " "     8.385      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.593      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad " "     8.593      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.737      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout " "     8.737      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.949      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad " "     8.949      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.093      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout " "     9.093      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.304      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datad " "     9.304      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.448      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout " "     9.448      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad " "     9.658      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.802      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout " "     9.802      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.011      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad " "    10.011      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.155      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout " "    10.155      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.364      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datad " "    10.364      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.508      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout " "    10.508      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.912      0.404 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad " "    10.912      0.404 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.056      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout " "    11.056      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.266      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad " "    11.266      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.410      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout " "    11.410      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.617      0.207 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac " "    11.617      0.207 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.882      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout " "    11.882      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.093      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad " "    12.093      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.237      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout " "    12.237      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.447      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad " "    12.447      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.591      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout " "    12.591      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.801      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad " "    12.801      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.945      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout " "    12.945      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.156      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad " "    13.156      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.300      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout " "    13.300      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.508      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad " "    13.508      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.652      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout " "    13.652      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.859      0.207 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datac " "    13.859      0.207 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.124      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout " "    14.124      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.333      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad " "    14.333      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.477      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout " "    14.477      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.687      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad " "    14.687      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.831      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout " "    14.831      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.037      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datac " "    15.037      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.302      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout " "    15.302      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.511      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad " "    15.511      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.655      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout " "    15.655      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.864      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datac " "    15.864      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.129      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout " "    16.129      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.358      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac " "    16.358      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.623      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout " "    16.623      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.834      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad " "    16.834      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.978      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout " "    16.978      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.372      0.394 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad " "    17.372      0.394 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.516      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout " "    17.516      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.726      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad " "    17.726      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.870      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout " "    17.870      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.085      0.215 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad " "    18.085      0.215 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.229      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout " "    18.229      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.433      0.204 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad " "    18.433      0.204 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.577      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout " "    18.577      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.766      0.189 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad " "    18.766      0.189 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.910      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout " "    18.910      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.099      0.189 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|datad " "    19.099      0.189 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.243      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|combout " "    19.243      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|i2_adder_1\|o_S~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.454      0.211 RR    IC  ALUObject\|Equal0~2\|datad " "    19.454      0.211 RR    IC  ALUObject\|Equal0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.579      0.125 RF  CELL  ALUObject\|Equal0~2\|combout " "    19.579      0.125 RF  CELL  ALUObject\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.793      0.214 FF    IC  ALUObject\|Equal0~17\|datac " "    19.793      0.214 FF    IC  ALUObject\|Equal0~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.045      0.252 FF  CELL  ALUObject\|Equal0~17\|combout " "    20.045      0.252 FF  CELL  ALUObject\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.284      0.239 FF    IC  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|datad " "    20.284      0.239 FF    IC  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.418      0.134 FR  CELL  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|combout " "    20.418      0.134 FR  CELL  iControl\|o_ctrl_Q.pc_sel\[0\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.049      1.631 RR    IC  Mux29~0\|datad " "    22.049      1.631 RR    IC  Mux29~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.193      0.144 RR  CELL  Mux29~0\|combout " "    22.193      0.144 RR  CELL  Mux29~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.381      0.188 RR    IC  Mux29~1\|datad " "    22.381      0.188 RR    IC  Mux29~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.525      0.144 RR  CELL  Mux29~1\|combout " "    22.525      0.144 RR  CELL  Mux29~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.525      0.000 RR    IC  PC\|s_Q\[2\]\|d " "    22.525      0.000 RR    IC  PC\|s_Q\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.605      0.080 RR  CELL  pc_dffg:PC\|s_Q\[2\] " "    22.605      0.080 RR  CELL  pc_dffg:PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.075      3.075  R        clock network delay " "    23.075      3.075  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.082      0.007           clock pessimism removed " "    23.082      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.062     -0.020           clock uncertainty " "    23.062     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.081      0.019     uTsu  pc_dffg:PC\|s_Q\[2\] " "    23.081      0.019     uTsu  pc_dffg:PC\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.605 " "Data Arrival Time  :    22.605" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.081 " "Data Required Time :    23.081" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.476  " "Slack              :     0.476 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910024 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999910024 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999910254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "From Node    : ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "To Node      : EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.117      3.117  R        clock network delay " "     3.117      3.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.213     uTco  ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     3.330      0.213     uTco  ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      0.000 RR  CELL  IID_EX\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|q " "     3.330      0.000 RR  CELL  IID_EX\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.225 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|datad " "     3.555      0.225 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.694      0.139 RR  CELL  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|combout " "     3.694      0.139 RR  CELL  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.694      0.000 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|d " "     3.694      0.000 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.062 RR  CELL  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     3.756      0.062 RR  CELL  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      3.235  R        clock network delay " "     3.235      3.235  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207     -0.028           clock pessimism removed " "     3.207     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000           clock uncertainty " "     3.207      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.171      uTh  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     3.378      0.171      uTh  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.756 " "Data Arrival Time  :     3.756" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.378 " "Data Required Time :     3.378" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999910254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999910254 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713999910255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.761 " "Worst-case setup slack is 5.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.761               0.000 iCLK  " "    5.761               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999911428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 iCLK  " "    0.179               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999911612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713999911617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713999911622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.392 " "Worst-case minimum pulse width slack is 9.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.392               0.000 iCLK  " "    9.392               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713999911652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713999911652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.761 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.761" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999912541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.761  " "Path #1: Setup slack is 5.761 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:25:n_dffg_instance\|s_Q\[7\] " "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:25:n_dffg_instance\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:7:dffg_instance\|s_Q " "To Node      : ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:7:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.067      2.067  F        clock network delay " "    12.067      2.067  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.172      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:25:n_dffg_instance\|s_Q\[7\] " "    12.172      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:25:n_dffg_instance\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.172      0.000 FF  CELL  RegFile\|\\n_dffg_instances:25:n_dffg_instance\|s_Q\[7\]\|q " "    12.172      0.000 FF  CELL  RegFile\|\\n_dffg_instances:25:n_dffg_instance\|s_Q\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.350      0.178 FF    IC  IID_EX\|s_Reg2Out\[7\]~634\|datab " "    12.350      0.178 FF    IC  IID_EX\|s_Reg2Out\[7\]~634\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.557      0.207 FF  CELL  IID_EX\|s_Reg2Out\[7\]~634\|combout " "    12.557      0.207 FF  CELL  IID_EX\|s_Reg2Out\[7\]~634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.970      0.413 FF    IC  IID_EX\|s_Reg2Out\[7\]~635\|dataa " "    12.970      0.413 FF    IC  IID_EX\|s_Reg2Out\[7\]~635\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.174      0.204 FF  CELL  IID_EX\|s_Reg2Out\[7\]~635\|combout " "    13.174      0.204 FF  CELL  IID_EX\|s_Reg2Out\[7\]~635\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.688      0.514 FF    IC  IID_EX\|s_Reg2Out\[7\]~638\|datac " "    13.688      0.514 FF    IC  IID_EX\|s_Reg2Out\[7\]~638\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.821      0.133 FF  CELL  IID_EX\|s_Reg2Out\[7\]~638\|combout " "    13.821      0.133 FF  CELL  IID_EX\|s_Reg2Out\[7\]~638\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.954      0.133 FF    IC  IID_EX\|s_Reg2Out\[7\]~641\|datab " "    13.954      0.133 FF    IC  IID_EX\|s_Reg2Out\[7\]~641\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.147      0.193 FF  CELL  IID_EX\|s_Reg2Out\[7\]~641\|combout " "    14.147      0.193 FF  CELL  IID_EX\|s_Reg2Out\[7\]~641\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.547      0.400 FF    IC  IID_EX\|s_Reg2Out\[7\]~802\|datad " "    14.547      0.400 FF    IC  IID_EX\|s_Reg2Out\[7\]~802\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.610      0.063 FF  CELL  IID_EX\|s_Reg2Out\[7\]~802\|combout " "    14.610      0.063 FF  CELL  IID_EX\|s_Reg2Out\[7\]~802\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.721      0.111 FF    IC  IID_EX\|s_Reg2Out\[7\]~642\|datac " "    14.721      0.111 FF    IC  IID_EX\|s_Reg2Out\[7\]~642\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.854      0.133 FF  CELL  IID_EX\|s_Reg2Out\[7\]~642\|combout " "    14.854      0.133 FF  CELL  IID_EX\|s_Reg2Out\[7\]~642\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.727      0.873 FF    IC  IID_EX\|s_Reg2Out\[7\]~643\|datad " "    15.727      0.873 FF    IC  IID_EX\|s_Reg2Out\[7\]~643\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.790      0.063 FF  CELL  IID_EX\|s_Reg2Out\[7\]~643\|combout " "    15.790      0.063 FF  CELL  IID_EX\|s_Reg2Out\[7\]~643\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.790      0.000 FF    IC  IID_EX\|Reg2Out_dffg\|\\dffg_instances:7:dffg_instance\|s_Q\|d " "    15.790      0.000 FF    IC  IID_EX\|Reg2Out_dffg\|\\dffg_instances:7:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.840      0.050 FF  CELL  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:7:dffg_instance\|s_Q " "    15.840      0.050 FF  CELL  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:7:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.610      1.610  R        clock network delay " "    21.610      1.610  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.614      0.004           clock pessimism removed " "    21.614      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.594     -0.020           clock uncertainty " "    21.594     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.601      0.007     uTsu  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:7:dffg_instance\|s_Q " "    21.601      0.007     uTsu  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:7:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.840 " "Data Arrival Time  :    15.840" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.601 " "Data Required Time :    21.601" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.761  " "Slack              :     5.761 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912541 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999912541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.179 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.179" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999912767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.179  " "Path #1: Hold slack is 0.179 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "From Node    : ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "To Node      : EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      1.812  R        clock network delay " "     1.812      1.812  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.917      0.105     uTco  ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     1.917      0.105     uTco  ID_EX:IID_EX\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.917      0.000 RR  CELL  IID_EX\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|q " "     1.917      0.000 RR  CELL  IID_EX\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.030      0.113 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|datad " "     2.030      0.113 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.095      0.065 RR  CELL  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|combout " "     2.095      0.065 RR  CELL  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.095      0.000 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|d " "     2.095      0.000 RR    IC  IEX_MEM\|WBControl_dffg\|s_Q.reg_wr_sel\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.126      0.031 RR  CELL  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     2.126      0.031 RR  CELL  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.883      1.883  R        clock network delay " "     1.883      1.883  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.863     -0.020           clock pessimism removed " "     1.863     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.863      0.000           clock uncertainty " "     1.863      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.947      0.084      uTh  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\] " "     1.947      0.084      uTh  EX_MEM:IEX_MEM\|wb_dffg:WBControl_dffg\|s_Q.reg_wr_sel\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.126 " "Data Arrival Time  :     2.126" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.947 " "Data Required Time :     1.947" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.179  " "Slack              :     0.179 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713999912767 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713999912767 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713999914178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713999915290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1836 " "Peak virtual memory: 1836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713999915543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 18:05:15 2024 " "Processing ended: Wed Apr 24 18:05:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713999915543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713999915543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713999915543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713999915543 ""}
