ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/AES_Custom_VHDL_1.0/hdl/AES_Custom_VHDL_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] AES_Custom_VHDL_v1_0_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
