MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axi_register_slice_v2_1_20_axi_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" 1265  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_mmu_v2_1_18_top."
MESSAGE "$root top modules: axi_mmu_v2_1_18_top."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
