<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3-4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bistable.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bistable.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bistable.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bistable.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bistable.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bistable.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bistable.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bistable.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bistable_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bistable_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bistable_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bistable_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="d_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="d_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="d_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="d_latch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_latch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="d_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="d_latch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="d_latch_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_latch_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="d_latch_beh.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="d_latch_beh.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="d_latch_beh.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="d_latch_beh.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_latch_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_latch_beh.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="d_latch_beh.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="d_latch_beh.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_latch_beh_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_latch_beh_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_latch_beh_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_latch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_latch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_latch_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="de_latch_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="de_latch_beh.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="de_latch_beh.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="de_latch_beh.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="de_latch_beh.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="de_latch_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="de_latch_beh.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="de_latch_beh.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="de_latch_beh.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="de_latch_beh_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="de_latch_beh_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="de_latch_beh_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dec_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dec_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dec_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dec_latch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dec_latch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dec_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dec_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dec_latch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dec_latch_TB_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dec_latch_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dec_latch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dec_latch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dec_latch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dep_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dep_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dep_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dep_latch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dep_latch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dep_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dep_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dep_latch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dep_latch_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dep_latch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dep_latch_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fd_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fd_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fd_master_slave.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fd_master_slave.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fd_master_slave.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fd_master_slave.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fd_master_slave.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fd_master_slave.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fd_master_slave.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fd_master_slave.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fd_master_slave_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fd_master_slave_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fd_master_slave_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fd_master_slave_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fdc_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fdc_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fdcpe.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fdcpe.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fdcpe.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fdcpe.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fdcpe.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fdcpe.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fdcpe.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fdcpe.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fdcpe_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fdcpe_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fdcpe_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fdcpe_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fde_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fde_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fde_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fdp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fdp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fdp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fdp.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fdp.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fdp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fdp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fdp.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fdp_TB_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fdp_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fdp_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fdp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ffdcpe.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ffdcpe.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ffdcpe.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fjk.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fjk.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fjk.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fjk.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fjk.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fjk.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fjk.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fjk.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fjk_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fjk_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fjk_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fjk_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="frs_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="frs_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ft_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ft_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ft_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ft_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rs_latch_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch_beh.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch_beh.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch_beh.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch_beh.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch_beh.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch_beh.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch_beh.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_beh_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_beh_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_beh_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_envsettings.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch_param.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch_param.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch_param.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch_param.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_param.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch_param.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch_param.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch_param.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_param_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_param_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_param_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rs_latch_struct.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rs_latch_struct.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rs_latch_struct.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rs_latch_struct.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rs_latch_struct.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rs_latch_struct.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rs_latch_struct.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rs_latch_struct.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_struct_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_struct_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rs_latch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rs_latch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573123650" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573123650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405969" xil_pn:in_ck="5218038120124553733" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573405969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bistable.vhd"/>
      <outfile xil_pn:name="bistable_TB.vhd"/>
      <outfile xil_pn:name="d_latch.vhd"/>
      <outfile xil_pn:name="d_latch_TB.vhd"/>
      <outfile xil_pn:name="d_latch_beh.vhd"/>
      <outfile xil_pn:name="d_latch_param.vhd"/>
      <outfile xil_pn:name="d_latch_struct.vhd"/>
      <outfile xil_pn:name="de_latch.vhd"/>
      <outfile xil_pn:name="de_latch_TB.vhd"/>
      <outfile xil_pn:name="de_latch_beh.vhd"/>
      <outfile xil_pn:name="de_latch_param.vhd"/>
      <outfile xil_pn:name="de_latch_struct.vhd"/>
      <outfile xil_pn:name="dec_latch.vhd"/>
      <outfile xil_pn:name="dec_latch_TB.vhd"/>
      <outfile xil_pn:name="dep_latch.vhd"/>
      <outfile xil_pn:name="dep_latch_TB.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="fd_TB.vhd"/>
      <outfile xil_pn:name="fd_master_slave.vhd"/>
      <outfile xil_pn:name="fd_master_slave_TB.vhd"/>
      <outfile xil_pn:name="fdc.vhd"/>
      <outfile xil_pn:name="fdc_TB.vhd"/>
      <outfile xil_pn:name="fdcpe.vhd"/>
      <outfile xil_pn:name="fdcpe_TB.vhd"/>
      <outfile xil_pn:name="fde.vhd"/>
      <outfile xil_pn:name="fde_TB.vhd"/>
      <outfile xil_pn:name="fdp.vhd"/>
      <outfile xil_pn:name="fdp_TB.vhd"/>
      <outfile xil_pn:name="fjk.vhd"/>
      <outfile xil_pn:name="fjk_TB.vhd"/>
      <outfile xil_pn:name="frs.vhd"/>
      <outfile xil_pn:name="frs_TB.vhd"/>
      <outfile xil_pn:name="ft_TB.vhd"/>
      <outfile xil_pn:name="ftc.vhd"/>
      <outfile xil_pn:name="invert.vhd"/>
      <outfile xil_pn:name="nor_el.vhd"/>
      <outfile xil_pn:name="not_el.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_TB.vhd"/>
      <outfile xil_pn:name="rs_latch_beh.vhd"/>
      <outfile xil_pn:name="rs_latch_param.vhd"/>
      <outfile xil_pn:name="rs_latch_struct.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573405692" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1028558946516968401" xil_pn:start_ts="1573405692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573405692" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4493200895558873581" xil_pn:start_ts="1573405692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573404677" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2007361158962544061" xil_pn:start_ts="1573404677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1573405969" xil_pn:in_ck="5218038120124553733" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573405969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="bistable.vhd"/>
      <outfile xil_pn:name="bistable_TB.vhd"/>
      <outfile xil_pn:name="d_latch.vhd"/>
      <outfile xil_pn:name="d_latch_TB.vhd"/>
      <outfile xil_pn:name="d_latch_beh.vhd"/>
      <outfile xil_pn:name="d_latch_param.vhd"/>
      <outfile xil_pn:name="d_latch_struct.vhd"/>
      <outfile xil_pn:name="de_latch.vhd"/>
      <outfile xil_pn:name="de_latch_TB.vhd"/>
      <outfile xil_pn:name="de_latch_beh.vhd"/>
      <outfile xil_pn:name="de_latch_param.vhd"/>
      <outfile xil_pn:name="de_latch_struct.vhd"/>
      <outfile xil_pn:name="dec_latch.vhd"/>
      <outfile xil_pn:name="dec_latch_TB.vhd"/>
      <outfile xil_pn:name="dep_latch.vhd"/>
      <outfile xil_pn:name="dep_latch_TB.vhd"/>
      <outfile xil_pn:name="dff.vhd"/>
      <outfile xil_pn:name="fd_TB.vhd"/>
      <outfile xil_pn:name="fd_master_slave.vhd"/>
      <outfile xil_pn:name="fd_master_slave_TB.vhd"/>
      <outfile xil_pn:name="fdc.vhd"/>
      <outfile xil_pn:name="fdc_TB.vhd"/>
      <outfile xil_pn:name="fdcpe.vhd"/>
      <outfile xil_pn:name="fdcpe_TB.vhd"/>
      <outfile xil_pn:name="fde.vhd"/>
      <outfile xil_pn:name="fde_TB.vhd"/>
      <outfile xil_pn:name="fdp.vhd"/>
      <outfile xil_pn:name="fdp_TB.vhd"/>
      <outfile xil_pn:name="fjk.vhd"/>
      <outfile xil_pn:name="fjk_TB.vhd"/>
      <outfile xil_pn:name="frs.vhd"/>
      <outfile xil_pn:name="frs_TB.vhd"/>
      <outfile xil_pn:name="ft_TB.vhd"/>
      <outfile xil_pn:name="ftc.vhd"/>
      <outfile xil_pn:name="invert.vhd"/>
      <outfile xil_pn:name="nor_el.vhd"/>
      <outfile xil_pn:name="not_el.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="rs_latch_TB.vhd"/>
      <outfile xil_pn:name="rs_latch_beh.vhd"/>
      <outfile xil_pn:name="rs_latch_param.vhd"/>
      <outfile xil_pn:name="rs_latch_struct.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1573405972" xil_pn:in_ck="5218038120124553733" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9214938437432254828" xil_pn:start_ts="1573405969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ft_TB_beh.prj"/>
      <outfile xil_pn:name="ft_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573405972" xil_pn:in_ck="3136203080686082113" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1792662479185201239" xil_pn:start_ts="1573405972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ft_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1573398990" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573398990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
