

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 15:06:34 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       no_directive
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    11.719|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76609|  76609|  76609|  76609|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  76608|  76608|      2394|          -|          -|    32|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    339|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    113|    -|
|Register         |        -|      -|     152|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     218|    691|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_298_p2     |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_227_p2     |     +    |      0|  0|  15|           8|           4|
    |add_ln28_1_fu_378_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_361_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_326_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_308_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_259_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_213_p2            |     +    |      0|  0|  15|           6|           1|
    |i_fu_289_p2            |     +    |      0|  0|  15|           5|           5|
    |j_fu_352_p2            |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_346_p2          |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_283_p2          |     +    |      0|  0|  10|           2|           1|
    |r_fu_239_p2            |     +    |      0|  0|  13|           4|           1|
    |and_ln28_1_fu_466_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_460_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_207_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln13_fu_233_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_253_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_277_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_340_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_430_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_442_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_448_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_424_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_454_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_436_p2      |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_472_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 339|         174|         133|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  41|          8|    1|          8|
    |c_0_reg_142      |   9|          2|    4|          8|
    |f_0_reg_108      |   9|          2|    6|         12|
    |max_0_reg_154    |   9|          2|   32|         64|
    |max_1_reg_178    |   9|          2|   32|         64|
    |mpc_0_reg_190    |   9|          2|    2|          4|
    |mpr_0_reg_167    |   9|          2|    2|          4|
    |phi_mul_reg_130  |   9|          2|    8|         16|
    |r_0_reg_119      |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 113|         24|   91|        188|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_498     |   8|   0|    8|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |c_0_reg_142          |   4|   0|    4|          0|
    |c_reg_519            |   4|   0|    4|          0|
    |f_0_reg_108          |   6|   0|    6|          0|
    |f_reg_483            |   6|   0|    6|          0|
    |max_0_reg_154        |  32|   0|   32|          0|
    |max_1_reg_178        |  32|   0|   32|          0|
    |mpc_0_reg_190        |   2|   0|    2|          0|
    |mpc_reg_545          |   2|   0|    2|          0|
    |mpr_0_reg_167        |   2|   0|    2|          0|
    |mpr_reg_532          |   2|   0|    2|          0|
    |mul_ln28_reg_537     |   9|   0|   10|          1|
    |phi_mul_reg_130      |   8|   0|    8|          0|
    |r_0_reg_119          |   4|   0|    4|          0|
    |r_reg_506            |   4|   0|    4|          0|
    |shl_ln1_reg_524      |   4|   0|    5|          1|
    |shl_ln_reg_511       |   4|   0|    5|          1|
    |zext_ln13_1_reg_493  |   6|   0|   14|          8|
    |zext_ln13_reg_488    |   6|   0|   16|         10|
    +---------------------+----+----+-----+-----------+
    |Total                | 152|   0|  173|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

