# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux2_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {mux2_6_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:44 on Aug 22,2023
# vcom -reportprogress 300 -93 -work work mux2_6_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity mux2
# -- Compiling architecture structure of mux2
# End time: 14:47:46 on Aug 22,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Documentos/CircuitosLogicosll/mux2/Testbenches {D:/Documentos/CircuitosLogicosll/mux2/Testbenches/mux2_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:46 on Aug 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documentos/CircuitosLogicosll/mux2/Testbenches" D:/Documentos/CircuitosLogicosll/mux2/Testbenches/mux2_tb.sv 
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# End time: 14:47:46 on Aug 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=mux2_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc" mux2_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /dut=mux2_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" mux2_tb 
# Start time: 14:47:46 on Aug 22,2023
# Loading sv_std.std
# Loading work.mux2_tb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.mux2(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from mux2_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from mux2_6_1200mv_85c_vhd_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux2_tb File: D:/Documentos/CircuitosLogicosll/mux2/Testbenches/mux2_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |Entrada1 | Entrada2  | S |  Saida(y) |
#  ------------------------------------- 
# | 0000 |     1111 |     0  |   0000 |
# | 0001 |     1110 |     1  |   1110 |
# | 0010 |     1101 |     0  |   0010 |
# | 0011 |     1100 |     1  |   1100 |
# | 0100 |     1011 |     0  |   0100 |
# | 0101 |     1010 |     1  |   1010 |
# | 0110 |     1001 |     0  |   0110 |
# | 0111 |     1000 |     1  |   1000 |
# | 1000 |     0111 |     0  |   1000 |
# | 1001 |     0110 |     1  |   0110 |
# | 1010 |     0101 |     0  |   1010 |
# | 1011 |     0100 |     1  |   0100 |
# | 1100 |     0011 |     0  |   1100 |
# | 1101 |     0010 |     1  |   0010 |
# | 1110 |     0001 |     0  |   1110 |
# | 1111 |     0000 |     1  |   0000 |
# Testes Efetuados = 16
# Erros encontrados = 0
# ** Note: $stop    : D:/Documentos/CircuitosLogicosll/mux2/Testbenches/mux2_tb.sv(75)
#    Time: 340 ns  Iteration: 0  Instance: /mux2_tb
# Break in Module mux2_tb at D:/Documentos/CircuitosLogicosll/mux2/Testbenches/mux2_tb.sv line 75
# Saving layout as "Wavess"
# End time: 15:03:32 on Aug 22,2023, Elapsed time: 0:15:46
# Errors: 0, Warnings: 0
