# JK-Flip Flop VHDL
I chose a JK-Flip Flop for my VHDL model, this is basically a gated SR Flip-Flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1".

![sequential-seq13](https://user-images.githubusercontent.com/45151020/134787227-abf05ceb-cdbf-40e0-a5de-08cb5e01c444.gif)

Terminal:
![Screenshot from 2021-09-25 17-44-28](https://user-images.githubusercontent.com/45151020/135654679-0f83b772-66b2-4f71-a96e-7fcae1686a1a.png)


GTKWave:
![Screenshot from 2021-09-25 17-43-22](https://user-images.githubusercontent.com/45151020/135654659-7634a3af-706c-4a6f-b5c6-a15e6623480c.png)
