{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417657182174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417657182174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 18:39:42 2014 " "Processing started: Wed Dec 03 18:39:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417657182174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417657182174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GuessGame -c GuessGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off GuessGame -c GuessGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417657182174 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417657182411 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GuessGame.v(216) " "Verilog HDL warning at GuessGame.v(216): extended using \"x\" or \"z\"" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 216 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417657182442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GuessGame.v(40) " "Verilog HDL information at GuessGame.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417657182442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G1 g1 GuessGame.v(6) " "Verilog HDL Declaration information at GuessGame.v(6): object \"G1\" differs only in case from object \"g1\" in the same scope" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417657182442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G2 g2 GuessGame.v(6) " "Verilog HDL Declaration information at GuessGame.v(6): object \"G2\" differs only in case from object \"g2\" in the same scope" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417657182442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G3 g3 GuessGame.v(6) " "Verilog HDL Declaration information at GuessGame.v(6): object \"G3\" differs only in case from object \"g3\" in the same scope" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417657182442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Digit1 digit1 GuessGame.v(4) " "Verilog HDL Declaration information at GuessGame.v(4): object \"Digit1\" differs only in case from object \"digit1\" in the same scope" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417657182442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Digit2 digit2 GuessGame.v(4) " "Verilog HDL Declaration information at GuessGame.v(4): object \"Digit2\" differs only in case from object \"digit2\" in the same scope" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417657182442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Digit3 digit3 GuessGame.v(4) " "Verilog HDL Declaration information at GuessGame.v(4): object \"Digit3\" differs only in case from object \"digit3\" in the same scope" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417657182458 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GuessGame.v(232) " "Verilog HDL information at GuessGame.v(232): always construct contains both blocking and non-blocking assignments" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 232 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417657182458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "GuessGame.v(291) " "Verilog HDL warning at GuessGame.v(291): extended using \"x\" or \"z\"" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 291 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417657182458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guessgame.v 4 4 " "Found 4 design units, including 4 entities, in source file guessgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 GuessGame " "Found entity 1: GuessGame" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417657182458 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDcount " "Found entity 2: BCDcount" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417657182458 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg7 " "Found entity 3: seg7" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417657182458 ""} { "Info" "ISGN_ENTITY_NAME" "4 guessSet " "Found entity 4: guessSet" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417657182458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417657182458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GuessGame " "Elaborating entity \"GuessGame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417657182474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GuessGame.v(183) " "Verilog HDL assignment warning at GuessGame.v(183): truncated value with size 32 to match size of target (4)" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417657182474 "|GuessGame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount BCDcount:random " "Elaborating entity \"BCDcount\" for hierarchy \"BCDcount:random\"" {  } { { "GuessGame.v" "random" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417657182489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GuessGame.v(258) " "Verilog HDL assignment warning at GuessGame.v(258): truncated value with size 32 to match size of target (4)" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417657182489 "|GuessGame|BCDcount:random"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GuessGame.v(261) " "Verilog HDL assignment warning at GuessGame.v(261): truncated value with size 32 to match size of target (4)" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417657182489 "|GuessGame|BCDcount:random"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GuessGame.v(264) " "Verilog HDL assignment warning at GuessGame.v(264): truncated value with size 32 to match size of target (4)" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417657182489 "|GuessGame|BCDcount:random"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guessSet guessSet:guess1 " "Elaborating entity \"guessSet\" for hierarchy \"guessSet:guess1\"" {  } { { "GuessGame.v" "guess1" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417657182505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GuessGame.v(323) " "Verilog HDL assignment warning at GuessGame.v(323): truncated value with size 32 to match size of target (4)" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417657182505 "|GuessGame|guessSet:guess1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:digit1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:digit1\"" {  } { { "GuessGame.v" "digit1" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417657182505 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "GuessGame.v" "" { Text "C:/altera/13.0sp1/ModuleFourProject/GuessGame.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417657182998 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417657182998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1417657183217 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417657183593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ModuleFourProject/output_files/GuessGame.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ModuleFourProject/output_files/GuessGame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417657183624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417657183699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417657183699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417657183746 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417657183746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417657183746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417657183746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417657183762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 18:39:43 2014 " "Processing ended: Wed Dec 03 18:39:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417657183762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417657183762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417657183762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417657183762 ""}
