# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 12 2024 09:59:44

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
Maximum Operating Frequency is: N/A


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
f2                 f_out               10382       
f1                 f_out               9741        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
f1                 f_out               8742                
f2                 f_out               9424                

 =====================================================================
                    End of Datasheet Report
 #####################################################################

 #####################################################################
                    6::Path Details for DataSheet
 =====================================================================


6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: f_out     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : f_out
Input Port       : f2
Pad to Pad Delay : 10382

Pad to Pad Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
f2                               xor_mixer                  0      0                  RISE  1       
f2_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
f2_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
f2_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
f2_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__13/I                          Odrv4                      0      1420               RISE  1       
I__13/O                          Odrv4                      517    1936               RISE  1       
I__14/I                          LocalMux                   0      1936               RISE  1       
I__14/O                          LocalMux                   486    2422               RISE  1       
I__15/I                          InMux                      0      2422               RISE  1       
I__15/O                          InMux                      382    2805               RISE  1       
f_out_obuf_RNO_LC_1_7_0/in1      LogicCell40_SEQ_MODE_0000  0      2805               RISE  1       
f_out_obuf_RNO_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  589    3394               RISE  1       
I__7/I                           Odrv4                      0      3394               RISE  1       
I__7/O                           Odrv4                      517    3911               RISE  1       
I__8/I                           Span4Mux_s0_h              0      3911               RISE  1       
I__8/O                           Span4Mux_s0_h              217    4128               RISE  1       
I__9/I                           LocalMux                   0      4128               RISE  1       
I__9/O                           LocalMux                   486    4614               RISE  1       
I__10/I                          IoInMux                    0      4614               RISE  1       
I__10/O                          IoInMux                    382    4996               RISE  1       
f_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4996               RISE  1       
f_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8294               FALL  1       
f_out_obuf_iopad/DIN             IO_PAD                     0      8294               FALL  1       
f_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   10382              FALL  1       
f_out                            xor_mixer                  0      10382              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : f_out
Input Port       : f1
Pad to Pad Delay : 9741

Pad to Pad Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
f1                               xor_mixer                  0      0                  RISE  1       
f1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
f1_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
f1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
f1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__11/I                          LocalMux                   0      1420               RISE  1       
I__11/O                          LocalMux                   486    1905               RISE  1       
I__12/I                          InMux                      0      1905               RISE  1       
I__12/O                          InMux                      382    2288               RISE  1       
f_out_obuf_RNO_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000  0      2288               RISE  1       
f_out_obuf_RNO_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  465    2753               RISE  1       
I__7/I                           Odrv4                      0      2753               RISE  1       
I__7/O                           Odrv4                      517    3270               RISE  1       
I__8/I                           Span4Mux_s0_h              0      3270               RISE  1       
I__8/O                           Span4Mux_s0_h              217    3487               RISE  1       
I__9/I                           LocalMux                   0      3487               RISE  1       
I__9/O                           LocalMux                   486    3973               RISE  1       
I__10/I                          IoInMux                    0      3973               RISE  1       
I__10/O                          IoInMux                    382    4355               RISE  1       
f_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4355               RISE  1       
f_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   7653               FALL  1       
f_out_obuf_iopad/DIN             IO_PAD                     0      7653               FALL  1       
f_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   9741               FALL  1       
f_out                            xor_mixer                  0      9741               FALL  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: f_out     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : f_out
Input Port       : f1
Pad to Pad Delay : 8742

Pad to Pad Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
f1                               xor_mixer                  0      0                  FALL  1       
f1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
f1_ibuf_iopad/DOUT               IO_PAD                     460    460                FALL  1       
f1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
f1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__11/I                          LocalMux                   0      1142               FALL  1       
I__11/O                          LocalMux                   455    1597               FALL  1       
I__12/I                          InMux                      0      1597               FALL  1       
I__12/O                          InMux                      320    1918               FALL  1       
f_out_obuf_RNO_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000  0      1918               FALL  1       
f_out_obuf_RNO_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  424    2341               FALL  1       
I__7/I                           Odrv4                      0      2341               FALL  1       
I__7/O                           Odrv4                      548    2889               FALL  1       
I__8/I                           Span4Mux_s0_h              0      2889               FALL  1       
I__8/O                           Span4Mux_s0_h              207    3096               FALL  1       
I__9/I                           LocalMux                   0      3096               FALL  1       
I__9/O                           LocalMux                   455    3551               FALL  1       
I__10/I                          IoInMux                    0      3551               FALL  1       
I__10/O                          IoInMux                    320    3871               FALL  1       
f_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3871               FALL  1       
f_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   6828               RISE  1       
f_out_obuf_iopad/DIN             IO_PAD                     0      6828               RISE  1       
f_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8742               RISE  1       
f_out                            xor_mixer                  0      8742               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : f_out
Input Port       : f2
Pad to Pad Delay : 9424

Pad to Pad Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
f2                               xor_mixer                  0      0                  FALL  1       
f2_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
f2_ibuf_iopad/DOUT               IO_PAD                     460    460                FALL  1       
f2_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
f2_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__13/I                          Odrv4                      0      1142               FALL  1       
I__13/O                          Odrv4                      548    1690               FALL  1       
I__14/I                          LocalMux                   0      1690               FALL  1       
I__14/O                          LocalMux                   455    2145               FALL  1       
I__15/I                          InMux                      0      2145               FALL  1       
I__15/O                          InMux                      320    2465               FALL  1       
f_out_obuf_RNO_LC_1_7_0/in1      LogicCell40_SEQ_MODE_0000  0      2465               FALL  1       
f_out_obuf_RNO_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  558    3024               FALL  1       
I__7/I                           Odrv4                      0      3024               FALL  1       
I__7/O                           Odrv4                      548    3571               FALL  1       
I__8/I                           Span4Mux_s0_h              0      3571               FALL  1       
I__8/O                           Span4Mux_s0_h              207    3778               FALL  1       
I__9/I                           LocalMux                   0      3778               FALL  1       
I__9/O                           LocalMux                   455    4233               FALL  1       
I__10/I                          IoInMux                    0      4233               FALL  1       
I__10/O                          IoInMux                    320    4553               FALL  1       
f_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4553               FALL  1       
f_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   7510               RISE  1       
f_out_obuf_iopad/DIN             IO_PAD                     0      7510               RISE  1       
f_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   9424               RISE  1       
f_out                            xor_mixer                  0      9424               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : f1
Path End         : f_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9307
---------------------------------------   ---- 
End-of-path arrival time (ps)             9307
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
f1                               xor_mixer                      0                 0   +INF  RISE       1
f1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
f1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
f1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
f1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__11/I                          LocalMux                       0              1192   +INF  FALL       1
I__11/O                          LocalMux                     455              1647   +INF  FALL       1
I__12/I                          InMux                          0              1647   +INF  FALL       1
I__12/O                          InMux                        320              1968   +INF  FALL       1
f_out_obuf_RNO_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
f_out_obuf_RNO_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__7/I                           Odrv4                          0              2391   +INF  FALL       1
I__7/O                           Odrv4                        548              2939   +INF  FALL       1
I__8/I                           Span4Mux_s0_h                  0              2939   +INF  FALL       1
I__8/O                           Span4Mux_s0_h                207              3146   +INF  FALL       1
I__9/I                           LocalMux                       0              3146   +INF  FALL       1
I__9/O                           LocalMux                     455              3601   +INF  FALL       1
I__10/I                          IoInMux                        0              3601   +INF  FALL       1
I__10/O                          IoInMux                      320              3921   +INF  FALL       1
f_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3921   +INF  FALL       1
f_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              7219   +INF  FALL       1
f_out_obuf_iopad/DIN             IO_PAD                         0              7219   +INF  FALL       1
f_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9307   +INF  FALL       1
f_out                            xor_mixer                      0              9307   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : f1
Path End         : f_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9307
---------------------------------------   ---- 
End-of-path arrival time (ps)             9307
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
f1                               xor_mixer                      0                 0   +INF  RISE       1
f1_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
f1_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
f1_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
f1_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__11/I                          LocalMux                       0              1192   +INF  FALL       1
I__11/O                          LocalMux                     455              1647   +INF  FALL       1
I__12/I                          InMux                          0              1647   +INF  FALL       1
I__12/O                          InMux                        320              1968   +INF  FALL       1
f_out_obuf_RNO_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
f_out_obuf_RNO_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       1
I__7/I                           Odrv4                          0              2391   +INF  FALL       1
I__7/O                           Odrv4                        548              2939   +INF  FALL       1
I__8/I                           Span4Mux_s0_h                  0              2939   +INF  FALL       1
I__8/O                           Span4Mux_s0_h                207              3146   +INF  FALL       1
I__9/I                           LocalMux                       0              3146   +INF  FALL       1
I__9/O                           LocalMux                     455              3601   +INF  FALL       1
I__10/I                          IoInMux                        0              3601   +INF  FALL       1
I__10/O                          IoInMux                      320              3921   +INF  FALL       1
f_out_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3921   +INF  FALL       1
f_out_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              7219   +INF  FALL       1
f_out_obuf_iopad/DIN             IO_PAD                         0              7219   +INF  FALL       1
f_out_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              9307   +INF  FALL       1
f_out                            xor_mixer                      0              9307   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

