Classic Timing Analyzer report for sisau
Wed May 22 11:59:44 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzor_5'
 10. Clock Setup: 'senzon_1'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.471 ns                         ; senzor_4                           ; Logica_miscare:inst6|stanga            ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 31.780 ns                        ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.730 ns                        ; senzor_4                           ; A_IN2_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 14.936 ns                        ; senzor_2                           ; Logica_miscare:inst6|count_ture[2]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 126.57 MHz ( period = 7.901 ns ) ; intarziere_semnal:inst|semnal_out  ; afisare_multiplexata:inst11|digit_2[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 260.89 MHz ( period = 3.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 260.89 MHz ( period = 3.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 260.89 MHz ( period = 3.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 260.89 MHz ( period = 3.833 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Selectie_proba:inst1|circuit[0]    ; Selectie_proba:inst1|led1              ; clk        ; clk      ; 124          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                        ;            ;          ; 124          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 126.57 MHz ( period = 7.901 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 126.60 MHz ( period = 7.899 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_1[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 127.94 MHz ( period = 7.816 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; 130.72 MHz ( period = 7.650 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 131.29 MHz ( period = 7.617 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_1[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.862 ns                ;
; N/A                                     ; 135.46 MHz ( period = 7.382 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; 135.48 MHz ( period = 7.381 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A                                     ; 135.50 MHz ( period = 7.380 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.625 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A                                     ; 137.72 MHz ( period = 7.261 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; 137.74 MHz ( period = 7.260 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; 137.84 MHz ( period = 7.255 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_1[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.495 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; 141.04 MHz ( period = 7.090 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; 141.04 MHz ( period = 7.090 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; 141.06 MHz ( period = 7.089 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A                                     ; 141.08 MHz ( period = 7.088 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.333 ns                ;
; N/A                                     ; 141.92 MHz ( period = 7.046 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_1[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.282 ns                ;
; N/A                                     ; 142.65 MHz ( period = 7.010 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 143.18 MHz ( period = 6.984 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 143.93 MHz ( period = 6.948 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.886 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.726 ns                ;
; N/A                                     ; 148.68 MHz ( period = 6.726 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.664 ns                ;
; N/A                                     ; 150.31 MHz ( period = 6.653 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.590 ns                ;
; N/A                                     ; 151.13 MHz ( period = 6.617 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.554 ns                ;
; N/A                                     ; 152.39 MHz ( period = 6.562 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; 153.23 MHz ( period = 6.526 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 2.464 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.332 ns                ;
; N/A                                     ; 158.63 MHz ( period = 6.304 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.957 ns                ;
; N/A                                     ; 198.18 MHz ( period = 5.046 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.640 ns                ;
; N/A                                     ; 199.68 MHz ( period = 5.008 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.954 ns                ;
; N/A                                     ; 205.80 MHz ( period = 4.859 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.925 ns                ;
; N/A                                     ; 208.07 MHz ( period = 4.806 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.873 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.441 ns                ;
; N/A                                     ; 237.70 MHz ( period = 4.207 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 3.243 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 3.243 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 3.243 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 241.43 MHz ( period = 4.142 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 243.66 MHz ( period = 4.104 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 243.72 MHz ( period = 4.103 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 251.13 MHz ( period = 3.982 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.050 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 252.84 MHz ( period = 3.955 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.831 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.831 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 264.48 MHz ( period = 3.781 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 268.24 MHz ( period = 3.728 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 268.60 MHz ( period = 3.723 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A                                     ; 281.93 MHz ( period = 3.547 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 293.00 MHz ( period = 3.413 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 308.64 MHz ( period = 3.240 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.333 ns                ;
; N/A                                     ; 313.87 MHz ( period = 3.186 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_4[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A                                     ; 313.87 MHz ( period = 3.186 ns )                    ; intarziere_semnal:inst|semnal_out                                    ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.546 ns                ;
; N/A                                     ; 325.73 MHz ( period = 3.070 ns )                    ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.329 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 1.388 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.868 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 0.768 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|semnal_out                                   ; afisare_multiplexata:inst11|digit_4[0]                               ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.570 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.554 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.549 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[2]                                   ; intarziere_semnal:inst4|semnal_out                                   ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.388 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.854 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.966 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.211 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.209 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.198 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[2]                                   ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[0]                                    ; intarziere_semnal:inst|counter[2]                                    ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst|counter[0]                                    ; intarziere_semnal:inst|counter[1]                                    ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; intarziere_semnal:inst4|counter[0]                                   ; intarziere_semnal:inst4|counter[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.359 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.160 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.154 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.147 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.095 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 290.78 MHz ( period = 3.439 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 300.21 MHz ( period = 3.331 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.388 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 290.78 MHz ( period = 3.439 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 300.21 MHz ( period = 3.331 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.388 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 290.78 MHz ( period = 3.439 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 300.21 MHz ( period = 3.331 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.388 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 290.78 MHz ( period = 3.439 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 300.21 MHz ( period = 3.331 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; 338.29 MHz ( period = 2.956 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.388 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                         ;
+------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                            ; To                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|led1                       ; clk        ; clk      ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|led1                       ; clk        ; clk      ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[0]              ; clk        ; clk      ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[3]              ; clk        ; clk      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[2]              ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[2]              ; clk        ; clk      ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[0]              ; clk        ; clk      ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Logica_miscare:inst6|count_ture[1]              ; clk        ; clk      ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[3]              ; clk        ; clk      ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Logica_miscare:inst6|count_ture[1]              ; clk        ; clk      ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|led3                       ; clk        ; clk      ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|reset_counter              ; clk        ; clk      ; None                       ; None                       ; 3.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|led2                       ; clk        ; clk      ; None                       ; None                       ; 3.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|reset_counter              ; clk        ; clk      ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|led3                       ; clk        ; clk      ; None                       ; None                       ; 4.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|led2                       ; clk        ; clk      ; None                       ; None                       ; 4.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D4                  ; clk        ; clk      ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D3                  ; clk        ; clk      ; None                       ; None                       ; 0.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D3                  ; clk        ; clk      ; None                       ; None                       ; 1.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D4                  ; clk        ; clk      ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D2                  ; clk        ; clk      ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|D1                  ; clk        ; clk      ; None                       ; None                       ; 1.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D2                  ; clk        ; clk      ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 4.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|D1                  ; clk        ; clk      ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 4.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 4.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 4.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 4.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1] ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0] ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[2]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|e                   ; clk        ; clk      ; None                       ; None                       ; 5.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[2]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|g                   ; clk        ; clk      ; None                       ; None                       ; 5.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|a                   ; clk        ; clk      ; None                       ; None                       ; 5.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|c                   ; clk        ; clk      ; None                       ; None                       ; 5.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|b                   ; clk        ; clk      ; None                       ; None                       ; 5.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|d                   ; clk        ; clk      ; None                       ; None                       ; 5.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]          ; afisare_multiplexata:inst11|f                   ; clk        ; clk      ; None                       ; None                       ; 5.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]              ; count_ture:inst12|cifra_unitati[0]              ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]                 ; count_ture:inst12|cifra_zeci[0]                 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]                 ; count_ture:inst12|cifra_zeci[1]                 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]                 ; count_ture:inst12|cifra_zeci[2]                 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]                 ; count_ture:inst12|cifra_zeci[3]                 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]              ; count_ture:inst12|cifra_unitati[1]              ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]              ; count_ture:inst12|cifra_unitati[2]              ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]              ; count_ture:inst12|cifra_unitati[3]              ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_10:inst4|inst12 ; divizor_frecventa:inst2|divizor_10:inst4|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.226 ns                 ;
+------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.471 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 5.317 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 5.146 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 4.992 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 4.484 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 4.159 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 0.563 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.526 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.406 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 0.369 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 0.303 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.183 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 0.146 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; 0.146 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; 0.146 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; 0.146 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A   ; None         ; 0.109 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.011 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A   ; None         ; -0.077 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -0.114 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.234 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A   ; None         ; -0.271 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A   ; None         ; -0.296 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.297 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.333 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.334 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.453 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.454 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.490 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.491 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.556 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.557 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.571 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.608 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.676 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.677 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.713 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.713 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.713 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.713 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A   ; None         ; -0.714 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.714 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.714 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.714 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A   ; None         ; -0.728 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.750 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.751 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.765 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.831 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -0.857 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -0.858 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -0.870 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A   ; None         ; -0.871 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A   ; None         ; -0.936 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -0.937 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -0.951 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.973 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -0.974 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -0.988 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -0.988 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -0.988 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -0.988 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A   ; None         ; -1.025 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -1.093 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A   ; None         ; -1.094 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A   ; None         ; -1.130 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A   ; None         ; -1.131 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A   ; None         ; -1.145 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A   ; None         ; -1.211 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -1.248 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -1.368 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A   ; None         ; -1.405 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A   ; None         ; -5.098 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A   ; None         ; -5.099 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A   ; None         ; -5.100 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A   ; None         ; -5.930 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A   ; None         ; -5.930 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A   ; None         ; -5.935 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A   ; None         ; -6.082 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A   ; None         ; -6.082 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A   ; None         ; -6.082 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A   ; None         ; -6.082 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A   ; None         ; -9.246 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A   ; None         ; -9.366 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.403 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.626 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.783 ns  ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A   ; None         ; -9.813 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A   ; None         ; -9.813 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A   ; None         ; -11.722 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -11.759 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -11.982 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -12.139 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A   ; None         ; -12.581 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -12.582 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -12.618 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -12.619 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -12.841 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -12.842 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -12.856 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -12.893 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -12.998 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A   ; None         ; -12.999 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A   ; None         ; -13.116 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A   ; None         ; -13.273 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 31.780 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.365 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.108 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.050 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.693 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.635 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.494 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.079 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.415 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.415 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.021 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.021 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.743 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.743 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.714 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.685 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.685 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.383 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.349 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.349 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.291 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.291 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.129 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.129 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 28.042 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.984 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.735 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.735 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.711 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.653 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.428 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.097 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 26.295 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 25.723 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 25.576 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 25.570 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 25.568 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 25.388 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 25.388 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 25.232 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 24.680 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 24.447 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 24.287 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 24.128 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 24.018 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 23.629 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 23.305 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.120 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.890 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.705 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 20.940 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 20.940 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 20.755 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 20.755 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 20.546 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.546 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.361 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.361 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.239 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 20.054 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 19.908 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 19.723 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 19.628 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.591 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.368 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.213 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.211 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.176 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.956 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.953 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.919 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.898 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.861 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.796 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.696 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.638 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.541 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.539 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.504 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.483 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.481 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.446 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.342 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.305 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.281 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.223 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.124 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.082 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.066 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.927 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.925 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.890 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.667 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.510 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 17.263 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.263 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 17.226 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.226 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.003 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.003 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.869 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.869 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.846 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.846 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.832 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.832 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.609 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.609 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.591 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.591 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.562 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.554 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.554 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.533 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.533 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.525 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.524 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.511 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.496 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.496 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.452 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.452 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.331 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.331 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.302 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.273 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.273 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.231 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.197 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.197 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.194 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.174 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.174 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.160 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.160 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.145 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.139 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.139 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 16.116 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.116 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 16.102 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.102 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.977 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.977 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.971 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.940 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.940 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.937 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.937 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.890 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.879 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.879 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.853 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.832 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.814 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.795 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.780 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.780 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.722 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.722 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.717 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.717 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.630 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.583 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.583 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.572 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.560 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.560 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.559 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.546 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.546 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.522 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.501 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.473 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.464 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.415 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.323 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.323 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.299 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.276 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 15.241 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.239 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.166 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.166 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.162 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 15.152 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 15.142 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.084 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 15.016 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.945 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 14.908 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.859 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 14.685 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.528 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 14.367 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 14.234 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.952 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.819 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.534 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.401 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_4   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.730 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 15.625 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 15.315 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 15.210 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 15.075 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 15.075 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.963 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.963 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 14.867 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 14.452 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.372 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 14.372 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 14.295 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 14.295 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 13.072 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.072 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 12.970 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.943 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.681 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.681 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.639 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.612 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.157 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 11.826 ns       ; senzor_3 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 14.936 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 14.779 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 14.586 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 14.556 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 14.534 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 14.519 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A           ; None        ; 14.429 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 14.377 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 14.206 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 14.169 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A           ; None        ; 14.154 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 14.117 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A           ; None        ; 14.112 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 13.955 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 13.732 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 13.695 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A           ; None        ; 10.079 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A           ; None        ; 10.079 ns ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A           ; None        ; 10.049 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.892 ns  ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.669 ns  ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.632 ns  ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A           ; None        ; 9.512 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A           ; None        ; 6.348 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A           ; None        ; 6.348 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A           ; None        ; 6.348 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A           ; None        ; 6.348 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A           ; None        ; 6.232 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A           ; None        ; 6.201 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A           ; None        ; 6.196 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A           ; None        ; 6.196 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A           ; None        ; 5.365 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A           ; None        ; 5.364 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A           ; None        ; 2.784 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 2.747 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 2.627 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 2.590 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 2.524 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 2.434 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 2.404 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 2.397 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.382 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 2.367 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 2.367 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 2.367 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A           ; None        ; 2.367 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 2.345 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.330 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A           ; None        ; 2.277 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 2.240 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.225 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 2.210 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 2.188 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 2.174 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 2.144 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 2.122 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 2.107 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A           ; None        ; 2.054 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 2.017 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 2.017 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 2.017 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A           ; None        ; 2.017 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 2.002 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.987 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.980 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A           ; None        ; 1.965 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.965 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.965 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A           ; None        ; 1.965 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.960 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.950 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A           ; None        ; 1.928 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A           ; None        ; 1.923 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.860 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.808 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.803 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.794 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.766 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.757 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A           ; None        ; 1.742 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.705 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A           ; None        ; 1.700 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.637 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.600 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A           ; None        ; 1.585 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.580 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.548 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A           ; None        ; 1.543 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.543 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.543 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A           ; None        ; 1.543 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.506 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A           ; None        ; 1.386 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.320 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.283 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A           ; None        ; 1.163 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.126 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A           ; None        ; 1.124 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; 1.123 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; -2.943 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -3.169 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -3.776 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A           ; None        ; -3.930 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A           ; None        ; -4.002 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -4.156 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 22 11:59:44 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[2]~8" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal6~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12" as buffer
Info: Clock "clk" has Internal fmax of 126.57 MHz between source register "intarziere_semnal:inst|semnal_out" and destination register "afisare_multiplexata:inst11|digit_2[3]" (period= 7.901 ns)
    Info: + Longest register to register delay is 2.141 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 7; REG Node = 'intarziere_semnal:inst|semnal_out'
        Info: 2: + IC(0.802 ns) + CELL(0.370 ns) = 1.172 ns; Loc. = LCCOMB_X13_Y8_N30; Fanout = 5; COMB Node = 'afisare_multiplexata:inst11|digit_2[2]~0'
        Info: 3: + IC(0.655 ns) + CELL(0.206 ns) = 2.033 ns; Loc. = LCCOMB_X12_Y8_N16; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_2~5'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.141 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[3]'
        Info: Total cell delay = 0.684 ns ( 31.95 % )
        Info: Total interconnect delay = 1.457 ns ( 68.05 % )
    Info: - Smallest clock skew is -5.496 ns
        Info: + Shortest clock path from clock "clk" to destination register is 13.990 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.478 ns) + CELL(0.970 ns) = 3.548 ns; Loc. = LCFF_X20_Y8_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.062 ns) + CELL(0.970 ns) = 5.580 ns; Loc. = LCFF_X22_Y8_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(0.690 ns) + CELL(0.970 ns) = 7.240 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.394 ns) + CELL(0.970 ns) = 8.604 ns; Loc. = LCFF_X22_Y7_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(2.243 ns) + CELL(0.970 ns) = 11.817 ns; Loc. = LCFF_X8_Y6_N9; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(1.507 ns) + CELL(0.666 ns) = 13.990 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[3]'
            Info: Total cell delay = 6.616 ns ( 47.29 % )
            Info: Total interconnect delay = 7.374 ns ( 52.71 % )
        Info: - Longest clock path from clock "clk" to source register is 19.486 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.478 ns) + CELL(0.970 ns) = 3.548 ns; Loc. = LCFF_X20_Y8_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.062 ns) + CELL(0.970 ns) = 5.580 ns; Loc. = LCFF_X22_Y8_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(1.380 ns) + CELL(0.970 ns) = 7.930 ns; Loc. = LCFF_X17_Y8_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(0.404 ns) + CELL(0.970 ns) = 9.304 ns; Loc. = LCFF_X17_Y8_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.089 ns) + CELL(0.970 ns) = 11.363 ns; Loc. = LCFF_X18_Y9_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.409 ns) + CELL(0.970 ns) = 12.742 ns; Loc. = LCFF_X18_Y9_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(0.605 ns) + CELL(0.970 ns) = 14.317 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.414 ns) + CELL(0.970 ns) = 15.701 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(2.285 ns) + CELL(0.000 ns) = 17.986 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2~clkctrl'
            Info: 11: + IC(0.834 ns) + CELL(0.666 ns) = 19.486 ns; Loc. = LCFF_X13_Y9_N17; Fanout = 7; REG Node = 'intarziere_semnal:inst|semnal_out'
            Info: Total cell delay = 9.526 ns ( 48.89 % )
            Info: Total interconnect delay = 9.960 ns ( 51.11 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 260.89 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.833 ns)
    Info: + Longest register to register delay is 2.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.392 ns) + CELL(0.624 ns) = 1.016 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 1.576 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.144 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 48.32 % )
        Info: Total interconnect delay = 1.108 ns ( 51.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 7.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.741 ns) + CELL(0.206 ns) = 2.892 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.309 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 5.814 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.544 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.836 ns ( 24.34 % )
            Info: Total interconnect delay = 5.708 ns ( 75.66 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 7.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(1.741 ns) + CELL(0.206 ns) = 2.892 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.309 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 5.814 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.544 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.836 ns ( 24.34 % )
            Info: Total interconnect delay = 5.708 ns ( 75.66 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.689 ns
Info: Clock "senzor_4" has Internal fmax of 260.89 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.833 ns)
    Info: + Longest register to register delay is 2.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.392 ns) + CELL(0.624 ns) = 1.016 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 1.576 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.144 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 48.32 % )
        Info: Total interconnect delay = 1.108 ns ( 51.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 7.961 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.750 ns) + CELL(0.614 ns) = 3.309 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.726 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 6.231 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.961 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.244 ns ( 28.19 % )
            Info: Total interconnect delay = 5.717 ns ( 71.81 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 7.961 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(1.750 ns) + CELL(0.614 ns) = 3.309 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.726 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 6.231 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.961 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.244 ns ( 28.19 % )
            Info: Total interconnect delay = 5.717 ns ( 71.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.689 ns
Info: Clock "senzor_5" has Internal fmax of 260.89 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.833 ns)
    Info: + Longest register to register delay is 2.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.392 ns) + CELL(0.624 ns) = 1.016 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 1.576 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.144 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 48.32 % )
        Info: Total interconnect delay = 1.108 ns ( 51.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 7.701 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.744 ns) + CELL(0.370 ns) = 3.049 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.466 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 5.971 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.701 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.990 ns ( 25.84 % )
            Info: Total interconnect delay = 5.711 ns ( 74.16 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 7.701 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
            Info: 2: + IC(1.744 ns) + CELL(0.370 ns) = 3.049 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.466 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 5.971 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.701 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 1.990 ns ( 25.84 % )
            Info: Total interconnect delay = 5.711 ns ( 74.16 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.689 ns
Info: Clock "senzon_1" has Internal fmax of 260.89 MHz between source register "Logica_miscare:inst6|count_ture[2]" and destination register "Logica_miscare:inst6|count_ture[3]" (period= 3.833 ns)
    Info: + Longest register to register delay is 2.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: 2: + IC(0.392 ns) + CELL(0.624 ns) = 1.016 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~4'
        Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 1.576 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[3]~5'
        Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.144 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: Total cell delay = 1.036 ns ( 48.32 % )
        Info: Total interconnect delay = 1.108 ns ( 51.68 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 7.924 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.738 ns) + CELL(0.589 ns) = 3.272 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.689 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 6.194 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.924 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 2.219 ns ( 28.00 % )
            Info: Total interconnect delay = 5.705 ns ( 72.00 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 7.924 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'senzon_1'
            Info: 2: + IC(1.738 ns) + CELL(0.589 ns) = 3.272 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
            Info: 3: + IC(1.098 ns) + CELL(0.319 ns) = 4.689 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
            Info: 4: + IC(1.505 ns) + CELL(0.000 ns) = 6.194 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
            Info: 5: + IC(1.364 ns) + CELL(0.366 ns) = 7.924 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
            Info: Total cell delay = 2.219 ns ( 28.00 % )
            Info: Total interconnect delay = 5.705 ns ( 72.00 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.689 ns
Warning: Circuit may not operate. Detected 124 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Selectie_proba:inst1|circuit[0]" and destination pin or register "Selectie_proba:inst1|led1" for clock "clk" (Hold time is 8.306 ns)
    Info: + Largest clock skew is 9.102 ns
        Info: + Longest clock path from clock "clk" to destination register is 19.546 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.478 ns) + CELL(0.970 ns) = 3.548 ns; Loc. = LCFF_X20_Y8_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.916 ns; Loc. = LCFF_X20_Y8_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.093 ns) + CELL(0.970 ns) = 6.979 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(0.404 ns) + CELL(0.970 ns) = 8.353 ns; Loc. = LCFF_X20_Y9_N7; Fanout = 2; REG Node = 'debouncing:inst5|inst'
            Info: 6: + IC(0.448 ns) + CELL(0.206 ns) = 9.007 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(9.021 ns) + CELL(0.000 ns) = 18.028 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 8: + IC(0.852 ns) + CELL(0.666 ns) = 19.546 ns; Loc. = LCFF_X24_Y9_N21; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
            Info: Total cell delay = 5.852 ns ( 29.94 % )
            Info: Total interconnect delay = 13.694 ns ( 70.06 % )
        Info: - Shortest clock path from clock "clk" to source register is 10.444 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.478 ns) + CELL(0.970 ns) = 3.548 ns; Loc. = LCFF_X20_Y8_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.916 ns; Loc. = LCFF_X20_Y8_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.093 ns) + CELL(0.970 ns) = 6.979 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(0.404 ns) + CELL(0.970 ns) = 8.353 ns; Loc. = LCFF_X20_Y9_N31; Fanout = 1; REG Node = 'debouncing:inst5|inst1'
            Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 8.746 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(1.032 ns) + CELL(0.666 ns) = 10.444 ns; Loc. = LCFF_X24_Y9_N31; Fanout = 10; REG Node = 'Selectie_proba:inst1|circuit[0]'
            Info: Total cell delay = 6.039 ns ( 57.82 % )
            Info: Total interconnect delay = 4.405 ns ( 42.18 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N31; Fanout = 10; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.488 ns) + CELL(0.202 ns) = 0.690 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 4; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.798 ns; Loc. = LCFF_X24_Y9_N21; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
        Info: Total cell delay = 0.310 ns ( 38.85 % )
        Info: Total interconnect delay = 0.488 ns ( 61.15 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_2") is 5.471 ns
    Info: + Longest pin to register delay is 7.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(6.069 ns) + CELL(0.624 ns) = 7.638 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.569 ns ( 20.54 % )
        Info: Total interconnect delay = 6.069 ns ( 79.46 % )
    Info: + Micro setup delay of destination is 1.315 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 3.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(1.741 ns) + CELL(0.206 ns) = 2.892 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.384 ns) + CELL(0.206 ns) = 3.482 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.357 ns ( 38.97 % )
        Info: Total interconnect delay = 2.125 ns ( 61.03 % )
Info: tco from clock "clk" to destination pin "A_IN2_D1" through register "Logica_miscare:inst6|count_ture[1]" is 31.780 ns
    Info: + Longest clock path from clock "clk" to source register is 19.936 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.478 ns) + CELL(0.970 ns) = 3.548 ns; Loc. = LCFF_X20_Y8_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.916 ns; Loc. = LCFF_X20_Y8_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.093 ns) + CELL(0.970 ns) = 6.979 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(0.404 ns) + CELL(0.970 ns) = 8.353 ns; Loc. = LCFF_X20_Y9_N7; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.448 ns) + CELL(0.206 ns) = 9.007 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.032 ns) + CELL(0.970 ns) = 11.009 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(5.218 ns) + CELL(0.651 ns) = 16.878 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
        Info: 9: + IC(1.505 ns) + CELL(0.000 ns) = 18.383 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
        Info: 10: + IC(1.347 ns) + CELL(0.206 ns) = 19.936 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: Total cell delay = 7.013 ns ( 35.18 % )
        Info: Total interconnect delay = 12.923 ns ( 64.82 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 5; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.680 ns) + CELL(0.616 ns) = 1.296 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~0'
        Info: 3: + IC(1.022 ns) + CELL(0.206 ns) = 2.524 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(1.452 ns) + CELL(0.651 ns) = 4.627 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
        Info: 5: + IC(3.981 ns) + CELL(3.236 ns) = 11.844 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'A_IN2_D1'
        Info: Total cell delay = 4.709 ns ( 39.76 % )
        Info: Total interconnect delay = 7.135 ns ( 60.24 % )
Info: Longest tpd from source pin "senzor_4" to destination pin "A_IN2_D1" is 15.730 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
    Info: 2: + IC(6.069 ns) + CELL(0.505 ns) = 7.519 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~5'
    Info: 3: + IC(0.675 ns) + CELL(0.319 ns) = 8.513 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
    Info: 4: + IC(3.981 ns) + CELL(3.236 ns) = 15.730 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'A_IN2_D1'
    Info: Total cell delay = 5.005 ns ( 31.82 % )
    Info: Total interconnect delay = 10.725 ns ( 68.18 % )
Info: th for register "Logica_miscare:inst6|count_ture[2]" (data pin = "senzor_2", clock pin = "clk") is 14.936 ns
    Info: + Longest clock path from clock "clk" to destination register is 20.113 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.478 ns) + CELL(0.970 ns) = 3.548 ns; Loc. = LCFF_X20_Y8_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.398 ns) + CELL(0.970 ns) = 4.916 ns; Loc. = LCFF_X20_Y8_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.093 ns) + CELL(0.970 ns) = 6.979 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(0.404 ns) + CELL(0.970 ns) = 8.353 ns; Loc. = LCFF_X20_Y9_N7; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.448 ns) + CELL(0.206 ns) = 9.007 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(1.032 ns) + CELL(0.970 ns) = 11.009 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(5.218 ns) + CELL(0.651 ns) = 16.878 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8'
        Info: 9: + IC(1.505 ns) + CELL(0.000 ns) = 18.383 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|count_ture[2]~8clkctrl'
        Info: 10: + IC(1.364 ns) + CELL(0.366 ns) = 20.113 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 7.173 ns ( 35.66 % )
        Info: Total interconnect delay = 12.940 ns ( 64.34 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(1.741 ns) + CELL(0.206 ns) = 2.892 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 6; COMB Node = 'Logica_miscare:inst6|Equal6~0'
        Info: 3: + IC(1.096 ns) + CELL(0.624 ns) = 4.612 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[2]~6'
        Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 5.177 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 1.981 ns ( 38.27 % )
        Info: Total interconnect delay = 3.196 ns ( 61.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed May 22 11:59:44 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


