open core digit signal process núcleo libr para procesamiento digit señal open core dsp juan camilo valderrama cuervo ingeniero electrónico universidad del quindío secretaría transport tránsito del municipio envigado alexand lópez ingeniero electrónico universidad del quindío magíster ingeniería electrónica universidad del vall candidato doctor ingeniería eléctrica electrónica universidad del vall profesor asistent del programa ingeniería electrónica investigador del grupo investigación gdsproc universidad del quindío abstract paper present design implement three system chip soc core implement digit signal process dsp function finit impuls respons fir filter infinit impuls respons iir filter fast fourier transform fft fir filter core base symmetr realiz form iir filter core base second order section sos architectur fft core base radix singl delay feedback architectur three core compat wishbon soc bus describ generic structur vhdl system hardwar verif perform openrisc base soc synthes altera fpga test design dsp core suitabl build soc base openrisc processor wishbon bus keyword digit signal process digit filter finit impuls respons filter autor correspondencia carrera call nort universidad del quindío código postal bloqu ingeniería tercer piso ceifi armenia colombia tel correo electrónico parrado infinit impuls respons filter fast fourier transform system chip open sourc hardwar open risc processor wishbon bus resumen est artículo presenta diseño implementación tres núcleo para sistema solo chip soc implementan las funcion procesamiento digit señal dsp filtro respuesta finita impulso fir filtro respuesta infinita impulso iir transformada rápida fourier fft núcleo filtro fir está basado estructura simétrica núcleo filtro iir está basado arquitectura seccion segundo orden sos núcleo fft está basado arquitectura base singl delay feedback los tres núcleo son compat con bus para soc wishbon fueron descrito usando vhdl estructur genérico realizó una verificación hardwar usando soc basado procesador openrisc sintetizado fpga altera las prueba mostraron los núcleo dsp son apropiado para construir soc basado procesador openrisc bus wishbon palabra clave procesamiento digit señal filtro digital filtro respuesta impulso finita filtro respuesta impulso infinita transformada rápida fourier sistema solo chip hardwar código abierto procesador openrisc bus wishbon introduct technolog heavili digit signal process dsp applic year applic grow perform improv digit integr circuit speed integr capabl power consumpt increas speed integr circuit allow real time process signal higher bandwidth communic system nowaday digit signal processor dsps devic design dsp perform real time filter fourier transform wavelet transform encod process audio video signal parallel natur dsp algorithm motiv interest hardwar solut base reconfigur target field programm gate array fpgas solut demonstr improv speed power consumpt compar dsps base fpga base dsp solut develop privat corpor altera xilinx solut includ fir filter core fft core core expens licens commerci free academ purpos open sourc hardwar develop model inspir open sourc softwar model deploy ten year model support communiti opencor develop open sourc hardwar lesser general public licens lgpl opencor communiti remark product openrisc processor core wishbon bus specif joint allow develop soc hardwar opencor communiti lack fulli parameteriz dsp core compat wishbon bus consid previous idea develop core fir filter iir filter fft lgpl licens compat wishbon bus allow develop dsp soc base openrisc processor fir filter core base symmetr architectur iir core base sos architectur fft core base architectur three core describ generic structur vhdl target altera fpga devic paper organ theoret concept dsp wishbon bus describ design dsp core architectur present function block describ system hardwar verif discuss final conclus acknowledg present theoret background theoret concept dsp function implement soc bus wishbon fir filter fir filter discret linear time invari lti system finit durat impuls respons symmetr fir filter linear phase lead constant group delay practic implement fir filter stabl recurs natur direct realiz fir filter input signal output signal length impuls respons realiz form fir filter direct form symmetr form transpos form case hardwar implement transpos form shortest critic path sensit round error fix point arithmet figur transpos realiz form fir filter impuls respons length figur critic path transpos realiz form determin combinatori element multipli adder transpos realiz form regist iir filter iir filter discret linear time invari lti system infinit durat impuls respons practic implement iir filter unstabl recurs natur direct realiz order iir filter figur transpos realiz form fir filter length coeffici set recurs coeffici set recurs input signal output signal realiz form iir filter direct form type form transpos type form sos form transpos type form shortest critic path sos form sensit round error fix point arithmet case hardwar implement sos form good stabil high order filter critic path minim transpos type form second order figur transpos type realiz form singl second order number second order section total gain sos decomposit second order gain iir filter compos cascad second order section figur figur critic path transpos type realiz form determin multipli adder figur transpos type realiz form second order fast fourier transform fft algorithm effici comput discret fourier transform dft discret time signal dft signal radix fft algorithm radix radix radix radix mix radix split radix radix algorithm popular hardwar implement fft regular simpl control pipelin oper low hardwar resourc usag architectur base radix algorithm suitabl fft hardwar figur architectur point fft architectur type butterfli structur radix butterfli architectur resourc usag compar radix algorithm figur control perform bit counter figur architectur point fft openrisc processor wishbon bus openrisc reduc instruct set comput risc bit soft core processor design communiti opencor architectur describ standard document synthesiz descript verilog lgpl licens core openrisc allow develop soc interconnect bus wishbon describ standard document opencor communiti develop numer core wishbon connect univers asychron receiv transmitt uart memori control ethernet control timer control opencor communiti dsp core wishbon connect figur basic wishbon interconnect master devic slave devic master openrisc processor bus control slave input output devic coprocessor hardwar acceler wisbon specif signal figur describ tabl dsp core design wishbon compat basic connect depict figur opencor communiti develop refer soc base openrisc processor fpga synthesiz simplest minsoc allow easi fast verif openrisc base soc custom slave modul dsp core design clk figur wishbon bus basic connect signal descript mdato sdati data bus master slave write oper mdati sdato data bus slave master read oper madro sadri address bus master slave mstbo sstbi chip select signal master slave set master write read oper mweo swei write enabl signal master slave set master write oper macki sacko acknowledg signal slave master set slave success write read oper clk global clock signal reset global activ high reset signal tabl signal descript wishbon bus dsp core architectur describ design dsp core slave interfac wishbon bus dsp core fix point arithmet word width bit growth fraction filter order fft length mdato mdati madro mstbo mweo macki mclki mrsti sdati sdato sadri sstbi swei sacko mclki mrsti master slave clk reset parameteriz featur vhdl generic dsp core compos function unit process unit slave interfac unit process unit perform dsp oper consid core slave interfac unit wishbon interfac soc connect fir filter core figur block diagram fir filter core parameter word width bit bit growth bit case process unit design transpos realiz form figur figur signal port connect wishbon compat signal openrisc base soc integr remain signal describ input_sign sdat_o pair port signal filter width bit output_sign sdat_i pair port filter signal width bit enabl start pair port enabl filter process process unit filter_coef pair port filter coeffici width nxm bit pair port number fraction bit fix point represent filter coeffici width bit tabl regist descript wishbon interfac fir filter core regist address fir_control fir_bas fir_data fir_bas fir_status fir_bas fir_q fir_bas fir_coeff fir_bas tabl regist descript fir filter core fir_data read write regist write read input filter sampl fir_control write regist set user filter process start fir_status read regist set filter process finish fir_q write regist address user write number fraction bit fix point represent filter coeffici fir_coeff start address space compos consecut bit address posit user write bit fix point filter coeffici start fir_coeff finish fir_coeff iir filter core figur block diagram iir filter core parameter word width bit bit growth bit fraction bit case process unit design cascad pipelin sos figur figur signal port connect wishbon compat signal openrisc base soc integr remain signal describ input_sign sdat_o pair port signal filter width bit output_sign sdat_i pair port filter signal width bit enabl start pair port enabl filter process process unit enable_out enable_in pair flag signal filter process complet filter_coef pair port filter coeffici width bit gain gain pair port gain sos width bit en_out en_out pair port number minus section section width bit case fraction bit fix point represent filter coeffici gain tabl regist descript wishbon interfac iir filter core iir_data read write regist write read input filter sampl iir_control write regist set user filter process start iir_status write read regist set filter process finish clear write oper iir_nsect write regist address user write number minus section nsect section iir_gain write regist address user write gain sos fix point represent fraction bit iir_coeff start address space compos consecut bit address posit user write bit fix point sos coeffici start iir_coeff sos iir_coeff sos iir_coeff sos iir_coeff sos iir_coeff sos iir_coeff sos finish iir_coeff nsect sos iir_coeff nsect sos iir_coeff nsect sos iir_coeff nsect sos iir_coeff nsect sos iir_coeff nsect sos figur fir filter core fir filter process unit clk enabl reset input_sign filter_coeff clk fir filter slave interfac reset stb_i we_i dat_i adr sdat_i start ack_o dat_o sdat_o output_sign regist address iir_control iir_bas iir_data iir_bas iir_status iir_bas iir_nsect iir_bas iir_gain iir_bas iir_coeff iir_bas tabl regist descript iir filter core figur iir filter core iir filter process unit clk enabl reset input_sign gain filter_coeff enable_out clk iir filter slave interfac reset stb_i we_i dat_i adr sdat_i start ack_o gain dat_o sdat_o output_sign en_out enable_in en_out fft core figur block diagram fft core parameter word width bit fraction bit case process unit design pipelin version architectur develop figur signal port connect wishbon compat signal openrisc base soc integr remain signal describ xinr dat pair port real input sampl width bit xini dat pair port imaginari input sampl width bit enabl fft_enabl pair port enabl fft comput input sampl process unit xoutr sdat_i pair port real output sampl width bit xouti sdat_i pair port imaginari output sampl width bit enable_out fft_enable_in pair flag signal fft process complet input sampl frame_readi fft_finish pair flag signal fft process complet adr_fft pair bit revers address chip ram process sampl written tabl regist descript wishbon interfac fft core fft_data write regist write input sampl iir_control write regist written user process unit status regist clear iir_status read regist set fft process finish fft_memori start address space compos consecut bit address posit user read fft start fft_memori finish fft_memori figur iir filter core regist address fft_control fft_base fft_data fft_base fft_status fft_base fft_memori fft_base tabl regist descript fft core system hardwar verif three dsp core integr openrisc base soc built refer design minsoc soc synthes altera fpga fft process unit clk enabl reset xinr xini enable_out clk fft slave interfac reset stb_i we_i dat_i adr sdat_i clear_out ack_o fft_enabl dat_o dat xoutr fft_enable_in frame_readi xouti adr_fft clear fft_finish devic includ develop board trex tmb accuraci core measur term squar error mse frequenc respons dft domain frequenc respons dft domain comput simul doubl precis float point arithmet frequenc respons core dft domain case fir filter core design order equirippl low pass filter cutoff frequenc rad rad core parameter word width bit fraction bit bit growth bit figur magnitud frequenc respons fir filter core test figur frequenc respons fir filter core figur continu depict magnitud frequenc respons fir filter comput simul doubl precis float point arithmet frequenc respons fir filter core comput impuls respons dft depict dot frequenc respons fir filter soc loat case tabl synthesi report fir filter core paramet logic util combin alut dedic logic regist total block memori bit dsp block bit element maximum oper frequenc mhz tabl synthesi report fir core fir filter core requir resourc reach maximum oper frequenc mhz case iir filter core design order butterworth band pass filter cutoff frequenc rad rad rad rad core parameter sos section word width bit fraction bit bit growth bit figur magnitud frequenc respons iir filter core test figur frequenc respons iir filter core figur continu depict magnitud frequenc respons iir filter comput simul doubl precis float point frequenc respons iir filter soc loat arithmet frequenc respons iir filter core comput impuls respons dft depict dot case tabl synthesi report iir filter core paramet logic util combin alut dedic logic regist total block memori bit dsp block bit element maximum oper frequenc mhz tabl synthesi report iir core iir filter core requir resourc reach maximum oper frequenc mhz fft core parameter point word width bit fraction bit total gain figur frequenc respons fft core test figur frequenc respons fft core frequenc respons iir filter fft soc fft loat case comput fft signal figur continu depict fft comput simul doubl precis float point arithmet doot depict fft comput core case tabl synthesi report fft core paramet logic util combin alut dedic logic regist total block memori bit dsp block bit element maximum oper frequenc mhz tabl synthesi report fft core tthe fft core requir resourc reach maximum oper frequenc mhz tabl synthesi report openrisc base dsp soc paramet logic util combin alut dedic logic regist total block memori bit dsp block bit element maximum oper frequenc mhz tabl synthesi report openrisc minsoc base dsp soc case openrisc base dsp soc requir resourc reach maximum oper frequenc mhz constraint oper frequenc minsoc soc dsp core conclus design dsp core fir filter iir filter fft compat wishbon bus allow construct dsp soc base openrisc processor three dsp core parameteriz vhdl generic easi hardwar softwar interfac three dsp core design kind opencor communiti broad dsp function avail wishbon compat flexibl speed perform three core test altera fpga devic cyclon stratix acknowledg juan camilo valderrama cuervo prof lópez parrado support teach alexand lópez parrado colciencia scholarship universidad del quindío studi commiss refer sanjit mitra digit signal process comput base approach edit mcgraw hill meyer baes uwe fourier transform uwe meyer baes digit signal process field programm gate array págs usa springer altera corpor fir compil http literatur xilinx corpor fir compil http product intellectu properti altera corpor fft megacor function http literatur xilinx corpor fast fourier transform fft http product intellectu properti opencor openrisc architectur manual http websvn filedetail repnam openrisc path ftrunk arch pdf opencor wishbon revis specif http download pdf lópez parrado valderrama cuervo wdsp project http project wdsp torkelson approach pipelin fft processor proceed ipp intern parallel process symposium honolulu usa lópez parrado velasco medina ramírez gutiérrez effici hardwar implement full cofdm processor robust channel equal reduc power consumpt revista facultad ingeniería universidad antioquia opencor project http main_pag raul fajardo minsoc project http project minsoc teras tehcnolog trex tmb motherboard stratix fpga modul data book http cgi bin languag english fid 