INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/TDMS_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDMS_encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/clocking.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/vga_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/clocking.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/new/image_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_driver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/new/lfsr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lfsr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/hdmi_test/hdmi_test.srcs/sources_1/imports/sources_1/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
