<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Kintex-7: xxgbeth0/xxgethernet_hw.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kintex-7</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_d2a598485d1ce314eb3e913cfa2ea0ce.html">xxgbeth0</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">xxgethernet_hw.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">** © Copyright 2012 - 2013 Xilinx, Inc. All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment">** This file contains confidential and proprietary information of Xilinx, Inc. and </span>
<a name="l00004"></a>00004 <span class="comment">** is protected under U.S. and international copyright and other intellectual property laws.</span>
<a name="l00005"></a>00005 <span class="comment">*******************************************************************************</span>
<a name="l00006"></a>00006 <span class="comment">**   ____  ____ </span>
<a name="l00007"></a>00007 <span class="comment">**  /   /\/   / </span>
<a name="l00008"></a>00008 <span class="comment">** /___/  \  /   Vendor: Xilinx </span>
<a name="l00009"></a>00009 <span class="comment">** \   \   \/    </span>
<a name="l00010"></a>00010 <span class="comment">**  \   \</span>
<a name="l00011"></a>00011 <span class="comment">**  /   /          </span>
<a name="l00012"></a>00012 <span class="comment">** /___/    \</span>
<a name="l00013"></a>00013 <span class="comment">** \   \  /  \   Kintex-7 PCIe-DMA-DDR3-10GMAC-10GBASER Targeted Reference Design</span>
<a name="l00014"></a>00014 <span class="comment">**  \___\/\___\</span>
<a name="l00015"></a>00015 <span class="comment">** </span>
<a name="l00016"></a>00016 <span class="comment">**  Device: xc7k325t</span>
<a name="l00017"></a>00017 <span class="comment">**  Version: 1.0</span>
<a name="l00018"></a>00018 <span class="comment">**  Reference: UG</span>
<a name="l00019"></a>00019 <span class="comment">**     </span>
<a name="l00020"></a>00020 <span class="comment">*******************************************************************************</span>
<a name="l00021"></a>00021 <span class="comment">**</span>
<a name="l00022"></a>00022 <span class="comment">**  Disclaimer: </span>
<a name="l00023"></a>00023 <span class="comment">**</span>
<a name="l00024"></a>00024 <span class="comment">**    This disclaimer is not a license and does not grant any rights to the materials </span>
<a name="l00025"></a>00025 <span class="comment">**    distributed herewith. Except as otherwise provided in a valid license issued to you </span>
<a name="l00026"></a>00026 <span class="comment">**    by Xilinx, and to the maximum extent permitted by applicable law: </span>
<a name="l00027"></a>00027 <span class="comment">**    (1) THESE MATERIALS ARE MADE AVAILABLE &quot;AS IS&quot; AND WITH ALL FAULTS, </span>
<a name="l00028"></a>00028 <span class="comment">**    AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, </span>
<a name="l00029"></a>00029 <span class="comment">**    INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR </span>
<a name="l00030"></a>00030 <span class="comment">**    FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract </span>
<a name="l00031"></a>00031 <span class="comment">**    or tort, including negligence, or under any other theory of liability) for any loss or damage </span>
<a name="l00032"></a>00032 <span class="comment">**    of any kind or nature related to, arising under or in connection with these materials, </span>
<a name="l00033"></a>00033 <span class="comment">**    including for any direct, or any indirect, special, incidental, or consequential loss </span>
<a name="l00034"></a>00034 <span class="comment">**    or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered </span>
<a name="l00035"></a>00035 <span class="comment">**    as a result of any action brought by a third party) even if such damage or loss was </span>
<a name="l00036"></a>00036 <span class="comment">**    reasonably foreseeable or Xilinx had been advised of the possibility of the same.</span>
<a name="l00037"></a>00037 <span class="comment"></span>
<a name="l00038"></a>00038 <span class="comment"></span>
<a name="l00039"></a>00039 <span class="comment">**  Critical Applications:</span>
<a name="l00040"></a>00040 <span class="comment">**</span>
<a name="l00041"></a>00041 <span class="comment">**    Xilinx products are not designed or intended to be fail-safe, or for use in any application </span>
<a name="l00042"></a>00042 <span class="comment">**    requiring fail-safe performance, such as life-support or safety devices or systems, </span>
<a name="l00043"></a>00043 <span class="comment">**    Class III medical devices, nuclear facilities, applications related to the deployment of airbags,</span>
<a name="l00044"></a>00044 <span class="comment">**    or any other applications that could lead to death, personal injury, or severe property or </span>
<a name="l00045"></a>00045 <span class="comment">**    environmental damage (individually and collectively, &quot;Critical Applications&quot;). Customer assumes </span>
<a name="l00046"></a>00046 <span class="comment">**    the sole risk and liability of any use of Xilinx products in Critical Applications, subject only </span>
<a name="l00047"></a>00047 <span class="comment">**    to applicable laws and regulations governing limitations on product liability.</span>
<a name="l00048"></a>00048 <span class="comment"></span>
<a name="l00049"></a>00049 <span class="comment">**  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.</span>
<a name="l00050"></a>00050 <span class="comment"></span>
<a name="l00051"></a>00051 <span class="comment">*******************************************************************************/</span>
<a name="l00052"></a>00052 <span class="comment">/*****************************************************************************/</span>
<a name="l00070"></a>00070 <span class="preprocessor">#ifndef XXGETHERNET_HW_H                </span><span class="comment">/* prevent circular inclusions */</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define XXGETHERNET_HW_H                </span><span class="comment">/* by using protection macros */</span>
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="comment">/******************************XPS_LL_MAC*************************************/</span>
<a name="l00074"></a>00074 <span class="preprocessor">#ifdef  XPS__LL_MAC_H</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#undef  XPS__LL_MAC_H</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 <span class="comment">/***************************** Include Files *********************************/</span>
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 <span class="preprocessor">#include &quot;<a class="code" href="xdebug_8h.html">xdebug.h</a>&quot;</span>
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 <span class="preprocessor">#include &quot;<a class="code" href="xio_8h.html">xio.h</a>&quot;</span>
<a name="l00083"></a>00083 <span class="preprocessor">#include &quot;<a class="code" href="xbasic__types_8h.html">xbasic_types.h</a>&quot;</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00087"></a>00087 <span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="comment">/************************** Constant Definitions *****************************/</span>
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="comment">/*</span>
<a name="l00092"></a>00092 <span class="comment"> * Register offset definitions. Unless otherwise noted, register access is</span>
<a name="l00093"></a>00093 <span class="comment"> * 32 bit.</span>
<a name="l00094"></a>00094 <span class="comment"> */</span>
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="comment">/*</span>
<a name="l00098"></a>00098 <span class="comment"> * Statistics Counter Registers are from offset 0x200 to 0x30C</span>
<a name="l00099"></a>00099 <span class="comment"> * They are defined from offset 0x200 to 0x30C in this device.</span>
<a name="l00100"></a>00100 <span class="comment"> * The offsets from 0x350 to 0x3FF are reserved.</span>
<a name="l00101"></a>00101 <span class="comment"> * The counters are 64 bit.</span>
<a name="l00102"></a>00102 <span class="comment"> * The Least Significant Word (LSW) are stored in one 32 bit register and</span>
<a name="l00103"></a>00103 <span class="comment"> * the Most Significant Word (MSW) are stored in one 32 bit register</span>
<a name="l00104"></a>00104 <span class="comment"> */</span>
<a name="l00105"></a>00105 <span class="comment">/* Start of Statistics Counter Registers Definitions */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#define XXGE_RXBL_OFFSET                0x00000200 </span>
<a name="l00107"></a>00107 <span class="preprocessor">#define XXGE_RXBU_OFFSET                0x00000204 </span>
<a name="l00108"></a>00108 <span class="preprocessor">#define XXGE_TXBL_OFFSET                0x00000208 </span>
<a name="l00109"></a>00109 <span class="preprocessor">#define XXGE_TXBU_OFFSET                0x0000020C </span>
<a name="l00110"></a>00110 <span class="preprocessor">#define XXGE_RXUNDRL_OFFSET             0x00000210 </span>
<a name="l00114"></a>00114 <span class="preprocessor">#define XXGE_RXUNDRU_OFFSET             0x00000214 </span>
<a name="l00118"></a>00118 <span class="preprocessor">#define XXGE_RXFRAGL_OFFSET             0x00000218 </span>
<a name="l00122"></a>00122 <span class="preprocessor">#define XXGE_RXFRAGU_OFFSET             0x0000021C </span>
<a name="l00126"></a>00126 <span class="preprocessor">#define XXGE_RX64BL_OFFSET              0x00000220 </span>
<a name="l00129"></a>00129 <span class="preprocessor">#define XXGE_RX64BU_OFFSET              0x00000224 </span>
<a name="l00132"></a>00132 <span class="preprocessor">#define XXGE_RX65B127L_OFFSET           0x00000228 </span>
<a name="l00135"></a>00135 <span class="preprocessor">#define XXGE_RX65B127U_OFFSET           0x0000022C </span>
<a name="l00138"></a>00138 <span class="preprocessor">#define XXGE_RX128B255L_OFFSET  0x00000230 </span>
<a name="l00141"></a>00141 <span class="preprocessor">#define XXGE_RX128B255U_OFFSET  0x00000234 </span>
<a name="l00144"></a>00144 <span class="preprocessor">#define XXGE_RX256B511L_OFFSET  0x00000238 </span>
<a name="l00147"></a>00147 <span class="preprocessor">#define XXGE_RX256B511U_OFFSET  0x0000023C </span>
<a name="l00150"></a>00150 <span class="preprocessor">#define XXGE_RX512B1023L_OFFSET 0x00000240 </span>
<a name="l00153"></a>00153 <span class="preprocessor">#define XXGE_RX512B1023U_OFFSET 0x00000244 </span>
<a name="l00156"></a>00156 <span class="preprocessor">#define XXGE_RX1024BL_OFFSET    0x00000248 </span>
<a name="l00159"></a>00159 <span class="preprocessor">#define XXGE_RX1024BU_OFFSET    0x0000024C </span>
<a name="l00162"></a>00162 <span class="preprocessor">#define XXGE_RXOVRL_OFFSET      0x00000250 </span>
<a name="l00165"></a>00165 <span class="preprocessor">#define XXGE_RXOVRU_OFFSET      0x00000254 </span>
<a name="l00168"></a>00168 <span class="preprocessor">#define XXGE_TX64BL_OFFSET      0x00000258 </span>
<a name="l00171"></a>00171 <span class="preprocessor">#define XXGE_TX64BU_OFFSET      0x0000025C </span>
<a name="l00174"></a>00174 <span class="preprocessor">#define XXGE_TX65B127L_OFFSET           0x00000260 </span>
<a name="l00177"></a>00177 <span class="preprocessor">#define XXGE_TX65B127U_OFFSET           0x00000264 </span>
<a name="l00180"></a>00180 <span class="preprocessor">#define XXGE_TX128B255L_OFFSET  0x00000268 </span>
<a name="l00183"></a>00183 <span class="preprocessor">#define XXGE_TX128B255U_OFFSET  0x0000026C </span>
<a name="l00186"></a>00186 <span class="preprocessor">#define XXGE_TX256B511L_OFFSET  0x00000270 </span>
<a name="l00189"></a>00189 <span class="preprocessor">#define XXGE_TX256B511U_OFFSET  0x00000274 </span>
<a name="l00192"></a>00192 <span class="preprocessor">#define XXGE_TX512B1023L_OFFSET 0x00000278 </span>
<a name="l00195"></a>00195 <span class="preprocessor">#define XXGE_TX512B1023U_OFFSET 0x0000027C </span>
<a name="l00198"></a>00198 <span class="preprocessor">#define XXGE_TX1024L_OFFSET     0x00000280 </span>
<a name="l00201"></a>00201 <span class="preprocessor">#define XXGE_TX1024U_OFFSET     0x00000284 </span>
<a name="l00204"></a>00204 <span class="preprocessor">#define XXGE_TXOVRL_OFFSET      0x00000288 </span>
<a name="l00207"></a>00207 <span class="preprocessor">#define XXGE_TXOVRU_OFFSET      0x0000028C </span>
<a name="l00210"></a>00210 <span class="preprocessor">#define XXGE_RXFL_OFFSET                0x00000290 </span>
<a name="l00213"></a>00213 <span class="preprocessor">#define XXGE_RXFU_OFFSET                0x00000294 </span>
<a name="l00216"></a>00216 <span class="preprocessor">#define XXGE_RXFCSERL_OFFSET    0x00000298 </span>
<a name="l00219"></a>00219 <span class="preprocessor">#define XXGE_RXFCSERU_OFFSET    0x0000029C </span>
<a name="l00222"></a>00222 <span class="preprocessor">#define XXGE_RXBCSTFL_OFFSET    0x000002A0 </span>
<a name="l00225"></a>00225 <span class="preprocessor">#define XXGE_RXBCSTFU_OFFSET    0x000002A4 </span>
<a name="l00228"></a>00228 <span class="preprocessor">#define XXGE_RXMCSTFL_OFFSET    0x000002A8 </span>
<a name="l00231"></a>00231 <span class="preprocessor">#define XXGE_RXMCSTFU_OFFSET    0x000002AC </span>
<a name="l00234"></a>00234 <span class="preprocessor">#define XXGE_RXCTRFL_OFFSET     0x000002B0 </span>
<a name="l00237"></a>00237 <span class="preprocessor">#define XXGE_RXCTRFU_OFFSET     0x000002B4 </span>
<a name="l00240"></a>00240 <span class="preprocessor">#define XXGE_RXLTERL_OFFSET     0x000002B8 </span>
<a name="l00243"></a>00243 <span class="preprocessor">#define XXGE_RXLTERU_OFFSET     0x000002BC </span>
<a name="l00246"></a>00246 <span class="preprocessor">#define XXGE_RXVLANFL_OFFSET    0x000002C0 </span>
<a name="l00249"></a>00249 <span class="preprocessor">#define XXGE_RXVLANFU_OFFSET    0x000002C4 </span>
<a name="l00252"></a>00252 <span class="preprocessor">#define XXGE_RXPFL_OFFSET               0x000002C8 </span>
<a name="l00255"></a>00255 <span class="preprocessor">#define XXGE_RXPFU_OFFSET               0x000002CC </span>
<a name="l00258"></a>00258 <span class="preprocessor">#define XXGE_RXUOPFL_OFFSET             0x000002D0 </span>
<a name="l00262"></a>00262 <span class="preprocessor">#define XXGE_RXUOPFU_OFFSET             0x000002D4 </span>
<a name="l00266"></a>00266 <span class="preprocessor">#define XXGE_TXFL_OFFSET                        0x000002D8 </span>
<a name="l00269"></a>00269 <span class="preprocessor">#define XXGE_TXFU_OFFSET                        0x000002DC </span>
<a name="l00272"></a>00272 <span class="preprocessor">#define XXGE_TXBCSTFL_OFFSET            0x000002E0 </span>
<a name="l00275"></a>00275 <span class="preprocessor">#define XXGE_TXBCSTFU_OFFSET            0x000002E4 </span>
<a name="l00278"></a>00278 <span class="preprocessor">#define XXGE_TXMCSTFL_OFFSET            0x000002E8 </span>
<a name="l00281"></a>00281 <span class="preprocessor">#define XXGE_TXMCSTFU_OFFSET            0x000002EC </span>
<a name="l00284"></a>00284 <span class="preprocessor">#define XXGE_TXUNDRERL_OFFSET           0x000002F0 </span>
<a name="l00287"></a>00287 <span class="preprocessor">#define XXGE_TXUNDRERU_OFFSET   0x000002F4 </span>
<a name="l00290"></a>00290 <span class="preprocessor">#define XXGE_TXCTRFL_OFFSET     0x000002F8 </span>
<a name="l00294"></a>00294 <span class="preprocessor">#define XXGE_TXCTRFU_OFFSET     0x000002FC </span>
<a name="l00298"></a>00298 <span class="preprocessor">#define XXGE_TXVLANFL_OFFSET    0x00000300 </span>
<a name="l00301"></a>00301 <span class="preprocessor">#define XXGE_TXVLANFU_OFFSET    0x00000304 </span>
<a name="l00304"></a>00304 <span class="preprocessor">#define XXGE_TXPFL_OFFSET               0x00000308 </span>
<a name="l00307"></a>00307 <span class="preprocessor">#define XXGE_TXPFU_OFFSET               0x0000030C </span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="comment">/* End of Statistics Counter Registers Offset definitions */</span>
<a name="l00312"></a>00312 
<a name="l00313"></a>00313 <span class="comment">/* ??? */</span>
<a name="l00314"></a>00314 <span class="preprocessor">#define XXGE_RCW0_OFFSET        0x00000400 </span>
<a name="l00315"></a>00315 <span class="preprocessor">#define XXGE_RCW1_OFFSET        0x00000404 </span>
<a name="l00316"></a>00316 <span class="preprocessor">#define XXGE_TC_OFFSET          0x00000408 </span>
<a name="l00317"></a>00317 <span class="preprocessor">#define XXGE_FCC_OFFSET         0x0000040C </span>
<a name="l00318"></a>00318 <span class="preprocessor">//NOT using this...</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define XXGE_GERS_OFFSET        0x00000410 </span>
<a name="l00321"></a>00321 <span class="preprocessor">#define XXGE_RMTU_OFFSET        0x00000414 </span>
<a name="l00322"></a>00322 <span class="preprocessor">#define XXGE_TMTU_OFFSET        0x00000418 </span>
<a name="l00323"></a>00323 <span class="preprocessor">#define XXGE_VER_OFFSET         0x000004F8 </span>
<a name="l00324"></a>00324 <span class="preprocessor">#define XXGE_CAP_OFFSET         0x000004FC </span>
<a name="l00325"></a>00325 <span class="preprocessor">                                                                         //we may not use this...b3 is only useful</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>
<a name="l00327"></a>00327 <span class="preprocessor">#define XXGE_MDIO_REGISTER_ADDRESS  32         </span><span class="comment">/* Register to read for getting phy status */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define XXGE_MDIO_CFG0_OFFSET       0x00000500 </span>
<a name="l00329"></a>00329 <span class="preprocessor">#define XXGE_MDIO_CFG1_OFFSET       0x00000504 </span>
<a name="l00330"></a>00330 <span class="preprocessor">#define XXGE_MDIO_TX_DATA_OFFSET    0x00000508 </span>
<a name="l00331"></a>00331 <span class="preprocessor">#define XXGE_MDIO_RX_DATA_OFFSET        0x0000050C </span>
<a name="l00333"></a>00333 <span class="preprocessor">#define XXGE_TC_TXCONTROLBIT            0x1C </span><span class="comment">/* Set this bit to 0 to disable transmission */</span>
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 
<a name="l00336"></a>00336 <span class="comment">/* custom registers implemented in the user space */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#if defined     XGEMAC_MAC1__</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>  <span class="comment">// IN KINTEX-7, THESE OFFSETS ARE W.R.T. DMA BASE ADDRESS</span>
<a name="l00339"></a>00339   <span class="comment">// MAC address program is done in DMA driver.</span>
<a name="l00340"></a>00340 <span class="preprocessor">  #define XXGE_AFC_OFFSET     0x00009400  </span>
<a name="l00341"></a>00341 <span class="preprocessor">  #define XXGE_MACL_OFFSET    0x00009404  </span>
<a name="l00342"></a>00342 <span class="preprocessor">  #define XXGE_MACU_OFFSET    0x00009408  </span>
<a name="l00343"></a>00343 <span class="preprocessor">#elif   defined         XGEMAC_MAC2__</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span>  <span class="comment">// IN KINTEX-7, THESE OFFSETS ARE W.R.T. DMA BASE ADDRESS</span>
<a name="l00345"></a>00345   <span class="comment">// MAC address program is done in DMA driver.</span>
<a name="l00346"></a>00346 <span class="preprocessor">  #define XXGE_AFC_OFFSET     0x0000940C  </span>
<a name="l00347"></a>00347 <span class="preprocessor">  #define XXGE_MACL_OFFSET    0x00009410  </span>
<a name="l00348"></a>00348 <span class="preprocessor">  #define XXGE_MACU_OFFSET    0x00009414  </span>
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#Warning: No MAC is attached to this Driver instance Neither MAC1 nor MAC2.</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span>
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 
<a name="l00357"></a>00357 <span class="comment">/* ******************************************************************************* */</span>
<a name="l00358"></a>00358 
<a name="l00359"></a>00359 
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="preprocessor">#define XXGE_AFC_PM_MASK                0x00000004 </span>
<a name="l00368"></a>00368 <span class="preprocessor">#define XXGE_TPF_TPFV_MASK              0x0000FFFF </span>
<a name="l00370"></a>00370 <span class="preprocessor"></span>
<a name="l00371"></a>00371 <span class="preprocessor"></span>
<a name="l00374"></a>00374 <span class="preprocessor">#define XXGE_RCW1_RST_MASK              0x80000000 </span>
<a name="l00375"></a>00375 <span class="preprocessor">#define XXGE_RCW1_JUM_MASK      0x40000000 </span>
<a name="l00376"></a>00376 <span class="preprocessor">#define XXGE_RCW1_FCS_MASK      0x20000000 </span>
<a name="l00378"></a>00378 <span class="preprocessor">#define XXGE_RCW1_RX_MASK       0x10000000 </span>
<a name="l00379"></a>00379 <span class="preprocessor">#define XXGE_RCW1_VLAN_MASK     0x08000000 </span>
<a name="l00380"></a>00380 <span class="preprocessor">#define XXGE_RCW1_HD_MASK       0x04000000 </span>
<a name="l00381"></a>00381 <span class="preprocessor">#define XXGE_RCW1_LT_DIS_MASK   0x02000000 </span>
<a name="l00384"></a>00384 <span class="preprocessor">#define XXGE_RCW1_CL_DIS_MASK   0x01000000 </span>
<a name="l00387"></a>00387 <span class="preprocessor">#define XXGE_RCW1_PAUSEADDR_MASK 0x0000FFFF </span>
<a name="l00393"></a>00393 <span class="preprocessor"></span>
<a name="l00394"></a>00394 <span class="preprocessor"></span>
<a name="l00398"></a>00398 <span class="preprocessor">#define XXGE_TC_RST_MASK                0x80000000 </span>
<a name="l00399"></a>00399 <span class="preprocessor">#define XXGE_TC_JUM_MASK                0x40000000 </span>
<a name="l00400"></a>00400 <span class="preprocessor">#define XXGE_TC_FCS_MASK                0x20000000 </span>
<a name="l00403"></a>00403 <span class="preprocessor">#define XXGE_TC_TX_MASK         0x10000000 </span>
<a name="l00404"></a>00404 <span class="preprocessor">#define XXGE_TC_VLAN_MASK       0x08000000 </span>
<a name="l00405"></a>00405 <span class="preprocessor">#define XXGE_TC_HD_MASK         0x04000000 </span>
<a name="l00406"></a>00406 <span class="preprocessor">#define XXGE_TC_IFG_MASK                0x02000000 </span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="comment">/* !!chng... */</span>
<a name="l00410"></a>00410 <span class="preprocessor">#define XXGE_TC_TPP_MASK                0x00800000 </span>
<a name="l00411"></a>00411 <span class="preprocessor">#define XXGE_TC_DIC_MASK                0x01000000</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>
<a name="l00418"></a>00418 <span class="preprocessor">#define XXGE_FCC_FCRX_MASK      0x20000000   </span>
<a name="l00419"></a>00419 <span class="preprocessor">#define XXGE_FCC_FCTX_MASK      0x40000000   </span>
<a name="l00421"></a>00421 <span class="preprocessor"></span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="comment">/* * @name Reconciliation Sublayer Configuration  Register bit definitions</span>
<a name="l00423"></a>00423 <span class="comment">* @{</span>
<a name="l00424"></a>00424 <span class="comment">*/</span>
<a name="l00425"></a>00425 <span class="preprocessor">#define XXGE_RSC_FI_MASK                0x08000000 </span>
<a name="l00426"></a>00426 <span class="preprocessor">#define XXGE_RSC_LFR_MASK               0x10000000 </span>
<a name="l00427"></a>00427 <span class="preprocessor">#define XXGE_RSC_SGMII_MASK             0x20000000 </span>
<a name="l00428"></a>00428 <span class="preprocessor">#define XXGE_RSC_GPCS_MASK              0x40000000 </span>
<a name="l00429"></a>00429 <span class="preprocessor">#define XXGE_RSC_HOST_MASK              0x80000000 </span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="comment">/* * @name Receiver MTU Configuration Register bit definitions</span>
<a name="l00433"></a>00433 <span class="comment">* @{</span>
<a name="l00434"></a>00434 <span class="comment">*/</span>
<a name="l00435"></a>00435 <span class="preprocessor">#define XXGE_RMTU_FI_MASK               0x00010000  </span>
<a name="l00436"></a>00436 <span class="preprocessor">#define XXGE_RMTU_LFR_MASK              0x  </span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="comment">/* * @name Transmitter MTU Configuration Register bit definitions</span>
<a name="l00440"></a>00440 <span class="comment">* @{</span>
<a name="l00441"></a>00441 <span class="comment">*/</span>
<a name="l00442"></a>00442 <span class="preprocessor">#define XXGE_TMTU_FI_MASK               0x00010000      </span>
<a name="l00443"></a>00443 <span class="preprocessor">#define XXGE_TMTU_LFR_MASK              0x0001FFFF               </span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="comment">/* * @name Version Register bit definitions</span>
<a name="l00447"></a>00447 <span class="comment">* @{</span>
<a name="l00448"></a>00448 <span class="comment">*/</span>
<a name="l00449"></a>00449 <span class="preprocessor">#define XXGE_VER_MAJ            0xFF000000  </span>
<a name="l00450"></a>00450 <span class="preprocessor">#define XXGE_VER_MIN            0x00FF0000  </span>
<a name="l00451"></a>00451 <span class="preprocessor">#define XXGE_VER_PTCH           0x000000FF  </span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="comment">/* * @name Capability Register  bit definitions</span>
<a name="l00455"></a>00455 <span class="comment">* @{</span>
<a name="l00456"></a>00456 <span class="comment">*/</span>
<a name="l00457"></a>00457 <span class="preprocessor">#define XXGE_CAP_STAT_MASK              0x00000100 </span>
<a name="l00458"></a>00458 <span class="preprocessor">#define XXGE_CAP_LC10G_MASK             0x00000008  </span>
<a name="l00459"></a>00459 <span class="preprocessor">#define XXGE_CAP_LC1G_MASK              0x00000004 </span>
<a name="l00460"></a>00460 <span class="preprocessor">#define XXGE_CAP_LC100M_MASK            0x00000002  </span>
<a name="l00461"></a>00461 <span class="preprocessor">#define XXGE_CAP_LC10M_MASK             0x00000001  </span>
<a name="l00467"></a>00467 <span class="preprocessor">#define XXGE_MDIO_CFG0_MDIOEN_MASK              0x00000040  </span>
<a name="l00468"></a>00468 <span class="preprocessor">#define XXGE_MDIO_CFG0_CLOCK_DIVIDE_MAX 0x3F        </span>
<a name="l00469"></a>00469 <span class="preprocessor">#define XXGE_MDIO_PHY_LINK_UP_MASK      0x1000 </span><span class="comment">/* Checking for 12th bit  */</span>
<a name="l00470"></a>00470 
<a name="l00471"></a>00471 
<a name="l00472"></a>00472 <span class="preprocessor">#define XXGE_MDIO_MC_MDIOPRTAD_MASK             0x1F000000  </span>
<a name="l00473"></a>00473 <span class="preprocessor">#define XXGE_MDIO_MC_CLOCK_DEVAD_MAX    0x001F0000  </span>
<a name="l00474"></a>00474 <span class="preprocessor">#define XXGE_MDIO_MC_MDIO_TXOP_MASK             0x0000C000  </span>
<a name="l00475"></a>00475 <span class="preprocessor">#define XXGE_MDIO_CFG1_INITIATE_MASK    0x00000800  </span>
<a name="l00476"></a>00476 <span class="preprocessor">#define XXGE_MDIO_CFG1_READY_MASK       0x00000080  </span>
<a name="l00477"></a>00477 <span class="preprocessor">#define XXGE_MDIO_CFG1_OP_SETADDR_MASK  0x00000000  </span>
<a name="l00478"></a>00478 <span class="preprocessor">#define XXGE_MDIO_CFG1_OP_READ_MASK     0x0000C000  </span>
<a name="l00479"></a>00479 <span class="preprocessor">#define XXGE_MDIO_CFG1_OP_WRITE_MASK    0x00004000  </span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>
<a name="l00482"></a>00482 <span class="preprocessor"></span>
<a name="l00486"></a>00486 <span class="preprocessor">#define XXGE_MDIO_TX_DATA_MASK          0x0000FFFF </span>
<a name="l00491"></a>00491 <span class="preprocessor">#define XXGE_MDIO_RX_DATA_MASK          0x0000FFFF </span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>
<a name="l00497"></a>00497 <span class="preprocessor"></span>
<a name="l00502"></a>00502 <span class="preprocessor">#define XXGE_SPEED_10_GBPS              10000   </span>
<a name="l00503"></a>00503 <span class="preprocessor">#define XXGE_SPEED_1_GBPS               1000            </span>
<a name="l00504"></a>00504 <span class="preprocessor">#define XXGE_SPEED_100_MBPS     100             </span>
<a name="l00505"></a>00505 <span class="preprocessor">#define XXGE_SPEED_10_MBPS              10              </span>
<a name="l00507"></a>00507 <span class="preprocessor">#define XXGE_PHY_ADDR_LIMIT             36      </span>
<a name="l00511"></a>00511 <span class="preprocessor">#define XXGE_PHY_REG_NUM_LIMIT          35      </span>
<a name="l00514"></a>00514 <span class="preprocessor">#define XXGE_LOOPS_TO_COME_OUT_OF_RST   5000    </span>
<a name="l00519"></a>00519 <span class="preprocessor">#define XXGE_RST_DELAY_LOOPCNT_VAL      4       </span>
<a name="l00530"></a>00530 <span class="preprocessor"></span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="comment">/**************************** Type Definitions *******************************/</span>
<a name="l00532"></a>00532 
<a name="l00533"></a>00533 <span class="comment">/***************** Macros (Inline Functions) Definitions *********************/</span>
<a name="l00534"></a>00534 xdbg_stmnt(<span class="keyword">extern</span> <span class="keywordtype">int</span> indent_on);
<a name="l00535"></a>00535 
<a name="l00536"></a>00536 <span class="preprocessor">#define XXgEthernet_indent(RegOffset) \</span>
<a name="l00537"></a>00537 <span class="preprocessor"> ((indent_on &amp;&amp; ((RegOffset) &gt;= XXGE_RAF_OFFSET) &amp;&amp; ((RegOffset) &lt;=     \</span>
<a name="l00538"></a>00538 <span class="preprocessor"> XXGE_RXAERU_OFFSET)) ? &quot;\t&quot; : &quot;&quot;)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>
<a name="l00540"></a>00540 
<a name="l00541"></a>00541 <span class="preprocessor">#define XXgEthernet_reg_name(RegOffset) \</span>
<a name="l00542"></a>00542 <span class="preprocessor">        ((RegOffset) == XXGE_RXBL_OFFSET) ? &quot;XXGE_RXBL_OFFSET&quot;: \</span>
<a name="l00543"></a>00543 <span class="preprocessor">        ((RegOffset) == XXGE_RXBU_OFFSET) ? &quot;XXGE_RXBU_OFFSET&quot;: \</span>
<a name="l00544"></a>00544 <span class="preprocessor">        ((RegOffset) == XXGE_TXBL_OFFSET) ? &quot;XXGE_TXBL_OFFSET&quot;: \</span>
<a name="l00545"></a>00545 <span class="preprocessor">        ((RegOffset) == XXGE_TXBU_OFFSET) ? &quot;XXGE_TXBU_OFFSET&quot;: \</span>
<a name="l00546"></a>00546 <span class="preprocessor">        ((RegOffset) == XXGE_RXUNDRL_OFFSET) ? &quot;XXGE_RXUNDRL_OFFSET&quot;: \</span>
<a name="l00547"></a>00547 <span class="preprocessor">        ((RegOffset) == XXGE_RXUNDRU_OFFSET) ? &quot;XXGE_RXUNDRU_OFFSET&quot;: \</span>
<a name="l00548"></a>00548 <span class="preprocessor">        ((RegOffset) == XXGE_RXFRAGL_OFFSET) ? &quot;XXGE_RXFRAGL_OFFSET&quot;: \</span>
<a name="l00549"></a>00549 <span class="preprocessor">        ((RegOffset) == XXGE_RXFRAGU_OFFSET) ? &quot;XXGE_RXFRAGU_OFFSET&quot;: \</span>
<a name="l00550"></a>00550 <span class="preprocessor">        ((RegOffset) == XXGE_RX64BL_OFFSET) ? &quot;XXGE_RX64BL_OFFSET&quot;: \</span>
<a name="l00551"></a>00551 <span class="preprocessor">        ((RegOffset) == XXGE_RX64BU_OFFSET) ? &quot;XXGE_RX64BU_OFFSET&quot;: \</span>
<a name="l00552"></a>00552 <span class="preprocessor">        ((RegOffset) == XXGE_RX65B127L_OFFSET) ? &quot;XXGE_RX65B127L_OFFSET&quot;: \</span>
<a name="l00553"></a>00553 <span class="preprocessor">        ((RegOffset) == XXGE_RX65B127U_OFFSET) ? &quot;XXGE_RX65B127U_OFFSET&quot;: \</span>
<a name="l00554"></a>00554 <span class="preprocessor">        ((RegOffset) == XXGE_RX128B255L_OFFSET) ? &quot;XXGE_RX128B255L_OFFSET&quot;: \</span>
<a name="l00555"></a>00555 <span class="preprocessor">        ((RegOffset) == XXGE_RX128B255U_OFFSET) ? &quot;XXGE_RX128B255U_OFFSET&quot;: \</span>
<a name="l00556"></a>00556 <span class="preprocessor">        ((RegOffset) == XXGE_RX256B511L_OFFSET) ? &quot;XXGE_RX256B511L_OFFSET&quot;: \</span>
<a name="l00557"></a>00557 <span class="preprocessor">        ((RegOffset) == XXGE_RX256B511U_OFFSET) ? &quot;XXGE_RX256B511U_OFFSET&quot;: \</span>
<a name="l00558"></a>00558 <span class="preprocessor">        ((RegOffset) == XXGE_RX512B1023L_OFFSET) ? &quot;XXGE_RX512B1023L_OFFSET&quot;: \</span>
<a name="l00559"></a>00559 <span class="preprocessor">        ((RegOffset) == XXGE_RX512B1023U_OFFSET) ? &quot;XXGE_RX512B1023U_OFFSET&quot;: \</span>
<a name="l00560"></a>00560 <span class="preprocessor">        ((RegOffset) == XXGE_RX1024BL_OFFSET) ? &quot;XXGE_RX1024L_OFFSET&quot;: \</span>
<a name="l00561"></a>00561 <span class="preprocessor">        ((RegOffset) == XXGE_RX1024BU_OFFSET) ? &quot;XXGE_RX1024U_OFFSET&quot;: \</span>
<a name="l00562"></a>00562 <span class="preprocessor">        ((RegOffset) == XXGE_RXOVRL_OFFSET) ? &quot;XXGE_RXOVRL_OFFSET&quot;: \</span>
<a name="l00563"></a>00563 <span class="preprocessor">        ((RegOffset) == XXGE_RXOVRU_OFFSET) ? &quot;XXGE_RXOVRU_OFFSET&quot;: \</span>
<a name="l00564"></a>00564 <span class="preprocessor">        ((RegOffset) == XXGE_TX64BL_OFFSET) ? &quot;XXGE_TX64BL_OFFSET&quot;: \</span>
<a name="l00565"></a>00565 <span class="preprocessor">        ((RegOffset) == XXGE_TX64BU_OFFSET) ? &quot;XXGE_TX64BU_OFFSET&quot;: \</span>
<a name="l00566"></a>00566 <span class="preprocessor">        ((RegOffset) == XXGE_TX65B127L_OFFSET) ? &quot;XXGE_TX65B127L_OFFSET&quot;: \</span>
<a name="l00567"></a>00567 <span class="preprocessor">        ((RegOffset) == XXGE_TX65B127U_OFFSET) ? &quot;XXGE_TX65B127U_OFFSET&quot;: \</span>
<a name="l00568"></a>00568 <span class="preprocessor">        ((RegOffset) == XXGE_TX128B255L_OFFSET) ? &quot;XXGE_TX128B255L_OFFSET&quot;: \</span>
<a name="l00569"></a>00569 <span class="preprocessor">        ((RegOffset) == XXGE_TX128B255U_OFFSET) ? &quot;XXGE_TX128B255U_OFFSET&quot;: \</span>
<a name="l00570"></a>00570 <span class="preprocessor">        ((RegOffset) == XXGE_TX256B511L_OFFSET) ? &quot;XXGE_TX256B511L_OFFSET&quot;: \</span>
<a name="l00571"></a>00571 <span class="preprocessor">        ((RegOffset) == XXGE_TX256B511U_OFFSET) ? &quot;XXGE_TX256B511U_OFFSET&quot;: \</span>
<a name="l00572"></a>00572 <span class="preprocessor">        ((RegOffset) == XXGE_TX512B1023L_OFFSET) ? &quot;XXGE_TX512B1023L_OFFSET&quot;: \</span>
<a name="l00573"></a>00573 <span class="preprocessor">        ((RegOffset) == XXGE_TX512B1023U_OFFSET) ? &quot;XXGE_TX512B1023U_OFFSET&quot;: \</span>
<a name="l00574"></a>00574 <span class="preprocessor">        ((RegOffset) == XXGE_TX1024L_OFFSET) ? &quot;XXGE_TX1024L_OFFSET&quot;: \</span>
<a name="l00575"></a>00575 <span class="preprocessor">        ((RegOffset) == XXGE_TX1024U_OFFSET) ? &quot;XXGE_TX1024U_OFFSET&quot;: \</span>
<a name="l00576"></a>00576 <span class="preprocessor">        ((RegOffset) == XXGE_TXOVRL_OFFSET) ? &quot;XXGE_TXOVRL_OFFSET&quot;: \</span>
<a name="l00577"></a>00577 <span class="preprocessor">        ((RegOffset) == XXGE_TXOVRU_OFFSET) ? &quot;XXGE_TXOVRU_OFFSET&quot;: \</span>
<a name="l00578"></a>00578 <span class="preprocessor">        ((RegOffset) == XXGE_RXFL_OFFSET) ? &quot;XXGE_RXFL_OFFSET&quot;: \</span>
<a name="l00579"></a>00579 <span class="preprocessor">        ((RegOffset) == XXGE_RXFU_OFFSET) ? &quot;XXGE_RXFU_OFFSET&quot;: \</span>
<a name="l00580"></a>00580 <span class="preprocessor">        ((RegOffset) == XXGE_RXFCSERL_OFFSET) ? &quot;XXGE_RXFCSERL_OFFSET&quot;: \</span>
<a name="l00581"></a>00581 <span class="preprocessor">        ((RegOffset) == XXGE_RXFCSERU_OFFSET) ? &quot;XXGE_RXFCSERU_OFFSET&quot;: \</span>
<a name="l00582"></a>00582 <span class="preprocessor">        ((RegOffset) == XXGE_RXBCSTFL_OFFSET) ? &quot;XXGE_RXBCSTFL_OFFSET&quot;: \</span>
<a name="l00583"></a>00583 <span class="preprocessor">        ((RegOffset) == XXGE_RXBCSTFU_OFFSET) ? &quot;XXGE_RXBCSTFU_OFFSET&quot;: \</span>
<a name="l00584"></a>00584 <span class="preprocessor">        ((RegOffset) == XXGE_RXMCSTFL_OFFSET) ? &quot;XXGE_RXMCSTFL_OFFSET&quot;: \</span>
<a name="l00585"></a>00585 <span class="preprocessor">        ((RegOffset) == XXGE_RXMCSTFU_OFFSET) ? &quot;XXGE_RXMCSTFU_OFFSET&quot;: \</span>
<a name="l00586"></a>00586 <span class="preprocessor">        ((RegOffset) == XXGE_RXCTRFL_OFFSET) ? &quot;XXGE_RXCTRFL_OFFSET&quot;: \</span>
<a name="l00587"></a>00587 <span class="preprocessor">        ((RegOffset) == XXGE_RXCTRFU_OFFSET) ? &quot;XXGE_RXCTRFU_OFFSET&quot;: \</span>
<a name="l00588"></a>00588 <span class="preprocessor">        ((RegOffset) == XXGE_RXLTERL_OFFSET) ? &quot;XXGE_RXLTERL_OFFSET&quot;: \</span>
<a name="l00589"></a>00589 <span class="preprocessor">        ((RegOffset) == XXGE_RXLTERU_OFFSET) ? &quot;XXGE_RXLTERU_OFFSET&quot;: \</span>
<a name="l00590"></a>00590 <span class="preprocessor">        ((RegOffset) == XXGE_RXVLANFL_OFFSET) ? &quot;XXGE_RXVLANFL_OFFSET&quot;: \</span>
<a name="l00591"></a>00591 <span class="preprocessor">        ((RegOffset) == XXGE_RXVLANFU_OFFSET) ? &quot;XXGE_RXVLANFU_OFFSET&quot;: \</span>
<a name="l00592"></a>00592 <span class="preprocessor">        ((RegOffset) == XXGE_RXPFL_OFFSET) ? &quot;XXGE_RXFL_OFFSET&quot;: \</span>
<a name="l00593"></a>00593 <span class="preprocessor">        ((RegOffset) == XXGE_RXPFU_OFFSET) ? &quot;XXGE_RXFU_OFFSET&quot;: \</span>
<a name="l00594"></a>00594 <span class="preprocessor">        ((RegOffset) == XXGE_RXUOPFL_OFFSET) ? &quot;XXGE_RXUOPFL_OFFSET&quot;: \</span>
<a name="l00595"></a>00595 <span class="preprocessor">        ((RegOffset) == XXGE_RXUOPFU_OFFSET) ? &quot;XXGE_RXUOPFU_OFFSET&quot;: \</span>
<a name="l00596"></a>00596 <span class="preprocessor">        ((RegOffset) == XXGE_TXFL_OFFSET) ? &quot;XXGE_TXFL_OFFSET&quot;: \</span>
<a name="l00597"></a>00597 <span class="preprocessor">        ((RegOffset) == XXGE_TXFU_OFFSET) ? &quot;XXGE_TXFU_OFFSET&quot;: \</span>
<a name="l00598"></a>00598 <span class="preprocessor">        ((RegOffset) == XXGE_TXBCSTFL_OFFSET) ? &quot;XXGE_TXBCSTFL_OFFSET&quot;: \</span>
<a name="l00599"></a>00599 <span class="preprocessor">        ((RegOffset) == XXGE_TXBCSTFU_OFFSET) ? &quot;XXGE_TXBCSTFU_OFFSET&quot;: \</span>
<a name="l00600"></a>00600 <span class="preprocessor">        ((RegOffset) == XXGE_TXMCSTFL_OFFSET) ? &quot;XXGE_TXMCSTFL_OFFSET&quot;: \</span>
<a name="l00601"></a>00601 <span class="preprocessor">        ((RegOffset) == XXGE_TXMCSTFU_OFFSET) ? &quot;XXGE_TXMCSTFU_OFFSET&quot;: \</span>
<a name="l00602"></a>00602 <span class="preprocessor">        ((RegOffset) == XXGE_TXUNDRERL_OFFSET) ? &quot;XXGE_TXUNDRERL_OFFSET&quot;: \</span>
<a name="l00603"></a>00603 <span class="preprocessor">        ((RegOffset) == XXGE_TXUNDRERU_OFFSET) ? &quot;XXGE_TXUNDRERU_OFFSET&quot;: \</span>
<a name="l00604"></a>00604 <span class="preprocessor">        ((RegOffset) == XXGE_TXCTRFL_OFFSET) ? &quot;XXGE_TXCTRFL_OFFSET&quot;: \</span>
<a name="l00605"></a>00605 <span class="preprocessor">        ((RegOffset) == XXGE_TXCTRFU_OFFSET) ? &quot;XXGE_TXCTRFU_OFFSET&quot;: \</span>
<a name="l00606"></a>00606 <span class="preprocessor">        ((RegOffset) == XXGE_TXVLANFL_OFFSET) ? &quot;XXGE_TXVLANFL_OFFSET&quot;: \</span>
<a name="l00607"></a>00607 <span class="preprocessor">        ((RegOffset) == XXGE_TXVLANFU_OFFSET) ? &quot;XXGE_TXVLANFU_OFFSET&quot;: \</span>
<a name="l00608"></a>00608 <span class="preprocessor">        ((RegOffset) == XXGE_TXPFL_OFFSET) ? &quot;XXGE_TXPFL_OFFSET&quot;: \</span>
<a name="l00609"></a>00609 <span class="preprocessor">        ((RegOffset) == XXGE_TXPFU_OFFSET) ? &quot;XXGE_TXPFU_OFFSET&quot;: \</span>
<a name="l00610"></a>00610 <span class="preprocessor">        ((RegOffset) == XXGE_RCW0_OFFSET) ? &quot;XXGE_RCW0_OFFSET&quot;: \</span>
<a name="l00611"></a>00611 <span class="preprocessor">        ((RegOffset) == XXGE_RCW1_OFFSET) ? &quot;XXGE_RCW1_OFFSET&quot;: \</span>
<a name="l00612"></a>00612 <span class="preprocessor">        ((RegOffset) == XXGE_TC_OFFSET) ? &quot;XXGE_TC_OFFSET&quot;: \</span>
<a name="l00613"></a>00613 <span class="preprocessor">        ((RegOffset) == XXGE_FCC_OFFSET) ? &quot;XXGE_FCC_OFFSET&quot;: \</span>
<a name="l00614"></a>00614 <span class="preprocessor">        ((RegOffset) == XXGE_GERS_OFFSET) ? &quot;XXGE_GERS_OFFSET&quot;: \</span>
<a name="l00615"></a>00615 <span class="preprocessor">        ((RegOffset) == XXGE_RMTU_OFFSET) ? &quot;XXGE_RMTU_OFFSET&quot;: \</span>
<a name="l00616"></a>00616 <span class="preprocessor">        ((RegOffset) == XXGE_TMTU_OFFSET) ? &quot;XXGE_TMTU_OFFSET&quot;: \</span>
<a name="l00617"></a>00617 <span class="preprocessor">        ((RegOffset) == XXGE_VER_OFFSET) ? &quot;XXGE_VER_OFFSET&quot;: \</span>
<a name="l00618"></a>00618 <span class="preprocessor">        ((RegOffset) == XXGE_CAP_OFFSET) ? &quot;XXGE_CAP_OFFSET&quot;: \</span>
<a name="l00619"></a>00619 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_CFGL_OFFSET) ? &quot;XXGE_MDIO_CFGL_OFFSET&quot;: \</span>
<a name="l00620"></a>00620 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_CFGL_OFFSET) ? &quot;XXGE_MDIO_CFGL_OFFSET&quot;: \</span>
<a name="l00621"></a>00621 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_TX_OFFSET) ? &quot;XXGE_MDIO_TX_OFFSET&quot;: \</span>
<a name="l00622"></a>00622 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_RX_OFFSET) ? &quot;XXGE_MDIO_RX_OFFSET&quot;: \</span>
<a name="l00623"></a>00623 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_MIS_OFFSET) ? &quot;XXGE_MDIO_MIS_OFFSET&quot;: \</span>
<a name="l00624"></a>00624 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_MIP_OFFSET) ? &quot;XXGE_MDIO_MIP_OFFSET&quot;: \</span>
<a name="l00625"></a>00625 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_MIE_OFFSET) ? &quot;XXGE_MDIO_MIE_OFFSET&quot;: \</span>
<a name="l00626"></a>00626 <span class="preprocessor">        ((RegOffset) == XXGE_MDIO_MIA_OFFSET) ? &quot;XXGE_MDIO_MIA_OFFSET&quot;: \</span>
<a name="l00627"></a>00627 <span class="preprocessor">        ((RegOffset) == XXGE_AFC_OFFSET) ? &quot;XXGE_AFC_OFFSET&quot;: \</span>
<a name="l00628"></a>00628 <span class="preprocessor">        ((RegOffset) == XXGE_MACL_OFFSET) ? &quot;XXGE_MACL_OFFSET&quot;: \</span>
<a name="l00629"></a>00629 <span class="preprocessor">        ((RegOffset) == XXGE_MACU_OFFSET) ? &quot;XXGE_MACU_OFFSET&quot;: \</span>
<a name="l00630"></a>00630 <span class="preprocessor">        &quot;unknown&quot;)</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span>
<a name="l00632"></a>00632 <span class="preprocessor">#define XXgEthernet_print_reg_o(BaseAddress, RegOffset, Value)  \</span>
<a name="l00633"></a>00633 <span class="preprocessor">        xdbg_printf(XDBG_DEBUG_TEMAC_REG, &quot;%s0x%0x -&gt; %s(0x%0x)\n&quot;,     \</span>
<a name="l00634"></a>00634 <span class="preprocessor">                        XXgEthernet_indent(RegOffset), (Value),         \</span>
<a name="l00635"></a>00635 <span class="preprocessor">                        XXgEthernet_reg_name(RegOffset), (RegOffset))   </span>
<a name="l00636"></a>00636 <span class="preprocessor"></span>
<a name="l00637"></a>00637 <span class="preprocessor">#define XXgEthernet_print_reg_i(BaseAddress, RegOffset, Value) \</span>
<a name="l00638"></a>00638 <span class="preprocessor">        xdbg_printf(XDBG_DEBUG_TEMAC_REG, &quot;%s%s(0x%0x) -&gt; 0x%0x\n&quot;, \</span>
<a name="l00639"></a>00639 <span class="preprocessor">                XXgEthernet_indent(RegOffset),  \</span>
<a name="l00640"></a>00640 <span class="preprocessor">                XXgEthernet_reg_name(RegOffset),(RegOffset), (Value)) </span>
<a name="l00641"></a>00641 <span class="preprocessor"></span>
<a name="l00642"></a>00642 <span class="comment">/****************************************************************************/</span>
<a name="l00657"></a>00657 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#define XXgEthernet_ReadReg(BaseAddress, RegOffset)                     \</span>
<a name="l00659"></a>00659 <span class="preprocessor">({                                                                      \</span>
<a name="l00660"></a>00660 <span class="preprocessor">        u32 value;                                                      \</span>
<a name="l00661"></a>00661 <span class="preprocessor">        value = Xil_In32(((BaseAddress) + (RegOffset)));                \</span>
<a name="l00662"></a>00662 <span class="preprocessor">        XXgEthernet_print_reg_i((BaseAddress), (RegOffset), value);     \</span>
<a name="l00663"></a>00663 <span class="preprocessor">})</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#define XXgEthernet_ReadReg(BaseAddress, RegOffset)                     \</span>
<a name="l00666"></a>00666 <span class="preprocessor">        (Xil_In32(((BaseAddress) + (RegOffset))))</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span>
<a name="l00669"></a>00669 <span class="comment">/****************************************************************************/</span>
<a name="l00686"></a>00686 <span class="preprocessor">#ifdef DEBUG</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="preprocessor">#define XXgEthernet_WriteReg(BaseAddress, RegOffset, Data)              \</span>
<a name="l00688"></a>00688 <span class="preprocessor">({                                                                      \</span>
<a name="l00689"></a>00689 <span class="preprocessor">        XXgEthernet_print_reg_o((BaseAddress), (RegOffset), (Data));    \</span>
<a name="l00690"></a>00690 <span class="preprocessor">        Xil_Out32(((BaseAddress) + (RegOffset)), (Data));               \</span>
<a name="l00691"></a>00691 <span class="preprocessor">})</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define XXgEthernet_WriteReg(BaseAddress, RegOffset, Data) \</span>
<a name="l00694"></a>00694 <span class="preprocessor">        Xil_Out32(((BaseAddress) + (RegOffset)), (Data));</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span>
<a name="l00697"></a>00697 
<a name="l00698"></a>00698 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span>  }
<a name="l00700"></a>00700 <span class="preprocessor">#endif</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span>
<a name="l00702"></a>00702 <span class="preprocessor">#endif </span><span class="comment">/* end of protection macro */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Tue May 8 2012 18:55:49 for Kintex-7 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
