/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.4
Hash     : d22acb7
Date     : Sep 21 2024
Type     : Engineering
Log Time   : Sat Sep 21 12:07:09 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 41
# Timing Graph Levels: 82

#Path 1
Startpoint: add4_add.opas_r1.Q[0] (dffre at (45,30) clocked by clock)
Endpoint  : add4_add.u1.nan_sign.D[0] (dffre at (45,30) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add4_add.opas_r1.C[0] (dffre at (45,30))                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add4_add.opas_r1.Q[0] (dffre at (45,30)) [clock-to-output]                 0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1333_li1333.in[2] (.names at (45,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.017     0.892
$abc$295145$li1333_li1333.out[0] (.names at (45,30))                       0.000     0.892
| (intra 'clb' routing)                                                    0.000     0.892
add4_add.u1.nan_sign.D[0] (dffre at (45,30))                               0.000     0.892
data arrival time                                                                    0.892

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add4_add.u1.nan_sign.C[0] (dffre at (45,30))                               0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.892
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.141


#Path 2
Startpoint: add5_add.fasu_op_r2.Q[0] (dffre at (36,23) clocked by clock)
Endpoint  : add5_add.out_o1[22].D[0] (dffre at (36,23) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.fasu_op_r2.C[0] (dffre at (36,23))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add5_add.fasu_op_r2.Q[0] (dffre at (36,23)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0520_li0520.in[5] (.names at (36,23))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.017     0.892
$abc$295145$li0520_li0520.out[0] (.names at (36,23))                       0.000     0.892
| (intra 'clb' routing)                                                    0.000     0.892
add5_add.out_o1[22].D[0] (dffre at (36,23))                                0.000     0.892
data arrival time                                                                    0.892

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.out_o1[22].C[0] (dffre at (36,23))                                0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.892
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.141


#Path 3
Startpoint: add3_add.fasu_op_r2.Q[0] (dffre at (70,22) clocked by clock)
Endpoint  : add3_add.out_o1[22].D[0] (dffre at (70,22) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.fasu_op_r2.C[0] (dffre at (70,22))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.fasu_op_r2.Q[0] (dffre at (70,22)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1000_li1000.in[5] (.names at (70,22))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.039     0.913
$abc$295145$li1000_li1000.out[0] (.names at (70,22))                       0.000     0.913
| (intra 'clb' routing)                                                    0.000     0.913
add3_add.out_o1[22].D[0] (dffre at (70,22))                                0.000     0.913
data arrival time                                                                    0.913

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.out_o1[22].C[0] (dffre at (70,22))                                0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.913
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.162


#Path 4
Startpoint: add1_add.exp_r[7].Q[0] (dffre at (66,33) clocked by clock)
Endpoint  : add1_add.out_o1[30].D[0] (dffre at (66,33) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.exp_r[7].C[0] (dffre at (66,33))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add1_add.exp_r[7].Q[0] (dffre at (66,33)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0324_li0324.in[1] (.names at (66,33))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.039     0.913
$abc$295145$li0324_li0324.out[0] (.names at (66,33))                       0.000     0.913
| (intra 'clb' routing)                                                    0.000     0.913
add1_add.out_o1[30].D[0] (dffre at (66,33))                                0.000     0.913
data arrival time                                                                    0.913

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.out_o1[30].C[0] (dffre at (66,33))                                0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.913
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.162


#Path 5
Startpoint: add1_add.exp_r[7].Q[0] (dffre at (66,33) clocked by clock)
Endpoint  : add1_add.out_o1[29].D[0] (dffre at (66,33) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.exp_r[7].C[0] (dffre at (66,33))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add1_add.exp_r[7].Q[0] (dffre at (66,33)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0322_li0322.in[5] (.names at (66,33))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.039     0.913
$abc$295145$li0322_li0322.out[0] (.names at (66,33))                       0.000     0.913
| (intra 'clb' routing)                                                    0.000     0.913
add1_add.out_o1[29].D[0] (dffre at (66,33))                                0.000     0.913
data arrival time                                                                    0.913

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.out_o1[29].C[0] (dffre at (66,33))                                0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.913
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.162


#Path 6
Startpoint: add1_add.opa[31].Q[0] (dffre at (65,27) clocked by clock)
Endpoint  : add1_add.u1.signa.D[0] (dffre at (65,27) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[31].C[0] (dffre at (65,27))                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add1_add.opa[31].Q[0] (dffre at (65,27)) [clock-to-output]            0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
add1_add.u1.signa.D[0] (dffre at (65,27))                             0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.u1.signa.C[0] (dffre at (65,27))                             0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 7
Startpoint: reg1[12].Q[0] (dffre at (64,31) clocked by clock)
Endpoint  : reg2[12].D[0] (dffre at (64,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[12].C[0] (dffre at (64,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[12].Q[0] (dffre at (64,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg2[12].D[0] (dffre at (64,31))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[12].C[0] (dffre at (64,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 8
Startpoint: reg1[0].Q[0] (dffre at (47,29) clocked by clock)
Endpoint  : reg2[0].D[0] (dffre at (47,29) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[0].C[0] (dffre at (47,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[0].Q[0] (dffre at (47,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg2[0].D[0] (dffre at (47,29))                                       0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[0].C[0] (dffre at (47,29))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 9
Startpoint: x1_mul.u0.fractb_00.Q[0] (dffre at (53,25) clocked by clock)
Endpoint  : x1_mul.u0.opb_00.D[0] (dffre at (53,25) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u0.fractb_00.C[0] (dffre at (53,25))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
x1_mul.u0.fractb_00.Q[0] (dffre at (53,25)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1735_li1735.in[1] (.names at (53,25))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1735_li1735.out[0] (.names at (53,25))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
x1_mul.u0.opb_00.D[0] (dffre at (53,25))                                   0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u0.opb_00.C[0] (dffre at (53,25))                                   0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 10
Startpoint: x1_mul.u0.qnan_r_a.Q[0] (dffre at (54,22) clocked by clock)
Endpoint  : x1_mul.u0.qnan.D[0] (dffre at (54,22) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u0.qnan_r_a.C[0] (dffre at (54,22))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
x1_mul.u0.qnan_r_a.Q[0] (dffre at (54,22)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1737_li1737.in[0] (.names at (54,22))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1737_li1737.out[0] (.names at (54,22))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
x1_mul.u0.qnan.D[0] (dffre at (54,22))                                     0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u0.qnan.C[0] (dffre at (54,22))                                     0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 11
Startpoint: reg4[11].Q[0] (dffre at (53,37) clocked by clock)
Endpoint  : reg5[11].D[0] (dffre at (53,37) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[11].C[0] (dffre at (53,37))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[11].Q[0] (dffre at (53,37)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg5[11].D[0] (dffre at (53,37))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[11].C[0] (dffre at (53,37))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 12
Startpoint: x2_mul.u0.expb_ff.Q[0] (dffre at (48,42) clocked by clock)
Endpoint  : x2_mul.u0.opb_inf.D[0] (dffre at (48,42) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x2_mul.u0.expb_ff.C[0] (dffre at (48,42))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
x2_mul.u0.expb_ff.Q[0] (dffre at (48,42)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1953_li1953.in[1] (.names at (48,42))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1953_li1953.out[0] (.names at (48,42))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
x2_mul.u0.opb_inf.D[0] (dffre at (48,42))                                  0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x2_mul.u0.opb_inf.C[0] (dffre at (48,42))                                  0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 13
Startpoint: x2_mul.u2.exp_out[0].Q[0] (dffre at (50,44) clocked by clock)
Endpoint  : x2_mul.exp_r[0].D[0] (dffre at (50,44) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x2_mul.u2.exp_out[0].C[0] (dffre at (50,44))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x2_mul.u2.exp_out[0].Q[0] (dffre at (50,44)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
x2_mul.exp_r[0].D[0] (dffre at (50,44))                               0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x2_mul.exp_r[0].C[0] (dffre at (50,44))                               0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 14
Startpoint: x2_mul.u0.expb_ff.Q[0] (dffre at (48,42) clocked by clock)
Endpoint  : x2_mul.u0.qnan.D[0] (dffre at (48,42) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x2_mul.u0.expb_ff.C[0] (dffre at (48,42))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
x2_mul.u0.expb_ff.Q[0] (dffre at (48,42)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1954_li1954.in[1] (.names at (48,42))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1954_li1954.out[0] (.names at (48,42))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
x2_mul.u0.qnan.D[0] (dffre at (48,42))                                     0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x2_mul.u0.qnan.C[0] (dffre at (48,42))                                     0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 15
Startpoint: x1_mul.u0.qnan.Q[0] (dffre at (54,22) clocked by clock)
Endpoint  : x1_mul.out_o1[31].D[0] (dffre at (54,22) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u0.qnan.C[0] (dffre at (54,22))                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
x1_mul.u0.qnan.Q[0] (dffre at (54,22)) [clock-to-output]                   0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1721_li1721.in[2] (.names at (54,22))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1721_li1721.out[0] (.names at (54,22))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
x1_mul.out_o1[31].D[0] (dffre at (54,22))                                  0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.out_o1[31].C[0] (dffre at (54,22))                                  0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 16
Startpoint: reg5[11].Q[0] (dffre at (53,37) clocked by clock)
Endpoint  : add1_add.opa[11].D[0] (dffre at (53,37) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[11].C[0] (dffre at (53,37))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg5[11].Q[0] (dffre at (53,37)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
add1_add.opa[11].D[0] (dffre at (53,37))                              0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[11].C[0] (dffre at (53,37))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 17
Startpoint: x3_mul.out[1].Q[0] (dffre at (47,47) clocked by clock)
Endpoint  : x1_mul.opa_r[1].D[0] (dffre at (47,47) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x3_mul.out[1].C[0] (dffre at (47,47))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x3_mul.out[1].Q[0] (dffre at (47,47)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
x1_mul.opa_r[1].D[0] (dffre at (47,47))                               0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x1_mul.opa_r[1].C[0] (dffre at (47,47))                               0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 18
Startpoint: reg5[30].Q[0] (dffre at (61,20) clocked by clock)
Endpoint  : add1_add.opa[30].D[0] (dffre at (61,20) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[30].C[0] (dffre at (61,20))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg5[30].Q[0] (dffre at (61,20)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
add1_add.opa[30].D[0] (dffre at (61,20))                              0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[30].C[0] (dffre at (61,20))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 19
Startpoint: reg4[12].Q[0] (dffre at (64,31) clocked by clock)
Endpoint  : reg5[12].D[0] (dffre at (64,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[12].C[0] (dffre at (64,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[12].Q[0] (dffre at (64,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg5[12].D[0] (dffre at (64,31))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[12].C[0] (dffre at (64,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 20
Startpoint: add2_add.opb_r[22].Q[0] (dffre at (30,36) clocked by clock)
Endpoint  : add2_add.u1.fractb_out[25].D[0] (dffre at (30,36) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.opb_r[22].C[0] (dffre at (30,36))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add2_add.opb_r[22].Q[0] (dffre at (30,36)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0714_li0714.in[4] (.names at (30,36))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li0714_li0714.out[0] (.names at (30,36))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
add2_add.u1.fractb_out[25].D[0] (dffre at (30,36))                         0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.u1.fractb_out[25].C[0] (dffre at (30,36))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 21
Startpoint: reg4[26].Q[0] (dffre at (55,40) clocked by clock)
Endpoint  : reg5[26].D[0] (dffre at (55,40) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[26].C[0] (dffre at (55,40))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[26].Q[0] (dffre at (55,40)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg5[26].D[0] (dffre at (55,40))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[26].C[0] (dffre at (55,40))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 22
Startpoint: reg5[16].Q[0] (dffre at (63,32) clocked by clock)
Endpoint  : add1_add.opa[16].D[0] (dffre at (63,32) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[16].C[0] (dffre at (63,32))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg5[16].Q[0] (dffre at (63,32)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
add1_add.opa[16].D[0] (dffre at (63,32))                              0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[16].C[0] (dffre at (63,32))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 23
Startpoint: reg3[24].Q[0] (dffre at (57,31) clocked by clock)
Endpoint  : reg4[24].D[0] (dffre at (57,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[24].C[0] (dffre at (57,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg3[24].Q[0] (dffre at (57,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg4[24].D[0] (dffre at (57,31))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[24].C[0] (dffre at (57,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 24
Startpoint: x3_mul.u2.inf.Q[0] (dffre at (46,35) clocked by clock)
Endpoint  : x3_mul.inf_mul_r.D[0] (dffre at (46,35) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x3_mul.u2.inf.C[0] (dffre at (46,35))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x3_mul.u2.inf.Q[0] (dffre at (46,35)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
x3_mul.inf_mul_r.D[0] (dffre at (46,35))                              0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x3_mul.inf_mul_r.C[0] (dffre at (46,35))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 25
Startpoint: reg4[19].Q[0] (dffre at (44,22) clocked by clock)
Endpoint  : reg5[19].D[0] (dffre at (44,22) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[19].C[0] (dffre at (44,22))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[19].Q[0] (dffre at (44,22)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg5[19].D[0] (dffre at (44,22))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[19].C[0] (dffre at (44,22))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 26
Startpoint: add2_add.u0.snan_r_a.Q[0] (dffre at (33,37) clocked by clock)
Endpoint  : add2_add.u0.snan.D[0] (dffre at (33,37) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.u0.snan_r_a.C[0] (dffre at (33,37))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add2_add.u0.snan_r_a.Q[0] (dffre at (33,37)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0660_li0660.in[2] (.names at (33,37))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li0660_li0660.out[0] (.names at (33,37))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
add2_add.u0.snan.D[0] (dffre at (33,37))                                   0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.u0.snan.C[0] (dffre at (33,37))                                   0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 27
Startpoint: add5_add.opb_r[0].Q[0] (dffre at (36,24) clocked by clock)
Endpoint  : add5_add.u1.fractb_out[3].D[0] (dffre at (36,24) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.opb_r[0].C[0] (dffre at (36,24))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add5_add.opb_r[0].Q[0] (dffre at (36,24)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1447_li1447.in[2] (.names at (36,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1447_li1447.out[0] (.names at (36,24))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
add5_add.u1.fractb_out[3].D[0] (dffre at (36,24))                          0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.u1.fractb_out[3].C[0] (dffre at (36,24))                          0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 28
Startpoint: add5_add.out_o1[6].Q[0] (dffre at (35,21) clocked by clock)
Endpoint  : add5_add.out[6].D[0] (dffre at (35,21) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add5_add.out_o1[6].C[0] (dffre at (35,21))                            0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add5_add.out_o1[6].Q[0] (dffre at (35,21)) [clock-to-output]          0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
add5_add.out[6].D[0] (dffre at (35,21))                               0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add5_add.out[6].C[0] (dffre at (35,21))                               0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 29
Startpoint: reg2[28].Q[0] (dffre at (66,18) clocked by clock)
Endpoint  : reg3[28].D[0] (dffre at (66,18) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[28].C[0] (dffre at (66,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg2[28].Q[0] (dffre at (66,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg3[28].D[0] (dffre at (66,18))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[28].C[0] (dffre at (66,18))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 30
Startpoint: reg2[24].Q[0] (dffre at (57,31) clocked by clock)
Endpoint  : reg3[24].D[0] (dffre at (57,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[24].C[0] (dffre at (57,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg2[24].Q[0] (dffre at (57,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg3[24].D[0] (dffre at (57,31))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[24].C[0] (dffre at (57,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 31
Startpoint: add1_add.u1.fasu_op.Q[0] (dffre at (66,28) clocked by clock)
Endpoint  : add1_add.fract_out_q[26].D[0] (dffre at (66,28) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.u1.fasu_op.C[0] (dffre at (66,28))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add1_add.u1.fasu_op.Q[0] (dffre at (66,28)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0262_li0262.in[4] (.names at (66,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li0262_li0262.out[0] (.names at (66,28))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
add1_add.fract_out_q[26].D[0] (dffre at (66,28))                           0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.fract_out_q[26].C[0] (dffre at (66,28))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 32
Startpoint: add1_add.u1.fasu_op.Q[0] (dffre at (66,28) clocked by clock)
Endpoint  : add1_add.fract_out_q[27].D[0] (dffre at (66,28) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.u1.fasu_op.C[0] (dffre at (66,28))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add1_add.u1.fasu_op.Q[0] (dffre at (66,28)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0263_li0263.in[4] (.names at (66,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li0263_li0263.out[0] (.names at (66,28))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
add1_add.fract_out_q[27].D[0] (dffre at (66,28))                           0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.fract_out_q[27].C[0] (dffre at (66,28))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 33
Startpoint: x3_mul.out_o1[31].Q[0] (dffre at (45,27) clocked by clock)
Endpoint  : x3_mul.out[31].D[0] (dffre at (45,27) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x3_mul.out_o1[31].C[0] (dffre at (45,27))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x3_mul.out_o1[31].Q[0] (dffre at (45,27)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
x3_mul.out[31].D[0] (dffre at (45,27))                                0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x3_mul.out[31].C[0] (dffre at (45,27))                                0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 34
Startpoint: x2_mul.out_o1[25].Q[0] (dffre at (51,50) clocked by clock)
Endpoint  : x2_mul.out[25].D[0] (dffre at (51,50) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x2_mul.out_o1[25].C[0] (dffre at (51,50))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x2_mul.out_o1[25].Q[0] (dffre at (51,50)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
x2_mul.out[25].D[0] (dffre at (51,50))                                0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x2_mul.out[25].C[0] (dffre at (51,50))                                0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 35
Startpoint: add2_add.u1.exp_dn_out[2].Q[0] (dffre at (35,36) clocked by clock)
Endpoint  : add2_add.exp_r[2].D[0] (dffre at (35,36) clocked by clock)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                  0.000     0.000
clock source latency                                                    0.000     0.000
clock.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
add2_add.u1.exp_dn_out[2].C[0] (dffre at (35,36))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
add2_add.u1.exp_dn_out[2].Q[0] (dffre at (35,36)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                 0.131     0.939
add2_add.exp_r[2].D[0] (dffre at (35,36))                               0.000     0.939
data arrival time                                                                 0.939

clock clock (rise edge)                                  0.000     0.000
clock source latency                                                    0.000     0.000
clock.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
add2_add.exp_r[2].C[0] (dffre at (35,36))                               0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.939
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.188


#Path 36
Startpoint: add3_add.opb_r[0].Q[0] (dffre at (64,21) clocked by clock)
Endpoint  : add3_add.u1.fractb_out[3].D[0] (dffre at (64,21) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.opb_r[0].C[0] (dffre at (64,21))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.opb_r[0].Q[0] (dffre at (64,21)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1058_li1058.in[2] (.names at (64,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1058_li1058.out[0] (.names at (64,21))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
add3_add.u1.fractb_out[3].D[0] (dffre at (64,21))                          0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.fractb_out[3].C[0] (dffre at (64,21))                          0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 37
Startpoint: reg2[3].Q[0] (dffre at (59,29) clocked by clock)
Endpoint  : reg3[3].D[0] (dffre at (59,29) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[3].C[0] (dffre at (59,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg2[3].Q[0] (dffre at (59,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg3[3].D[0] (dffre at (59,29))                                       0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[3].C[0] (dffre at (59,29))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 38
Startpoint: x1_mul.opa_r[30].Q[0] (dffre at (55,22) clocked by clock)
Endpoint  : x1_mul.u2.inf.D[0] (dffre at (55,22) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.opa_r[30].C[0] (dffre at (55,22))                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
x1_mul.opa_r[30].Q[0] (dffre at (55,22)) [clock-to-output]                 0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1539_li1539.in[1] (.names at (55,22))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$abc$295145$li1539_li1539.out[0] (.names at (55,22))                       0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
x1_mul.u2.inf.D[0] (dffre at (55,22))                                      0.000     0.939
data arrival time                                                                    0.939

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u2.inf.C[0] (dffre at (55,22))                                      0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.939
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.188


#Path 39
Startpoint: reg1[28].Q[0] (dffre at (66,18) clocked by clock)
Endpoint  : reg2[28].D[0] (dffre at (66,18) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[28].C[0] (dffre at (66,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[28].Q[0] (dffre at (66,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg2[28].D[0] (dffre at (66,18))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[28].C[0] (dffre at (66,18))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 40
Startpoint: reg1[26].Q[0] (dffre at (55,40) clocked by clock)
Endpoint  : reg2[26].D[0] (dffre at (55,40) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[26].C[0] (dffre at (55,40))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[26].Q[0] (dffre at (55,40)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg2[26].D[0] (dffre at (55,40))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[26].C[0] (dffre at (55,40))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 41
Startpoint: reg1[24].Q[0] (dffre at (57,31) clocked by clock)
Endpoint  : reg2[24].D[0] (dffre at (57,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[24].C[0] (dffre at (57,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[24].Q[0] (dffre at (57,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg2[24].D[0] (dffre at (57,31))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[24].C[0] (dffre at (57,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 42
Startpoint: reg5[3].Q[0] (dffre at (59,29) clocked by clock)
Endpoint  : add1_add.opa[3].D[0] (dffre at (59,29) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[3].C[0] (dffre at (59,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg5[3].Q[0] (dffre at (59,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
add1_add.opa[3].D[0] (dffre at (59,29))                               0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[3].C[0] (dffre at (59,29))                               0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 43
Startpoint: reg1[18].Q[0] (dffre at (44,22) clocked by clock)
Endpoint  : reg2[18].D[0] (dffre at (44,22) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[18].C[0] (dffre at (44,22))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[18].Q[0] (dffre at (44,22)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
reg2[18].D[0] (dffre at (44,22))                                      0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[18].C[0] (dffre at (44,22))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 44
Startpoint: add1_add.out_o1[6].Q[0] (dffre at (47,32) clocked by clock)
Endpoint  : add1_add.out[6].D[0] (dffre at (47,32) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.out_o1[6].C[0] (dffre at (47,32))                            0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add1_add.out_o1[6].Q[0] (dffre at (47,32)) [clock-to-output]          0.000     0.808
| (intra 'clb' routing)                                               0.131     0.939
add1_add.out[6].D[0] (dffre at (47,32))                               0.000     0.939
data arrival time                                                               0.939

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.out[6].C[0] (dffre at (47,32))                               0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.939
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.188


#Path 45
Startpoint: add5_add.opb_r[17].Q[0] (dffre at (61,26) clocked by clock)
Endpoint  : add1_add.u1.fractb_out[20].D[0] (dffre at (61,26) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.opb_r[17].C[0] (dffre at (61,26))                                 0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add5_add.opb_r[17].Q[0] (dffre at (61,26)) [clock-to-output]               0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0397_li0397.in[3] (.names at (61,26))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.073     0.947
$abc$295145$li0397_li0397.out[0] (.names at (61,26))                       0.000     0.947
| (intra 'clb' routing)                                                    0.000     0.947
add1_add.u1.fractb_out[20].D[0] (dffre at (61,26))                         0.000     0.947
data arrival time                                                                    0.947

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.u1.fractb_out[20].C[0] (dffre at (61,26))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.947
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.196


#Path 46
Startpoint: add3_add.u1.add_d.Q[0] (dffre at (63,21) clocked by clock)
Endpoint  : add3_add.u1.exp_dn_out[1].D[0] (dffre at (63,21) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.add_d.C[0] (dffre at (63,21))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.u1.add_d.Q[0] (dffre at (63,21)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0721_li0721.in[5] (.names at (63,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.076     0.951
$abc$295145$li0721_li0721.out[0] (.names at (63,21))                       0.000     0.951
| (intra 'clb' routing)                                                    0.000     0.951
add3_add.u1.exp_dn_out[1].D[0] (dffre at (63,21))                          0.000     0.951
data arrival time                                                                    0.951

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.exp_dn_out[1].C[0] (dffre at (63,21))                          0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.951
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.200


#Path 47
Startpoint: add3_add.u1.add_d.Q[0] (dffre at (63,21) clocked by clock)
Endpoint  : add3_add.u1.exp_dn_out[7].D[0] (dffre at (63,21) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.add_d.C[0] (dffre at (63,21))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.u1.add_d.Q[0] (dffre at (63,21)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0733_li0733.in[5] (.names at (63,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.076     0.951
$abc$295145$li0733_li0733.out[0] (.names at (63,21))                       0.000     0.951
| (intra 'clb' routing)                                                    0.000     0.951
add3_add.u1.exp_dn_out[7].D[0] (dffre at (63,21))                          0.000     0.951
data arrival time                                                                    0.951

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.exp_dn_out[7].C[0] (dffre at (63,21))                          0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.951
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.200


#Path 48
Startpoint: add2_add.opas_r1.Q[0] (dffre at (34,37) clocked by clock)
Endpoint  : add2_add.u1.nan_sign.D[0] (dffre at (34,37) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.opas_r1.C[0] (dffre at (34,37))                                   0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add2_add.opas_r1.Q[0] (dffre at (34,37)) [clock-to-output]                 0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0716_li0716.in[0] (.names at (34,37))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.076     0.951
$abc$295145$li0716_li0716.out[0] (.names at (34,37))                       0.000     0.951
| (intra 'clb' routing)                                                    0.000     0.951
add2_add.u1.nan_sign.D[0] (dffre at (34,37))                               0.000     0.951
data arrival time                                                                    0.951

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.u1.nan_sign.C[0] (dffre at (34,37))                               0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.951
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.200


#Path 49
Startpoint: add3_add.u1.add_d.Q[0] (dffre at (63,21) clocked by clock)
Endpoint  : add3_add.u1.exp_dn_out[0].D[0] (dffre at (63,21) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.add_d.C[0] (dffre at (63,21))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.u1.add_d.Q[0] (dffre at (63,21)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0719_li0719.in[5] (.names at (63,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.076     0.951
$abc$295145$li0719_li0719.out[0] (.names at (63,21))                       0.000     0.951
| (intra 'clb' routing)                                                    0.000     0.951
add3_add.u1.exp_dn_out[0].D[0] (dffre at (63,21))                          0.000     0.951
data arrival time                                                                    0.951

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.exp_dn_out[0].C[0] (dffre at (63,21))                          0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.951
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.200


#Path 50
Startpoint: add3_add.u1.add_d.Q[0] (dffre at (63,21) clocked by clock)
Endpoint  : add3_add.u1.exp_dn_out[3].D[0] (dffre at (63,21) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.add_d.C[0] (dffre at (63,21))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.u1.add_d.Q[0] (dffre at (63,21)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0725_li0725.in[4] (.names at (63,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.076     0.951
$abc$295145$li0725_li0725.out[0] (.names at (63,21))                       0.000     0.951
| (intra 'clb' routing)                                                    0.000     0.951
add3_add.u1.exp_dn_out[3].D[0] (dffre at (63,21))                          0.000     0.951
data arrival time                                                                    0.951

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.exp_dn_out[3].C[0] (dffre at (63,21))                          0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.951
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.200


#Path 51
Startpoint: add1_add.u1.fasu_op.Q[0] (dffre at (66,28) clocked by clock)
Endpoint  : add1_add.fract_out_q[23].D[0] (dffre at (66,28) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.u1.fasu_op.C[0] (dffre at (66,28))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add1_add.u1.fasu_op.Q[0] (dffre at (66,28)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$auto_15871.S[23].in[1] (.names at (66,28))                                0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$auto_15871.S[23].out[0] (.names at (66,28))                               0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
$auto_15871.C[24].p[0] (adder_carry at (66,28))                            0.000     0.939
| (primitive 'adder_carry' combinational delay)                            0.018     0.958
$auto_15871.C[24].sumout[0] (adder_carry at (66,28))                       0.000     0.958
| (intra 'clb' routing)                                                    0.000     0.958
add1_add.fract_out_q[23].D[0] (dffre at (66,28))                           0.000     0.958
data arrival time                                                                    0.958

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.fract_out_q[23].C[0] (dffre at (66,28))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.958
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.207


#Path 52
Startpoint: add1_add.u1.fasu_op.Q[0] (dffre at (66,28) clocked by clock)
Endpoint  : add1_add.fract_out_q[25].D[0] (dffre at (66,28) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.u1.fasu_op.C[0] (dffre at (66,28))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add1_add.u1.fasu_op.Q[0] (dffre at (66,28)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$auto_15871.S[25].in[1] (.names at (66,28))                                0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$auto_15871.S[25].out[0] (.names at (66,28))                               0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
$auto_15871.C[26].p[0] (adder_carry at (66,28))                            0.000     0.939
| (primitive 'adder_carry' combinational delay)                            0.018     0.958
$auto_15871.C[26].sumout[0] (adder_carry at (66,28))                       0.000     0.958
| (intra 'clb' routing)                                                    0.000     0.958
add1_add.fract_out_q[25].D[0] (dffre at (66,28))                           0.000     0.958
data arrival time                                                                    0.958

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.fract_out_q[25].C[0] (dffre at (66,28))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.958
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.207


#Path 53
Startpoint: add1_add.u1.fasu_op.Q[0] (dffre at (66,28) clocked by clock)
Endpoint  : add1_add.fract_out_q[24].D[0] (dffre at (66,28) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.u1.fasu_op.C[0] (dffre at (66,28))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add1_add.u1.fasu_op.Q[0] (dffre at (66,28)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$auto_15871.S[24].in[1] (.names at (66,28))                                0.000     0.874
| (primitive '.names' combinational delay)                                 0.065     0.939
$auto_15871.S[24].out[0] (.names at (66,28))                               0.000     0.939
| (intra 'clb' routing)                                                    0.000     0.939
$auto_15871.C[25].p[0] (adder_carry at (66,28))                            0.000     0.939
| (primitive 'adder_carry' combinational delay)                            0.018     0.958
$auto_15871.C[25].sumout[0] (adder_carry at (66,28))                       0.000     0.958
| (intra 'clb' routing)                                                    0.000     0.958
add1_add.fract_out_q[24].D[0] (dffre at (66,28))                           0.000     0.958
data arrival time                                                                    0.958

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add1_add.fract_out_q[24].C[0] (dffre at (66,28))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.958
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.207


#Path 54
Startpoint: reg3[12].Q[0] (dffre at (64,31) clocked by clock)
Endpoint  : reg4[12].D[0] (dffre at (64,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[12].C[0] (dffre at (64,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg3[12].Q[0] (dffre at (64,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg4[12].D[0] (dffre at (64,31))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[12].C[0] (dffre at (64,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 55
Startpoint: reg4[10].Q[0] (dffre at (64,31) clocked by clock)
Endpoint  : reg5[10].D[0] (dffre at (64,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[10].C[0] (dffre at (64,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[10].Q[0] (dffre at (64,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg5[10].D[0] (dffre at (64,31))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[10].C[0] (dffre at (64,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 56
Startpoint: reg3[3].Q[0] (dffre at (59,29) clocked by clock)
Endpoint  : reg4[3].D[0] (dffre at (59,29) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[3].C[0] (dffre at (59,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg3[3].Q[0] (dffre at (59,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg4[3].D[0] (dffre at (59,29))                                       0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[3].C[0] (dffre at (59,29))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 57
Startpoint: add1_add.opa[14].Q[0] (dffre at (57,24) clocked by clock)
Endpoint  : add3_add.opb_r[14].D[0] (dffre at (57,24) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[14].C[0] (dffre at (57,24))                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add1_add.opa[14].Q[0] (dffre at (57,24)) [clock-to-output]            0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add3_add.opb_r[14].D[0] (dffre at (57,24))                            0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add3_add.opb_r[14].C[0] (dffre at (57,24))                            0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 58
Startpoint: x3_mul.u2.sign.Q[0] (dffre at (45,27) clocked by clock)
Endpoint  : x3_mul.sign.D[0] (dffre at (45,27) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x3_mul.u2.sign.C[0] (dffre at (45,27))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x3_mul.u2.sign.Q[0] (dffre at (45,27)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
x3_mul.sign.D[0] (dffre at (45,27))                                   0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x3_mul.sign.C[0] (dffre at (45,27))                                   0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 59
Startpoint: add1_add.opa[10].Q[0] (dffre at (61,28) clocked by clock)
Endpoint  : add3_add.opb_r[10].D[0] (dffre at (61,28) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[10].C[0] (dffre at (61,28))                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add1_add.opa[10].Q[0] (dffre at (61,28)) [clock-to-output]            0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add3_add.opb_r[10].D[0] (dffre at (61,28))                            0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add3_add.opb_r[10].C[0] (dffre at (61,28))                            0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 60
Startpoint: reg3[16].Q[0] (dffre at (63,32) clocked by clock)
Endpoint  : reg4[16].D[0] (dffre at (63,32) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[16].C[0] (dffre at (63,32))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg3[16].Q[0] (dffre at (63,32)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg4[16].D[0] (dffre at (63,32))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[16].C[0] (dffre at (63,32))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 61
Startpoint: add1_add.opa[9].Q[0] (dffre at (61,28) clocked by clock)
Endpoint  : add3_add.opb_r[9].D[0] (dffre at (61,28) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[9].C[0] (dffre at (61,28))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add1_add.opa[9].Q[0] (dffre at (61,28)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add3_add.opb_r[9].D[0] (dffre at (61,28))                             0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add3_add.opb_r[9].C[0] (dffre at (61,28))                             0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 62
Startpoint: add2_add.out[7].Q[0] (dffre at (46,38) clocked by clock)
Endpoint  : x2_mul.opb_r[7].D[0] (dffre at (46,38) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add2_add.out[7].C[0] (dffre at (46,38))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add2_add.out[7].Q[0] (dffre at (46,38)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
x2_mul.opb_r[7].D[0] (dffre at (46,38))                               0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x2_mul.opb_r[7].C[0] (dffre at (46,38))                               0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 63
Startpoint: add5_add.out[13].Q[0] (dffre at (29,31) clocked by clock)
Endpoint  : add2_add.opa_r[13].D[0] (dffre at (29,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add5_add.out[13].C[0] (dffre at (29,31))                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add5_add.out[13].Q[0] (dffre at (29,31)) [clock-to-output]            0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add2_add.opa_r[13].D[0] (dffre at (29,31))                            0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add2_add.opa_r[13].C[0] (dffre at (29,31))                            0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 64
Startpoint: reg1[16].Q[0] (dffre at (63,32) clocked by clock)
Endpoint  : reg2[16].D[0] (dffre at (63,32) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[16].C[0] (dffre at (63,32))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[16].Q[0] (dffre at (63,32)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg2[16].D[0] (dffre at (63,32))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[16].C[0] (dffre at (63,32))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 65
Startpoint: reg2[29].Q[0] (dffre at (61,20) clocked by clock)
Endpoint  : reg3[29].D[0] (dffre at (61,20) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[29].C[0] (dffre at (61,20))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg2[29].Q[0] (dffre at (61,20)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg3[29].D[0] (dffre at (61,20))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[29].C[0] (dffre at (61,20))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 66
Startpoint: add2_add.u1.fasu_op.Q[0] (dffre at (32,36) clocked by clock)
Endpoint  : add2_add.fract_out_q[26].D[0] (dffre at (32,36) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.u1.fasu_op.C[0] (dffre at (32,36))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add2_add.u1.fasu_op.Q[0] (dffre at (32,36)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0452_li0452.in[4] (.names at (32,36))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li0452_li0452.out[0] (.names at (32,36))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add2_add.fract_out_q[26].D[0] (dffre at (32,36))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.fract_out_q[26].C[0] (dffre at (32,36))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 67
Startpoint: add2_add.u1.fasu_op.Q[0] (dffre at (32,36) clocked by clock)
Endpoint  : add2_add.fract_out_q[27].D[0] (dffre at (32,36) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.u1.fasu_op.C[0] (dffre at (32,36))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add2_add.u1.fasu_op.Q[0] (dffre at (32,36)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0453_li0453.in[4] (.names at (32,36))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li0453_li0453.out[0] (.names at (32,36))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add2_add.fract_out_q[27].D[0] (dffre at (32,36))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add2_add.fract_out_q[27].C[0] (dffre at (32,36))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 68
Startpoint: reg2[23].Q[0] (dffre at (55,40) clocked by clock)
Endpoint  : reg3[23].D[0] (dffre at (55,40) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[23].C[0] (dffre at (55,40))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg2[23].Q[0] (dffre at (55,40)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg3[23].D[0] (dffre at (55,40))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[23].C[0] (dffre at (55,40))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 69
Startpoint: reg2[18].Q[0] (dffre at (44,22) clocked by clock)
Endpoint  : reg3[18].D[0] (dffre at (44,22) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[18].C[0] (dffre at (44,22))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg2[18].Q[0] (dffre at (44,22)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg3[18].D[0] (dffre at (44,22))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[18].C[0] (dffre at (44,22))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 70
Startpoint: add3_add.u1.fasu_op.Q[0] (dffre at (65,21) clocked by clock)
Endpoint  : add3_add.fract_out_q[27].D[0] (dffre at (65,21) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.fasu_op.C[0] (dffre at (65,21))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.u1.fasu_op.Q[0] (dffre at (65,21)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0766_li0766.in[4] (.names at (65,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li0766_li0766.out[0] (.names at (65,21))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add3_add.fract_out_q[27].D[0] (dffre at (65,21))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.fract_out_q[27].C[0] (dffre at (65,21))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 71
Startpoint: add3_add.u1.fasu_op.Q[0] (dffre at (65,21) clocked by clock)
Endpoint  : add3_add.fract_out_q[26].D[0] (dffre at (65,21) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u1.fasu_op.C[0] (dffre at (65,21))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.u1.fasu_op.Q[0] (dffre at (65,21)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li0765_li0765.in[4] (.names at (65,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li0765_li0765.out[0] (.names at (65,21))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add3_add.fract_out_q[26].D[0] (dffre at (65,21))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.fract_out_q[26].C[0] (dffre at (65,21))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 72
Startpoint: add4_add.u1.fasu_op.Q[0] (dffre at (35,28) clocked by clock)
Endpoint  : add4_add.fract_out_q[27].D[0] (dffre at (35,28) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add4_add.u1.fasu_op.C[0] (dffre at (35,28))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add4_add.u1.fasu_op.Q[0] (dffre at (35,28)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1132_li1132.in[3] (.names at (35,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li1132_li1132.out[0] (.names at (35,28))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add4_add.fract_out_q[27].D[0] (dffre at (35,28))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add4_add.fract_out_q[27].C[0] (dffre at (35,28))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 73
Startpoint: add4_add.u1.fasu_op.Q[0] (dffre at (35,28) clocked by clock)
Endpoint  : add4_add.fract_out_q[26].D[0] (dffre at (35,28) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add4_add.u1.fasu_op.C[0] (dffre at (35,28))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add4_add.u1.fasu_op.Q[0] (dffre at (35,28)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1131_li1131.in[4] (.names at (35,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li1131_li1131.out[0] (.names at (35,28))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add4_add.fract_out_q[26].D[0] (dffre at (35,28))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add4_add.fract_out_q[26].C[0] (dffre at (35,28))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 74
Startpoint: add5_add.u1.fasu_op.Q[0] (dffre at (35,24) clocked by clock)
Endpoint  : add5_add.fract_out_q[27].D[0] (dffre at (35,24) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.u1.fasu_op.C[0] (dffre at (35,24))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add5_add.u1.fasu_op.Q[0] (dffre at (35,24)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1383_li1383.in[3] (.names at (35,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li1383_li1383.out[0] (.names at (35,24))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add5_add.fract_out_q[27].D[0] (dffre at (35,24))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.fract_out_q[27].C[0] (dffre at (35,24))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 75
Startpoint: reg1[29].Q[0] (dffre at (61,20) clocked by clock)
Endpoint  : reg2[29].D[0] (dffre at (61,20) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[29].C[0] (dffre at (61,20))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[29].Q[0] (dffre at (61,20)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg2[29].D[0] (dffre at (61,20))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[29].C[0] (dffre at (61,20))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 76
Startpoint: reg1[27].Q[0] (dffre at (55,20) clocked by clock)
Endpoint  : reg2[27].D[0] (dffre at (55,20) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[27].C[0] (dffre at (55,20))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[27].Q[0] (dffre at (55,20)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg2[27].D[0] (dffre at (55,20))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[27].C[0] (dffre at (55,20))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 77
Startpoint: reg1[23].Q[0] (dffre at (55,40) clocked by clock)
Endpoint  : reg2[23].D[0] (dffre at (55,40) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[23].C[0] (dffre at (55,40))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[23].Q[0] (dffre at (55,40)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg2[23].D[0] (dffre at (55,40))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[23].C[0] (dffre at (55,40))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 78
Startpoint: reg1[20].Q[0] (dffre at (57,31) clocked by clock)
Endpoint  : reg2[20].D[0] (dffre at (57,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[20].C[0] (dffre at (57,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[20].Q[0] (dffre at (57,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg2[20].D[0] (dffre at (57,31))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[20].C[0] (dffre at (57,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 79
Startpoint: reg4[18].Q[0] (dffre at (44,22) clocked by clock)
Endpoint  : reg5[18].D[0] (dffre at (44,22) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[18].C[0] (dffre at (44,22))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[18].Q[0] (dffre at (44,22)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg5[18].D[0] (dffre at (44,22))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[18].C[0] (dffre at (44,22))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 80
Startpoint: reg1[9].Q[0] (dffre at (42,21) clocked by clock)
Endpoint  : reg2[9].D[0] (dffre at (42,21) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[9].C[0] (dffre at (42,21))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[9].Q[0] (dffre at (42,21)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg2[9].D[0] (dffre at (42,21))                                       0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[9].C[0] (dffre at (42,21))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 81
Startpoint: add5_add.u1.fasu_op.Q[0] (dffre at (35,24) clocked by clock)
Endpoint  : add5_add.fract_out_q[26].D[0] (dffre at (35,24) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.u1.fasu_op.C[0] (dffre at (35,24))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add5_add.u1.fasu_op.Q[0] (dffre at (35,24)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1382_li1382.in[4] (.names at (35,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li1382_li1382.out[0] (.names at (35,24))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add5_add.fract_out_q[26].D[0] (dffre at (35,24))                           0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.fract_out_q[26].C[0] (dffre at (35,24))                           0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 82
Startpoint: reg1[3].Q[0] (dffre at (59,29) clocked by clock)
Endpoint  : reg2[3].D[0] (dffre at (59,29) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg1[3].C[0] (dffre at (59,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg1[3].Q[0] (dffre at (59,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg2[3].D[0] (dffre at (59,29))                                       0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg2[3].C[0] (dffre at (59,29))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 83
Startpoint: add5_add.u1.exp_dn_out[7].Q[0] (dffre at (38,23) clocked by clock)
Endpoint  : add5_add.exp_r[7].D[0] (dffre at (38,23) clocked by clock)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock (rise edge)                                  0.000     0.000
clock source latency                                                    0.000     0.000
clock.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
add5_add.u1.exp_dn_out[7].C[0] (dffre at (38,23))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                           0.029     0.808
add5_add.u1.exp_dn_out[7].Q[0] (dffre at (38,23)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                 0.165     0.973
add5_add.exp_r[7].D[0] (dffre at (38,23))                               0.000     0.973
data arrival time                                                                 0.973

clock clock (rise edge)                                  0.000     0.000
clock source latency                                                    0.000     0.000
clock.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                                  0.779     0.779
| (inter-block routing:global net)                                      0.000     0.779
| (intra 'clb' routing)                                                 0.000     0.779
add5_add.exp_r[7].C[0] (dffre at (38,23))                               0.000     0.779
clock uncertainty                                                       0.000     0.779
cell hold time                                                         -0.028     0.751
data required time                                                                0.751
---------------------------------------------------------------------------------------
data required time                                                               -0.751
data arrival time                                                                 0.973
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.223


#Path 84
Startpoint: x1_mul.u0.expa_00.Q[0] (dffre at (54,22) clocked by clock)
Endpoint  : x1_mul.u0.opa_00.D[0] (dffre at (54,22) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u0.expa_00.C[0] (dffre at (54,22))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
x1_mul.u0.expa_00.Q[0] (dffre at (54,22)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1733_li1733.in[0] (.names at (54,22))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li1733_li1733.out[0] (.names at (54,22))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
x1_mul.u0.opa_00.D[0] (dffre at (54,22))                                   0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
x1_mul.u0.opa_00.C[0] (dffre at (54,22))                                   0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 85
Startpoint: add4_add.out_o1[1].Q[0] (dffre at (29,30) clocked by clock)
Endpoint  : add4_add.out[1].D[0] (dffre at (29,30) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add4_add.out_o1[1].C[0] (dffre at (29,30))                            0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add4_add.out_o1[1].Q[0] (dffre at (29,30)) [clock-to-output]          0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add4_add.out[1].D[0] (dffre at (29,30))                               0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add4_add.out[1].C[0] (dffre at (29,30))                               0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 86
Startpoint: reg4[3].Q[0] (dffre at (59,29) clocked by clock)
Endpoint  : reg5[3].D[0] (dffre at (59,29) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[3].C[0] (dffre at (59,29))                                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[3].Q[0] (dffre at (59,29)) [clock-to-output]                     0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg5[3].D[0] (dffre at (59,29))                                       0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[3].C[0] (dffre at (59,29))                                       0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 87
Startpoint: add3_add.u0.qnan_r_a.Q[0] (dffre at (65,25) clocked by clock)
Endpoint  : add3_add.u0.qnan.D[0] (dffre at (65,25) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u0.qnan_r_a.C[0] (dffre at (65,25))                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add3_add.u0.qnan_r_a.Q[0] (dffre at (65,25)) [clock-to-output]             0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1026_li1026.in[2] (.names at (65,25))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li1026_li1026.out[0] (.names at (65,25))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add3_add.u0.qnan.D[0] (dffre at (65,25))                                   0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add3_add.u0.qnan.C[0] (dffre at (65,25))                                   0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 88
Startpoint: reg5[29].Q[0] (dffre at (61,20) clocked by clock)
Endpoint  : add1_add.opa[29].D[0] (dffre at (61,20) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[29].C[0] (dffre at (61,20))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg5[29].Q[0] (dffre at (61,20)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add1_add.opa[29].D[0] (dffre at (61,20))                              0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[29].C[0] (dffre at (61,20))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 89
Startpoint: reg4[28].Q[0] (dffre at (66,18) clocked by clock)
Endpoint  : reg5[28].D[0] (dffre at (66,18) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[28].C[0] (dffre at (66,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[28].Q[0] (dffre at (66,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg5[28].D[0] (dffre at (66,18))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[28].C[0] (dffre at (66,18))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 90
Startpoint: reg3[26].Q[0] (dffre at (55,40) clocked by clock)
Endpoint  : reg4[26].D[0] (dffre at (55,40) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[26].C[0] (dffre at (55,40))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg3[26].Q[0] (dffre at (55,40)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg4[26].D[0] (dffre at (55,40))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[26].C[0] (dffre at (55,40))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 91
Startpoint: reg5[25].Q[0] (dffre at (66,18) clocked by clock)
Endpoint  : add1_add.opa[25].D[0] (dffre at (66,18) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[25].C[0] (dffre at (66,18))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg5[25].Q[0] (dffre at (66,18)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add1_add.opa[25].D[0] (dffre at (66,18))                              0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.opa[25].C[0] (dffre at (66,18))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 92
Startpoint: reg3[20].Q[0] (dffre at (57,31) clocked by clock)
Endpoint  : reg4[20].D[0] (dffre at (57,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg3[20].C[0] (dffre at (57,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg3[20].Q[0] (dffre at (57,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
reg4[20].D[0] (dffre at (57,31))                                      0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[20].C[0] (dffre at (57,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 93
Startpoint: add1_add.out[13].Q[0] (dffre at (29,31) clocked by clock)
Endpoint  : add2_add.opb_r[13].D[0] (dffre at (29,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.out[13].C[0] (dffre at (29,31))                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add1_add.out[13].Q[0] (dffre at (29,31)) [clock-to-output]            0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add2_add.opb_r[13].D[0] (dffre at (29,31))                            0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add2_add.opb_r[13].C[0] (dffre at (29,31))                            0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 94
Startpoint: add5_add.opb_r[2].Q[0] (dffre at (36,24) clocked by clock)
Endpoint  : add5_add.u1.fractb_out[5].D[0] (dffre at (36,24) clocked by clock)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.opb_r[2].C[0] (dffre at (36,24))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                              0.029     0.808
add5_add.opb_r[2].Q[0] (dffre at (36,24)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                                    0.066     0.874
$abc$295145$li1449_li1449.in[2] (.names at (36,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                 0.099     0.973
$abc$295145$li1449_li1449.out[0] (.names at (36,24))                       0.000     0.973
| (intra 'clb' routing)                                                    0.000     0.973
add5_add.u1.fractb_out[5].D[0] (dffre at (36,24))                          0.000     0.973
data arrival time                                                                    0.973

clock clock (rise edge)                                     0.000     0.000
clock source latency                                                       0.000     0.000
clock.inpad[0] (.input at (3,1))                            0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'clb' routing)                                                    0.000     0.779
add5_add.u1.fractb_out[5].C[0] (dffre at (36,24))                          0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                            -0.028     0.751
data required time                                                                   0.751
------------------------------------------------------------------------------------------
data required time                                                                  -0.751
data arrival time                                                                    0.973
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.223


#Path 95
Startpoint: x1_mul.out_o1[28].Q[0] (dffre at (48,15) clocked by clock)
Endpoint  : x1_mul.out[28].D[0] (dffre at (48,15) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x1_mul.out_o1[28].C[0] (dffre at (48,15))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x1_mul.out_o1[28].Q[0] (dffre at (48,15)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
x1_mul.out[28].D[0] (dffre at (48,15))                                0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x1_mul.out[28].C[0] (dffre at (48,15))                                0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 96
Startpoint: x1_mul.out[14].Q[0] (dffre at (44,17) clocked by clock)
Endpoint  : x2_mul.opa_r[14].D[0] (dffre at (44,17) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x1_mul.out[14].C[0] (dffre at (44,17))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x1_mul.out[14].Q[0] (dffre at (44,17)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
x2_mul.opa_r[14].D[0] (dffre at (44,17))                              0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x2_mul.opa_r[14].C[0] (dffre at (44,17))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 97
Startpoint: x1_mul.out_o1[21].Q[0] (dffre at (46,15) clocked by clock)
Endpoint  : x1_mul.out[21].D[0] (dffre at (46,15) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x1_mul.out_o1[21].C[0] (dffre at (46,15))                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x1_mul.out_o1[21].Q[0] (dffre at (46,15)) [clock-to-output]           0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
x1_mul.out[21].D[0] (dffre at (46,15))                                0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x1_mul.out[21].C[0] (dffre at (46,15))                                0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 98
Startpoint: x1_mul.out[20].Q[0] (dffre at (47,14) clocked by clock)
Endpoint  : x2_mul.opa_r[20].D[0] (dffre at (47,14) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x1_mul.out[20].C[0] (dffre at (47,14))                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
x1_mul.out[20].Q[0] (dffre at (47,14)) [clock-to-output]              0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
x2_mul.opa_r[20].D[0] (dffre at (47,14))                              0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
x2_mul.opa_r[20].C[0] (dffre at (47,14))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 99
Startpoint: add1_add.out_o1[13].Q[0] (dffre at (29,31) clocked by clock)
Endpoint  : add1_add.out[13].D[0] (dffre at (29,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.out_o1[13].C[0] (dffre at (29,31))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
add1_add.out_o1[13].Q[0] (dffre at (29,31)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                               0.165     0.973
add1_add.out[13].D[0] (dffre at (29,31))                              0.000     0.973
data arrival time                                                               0.973

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
add1_add.out[13].C[0] (dffre at (29,31))                              0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.973
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.223


#Path 100
Startpoint: reg4[13].Q[0] (dffre at (64,31) clocked by clock)
Endpoint  : reg5[13].D[0] (dffre at (64,31) clocked by clock)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg4[13].C[0] (dffre at (64,31))                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
reg4[13].Q[0] (dffre at (64,31)) [clock-to-output]                    0.000     0.808
| (intra 'clb' routing)                                               0.167     0.976
reg5[13].D[0] (dffre at (64,31))                                      0.000     0.976
data arrival time                                                               0.976

clock clock (rise edge)                                0.000     0.000
clock source latency                                                  0.000     0.000
clock.inpad[0] (.input at (3,1))                       0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
reg5[13].C[0] (dffre at (64,31))                                      0.000     0.779
clock uncertainty                                                     0.000     0.779
cell hold time                                                       -0.028     0.751
data required time                                                              0.751
-------------------------------------------------------------------------------------
data required time                                                             -0.751
data arrival time                                                               0.976
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.225


#End of timing report
