#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000004366310 .scope module, "pu_slave_spi_tb" "pu_slave_spi_tb" 2 2;
 .timescale -3 -3;
P_00000000043ddcc0 .param/l "ATTR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_00000000043ddcf8 .param/l "BUF_SIZE" 0 2 7, +C4<00000000000000000000000000001010>;
P_00000000043ddd30 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_00000000043ddd68 .param/l "SCLK_HALFPERIOD" 0 2 6, +C4<00000000000000000000000000000001>;
P_00000000043ddda0 .param/l "SPI_DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0000000004764510_0 .var "attr_in", 3 0;
o0000000004732278 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000047645b0_0 .net "attr_out", 3 0, o0000000004732278;  0 drivers
v0000000004765c30_0 .var "clk", 0 0;
v0000000004765690_0 .net "cs", 0 0, v00000000043e6ec0_0;  1 drivers
o00000000047322a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000047648d0_0 .net "data_out", 31 0, o00000000047322a8;  0 drivers
v0000000004766130_0 .var/i "i", 31 0;
v0000000004764970_0 .var "master_in", 7 0;
v0000000004765410_0 .net "master_out", 7 0, L_0000000004764d30;  1 drivers
v0000000004766090_0 .net "miso", 0 0, v0000000004418d20_0;  1 drivers
v00000000047654b0_0 .net "mosi", 0 0, v00000000043e70a0_0;  1 drivers
v0000000004764650_0 .var "oe", 0 0;
v00000000047657d0_0 .var "pu_spi_data_in", 31 0;
v0000000004765e10_0 .net "ready", 0 0, L_00000000047652d0;  1 drivers
v00000000047659b0_0 .var "rst", 0 0;
v0000000004764a10_0 .net "sclk", 0 0, v00000000043e5d40_0;  1 drivers
v0000000004764830_0 .var "start_transaction", 0 0;
v0000000004764ab0_0 .var "wr", 0 0;
E_00000000043d2f40 .event negedge, v00000000043e5ac0_0;
S_00000000043e9eb0 .scope module, "master" "spi_master_driver" 2 31, 3 6 0, S_0000000004366310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "start_transaction"
    .port_info 3 /INPUT 8 "data_in"
    .port_info 4 /OUTPUT 8 "data_out"
    .port_info 5 /OUTPUT 1 "ready"
    .port_info 6 /OUTPUT 1 "mosi"
    .port_info 7 /INPUT 1 "miso"
    .port_info 8 /OUTPUT 1 "sclk"
    .port_info 9 /OUTPUT 1 "cs"
P_00000000043ee3b0 .param/l "BIT_COUNTER_WIDTH" 1 3 24, +C4<00000000000000000000000000000011>;
P_00000000043ee3e8 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_00000000043ee420 .param/l "SCLK_COUNTER_WIDTH" 1 3 25, +C4<00000000000000000000000000000000>;
P_00000000043ee458 .param/l "SCLK_HALFPERIOD" 0 3 8, +C4<00000000000000000000000000000001>;
P_00000000043ee490 .param/l "STATE_FINALIZE" 1 3 33, +C4<00000000000000000000000000000011>;
P_00000000043ee4c8 .param/l "STATE_IDLE" 1 3 30, +C4<00000000000000000000000000000000>;
P_00000000043ee500 .param/l "STATE_WAIT_SCLK_0" 1 3 32, +C4<00000000000000000000000000000010>;
P_00000000043ee538 .param/l "STATE_WAIT_SCLK_1" 1 3 31, +C4<00000000000000000000000000000001>;
v00000000043e5a20_0 .var "bit_count", 2 0;
v00000000043e6d80_0 .net "clk", 0 0, v0000000004765c30_0;  1 drivers
v00000000043e6ec0_0 .var "cs", 0 0;
v00000000043e5ca0_0 .net "data_in", 7 0, v0000000004764970_0;  1 drivers
v00000000043e6e20_0 .net "data_out", 7 0, L_0000000004764d30;  alias, 1 drivers
v00000000043e5b60_0 .net "miso", 0 0, v0000000004418d20_0;  alias, 1 drivers
v00000000043e6740_0 .net "mosi", 0 0, v00000000043e70a0_0;  alias, 1 drivers
v00000000043e7640_0 .net "ready", 0 0, L_00000000047652d0;  alias, 1 drivers
v00000000043e7140_0 .net "rst", 0 0, v00000000047659b0_0;  1 drivers
v00000000043e5d40_0 .var "sclk", 0 0;
v00000000043e6c40_0 .var "sclk_count", -1 0;
v00000000043e6100_0 .net "start_transaction", 0 0, v0000000004764830_0;  1 drivers
v00000000043e5e80_0 .var "state", 2 0;
E_00000000043d3040 .event posedge, v00000000043e6920_0;
S_00000000043ee950 .scope module, "inner" "spi_slave_driver" 3 38, 4 6 0, S_00000000043e9eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 1 "ready"
    .port_info 4 /OUTPUT 8 "data_out"
    .port_info 5 /OUTPUT 1 "miso"
    .port_info 6 /INPUT 1 "mosi"
    .port_info 7 /INPUT 1 "sclk"
    .port_info 8 /INPUT 1 "cs"
P_00000000043ea030 .param/l "DATA_WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
P_00000000043ea068 .param/l "STATE_IDLE" 1 4 24, +C4<00000000000000000000000000000000>;
P_00000000043ea0a0 .param/l "STATE_WAIT_SCLK_0" 1 4 26, +C4<00000000000000000000000000000010>;
P_00000000043ea0d8 .param/l "STATE_WAIT_SCLK_1" 1 4 25, +C4<00000000000000000000000000000001>;
v00000000043e5980_0 .net *"_s11", 8 0, L_0000000004765b90;  1 drivers
v00000000043e6ba0_0 .net *"_s3", 31 0, L_0000000004765f50;  1 drivers
L_00000000047665e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000043e5c00_0 .net *"_s6", 28 0, L_00000000047665e8;  1 drivers
L_0000000004766630 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000043e6a60_0 .net/2u *"_s7", 31 0, L_0000000004766630;  1 drivers
v00000000043e7280_0 .net *"_s9", 0 0, L_0000000004765550;  1 drivers
v00000000043e6920_0 .net "clk", 0 0, v0000000004765c30_0;  alias, 1 drivers
v00000000043e5de0_0 .net "cs", 0 0, v00000000043e6ec0_0;  alias, 1 drivers
v00000000043e64c0_0 .net "data_in", 7 0, v0000000004764970_0;  alias, 1 drivers
v00000000043e7460_0 .net "data_out", 7 0, L_0000000004764d30;  alias, 1 drivers
v00000000043e70a0_0 .var "miso", 0 0;
v00000000043e7000_0 .net "mosi", 0 0, v0000000004418d20_0;  alias, 1 drivers
v00000000043e6060_0 .net "ready", 0 0, L_00000000047652d0;  alias, 1 drivers
v00000000043e5ac0_0 .net "rst", 0 0, v00000000047659b0_0;  alias, 1 drivers
v00000000043e6f60_0 .net "sclk", 0 0, v00000000043e5d40_0;  alias, 1 drivers
v00000000043e6240_0 .var "shiftreg", 7 0;
v00000000043e7820_0 .var "state", 2 0;
E_00000000043d3200 .event posedge, v00000000043e6920_0, v00000000043e5ac0_0;
L_00000000047652d0 .part L_0000000004765b90, 8, 1;
L_0000000004764d30 .part L_0000000004765b90, 0, 8;
L_0000000004765f50 .concat [ 3 29 0 0], v00000000043e7820_0, L_00000000047665e8;
L_0000000004765550 .cmp/eq 32, L_0000000004765f50, L_0000000004766630;
L_0000000004765b90 .concat [ 8 1 0 0], v00000000043e6240_0, L_0000000004765550;
S_000000000436cb40 .scope module, "pu" "pu_slave_spi" 2 46, 5 1 0, S_0000000004366310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "signal_cycle"
    .port_info 3 /INPUT 1 "signal_wr"
    .port_info 4 /INPUT 32 "data_in"
    .port_info 5 /INPUT 4 "attr_in"
    .port_info 6 /INPUT 1 "signal_oe"
    .port_info 7 /OUTPUT 32 "data_out"
    .port_info 8 /OUTPUT 4 "attr_out"
    .port_info 9 /OUTPUT 1 "flag_start"
    .port_info 10 /OUTPUT 1 "flag_stop"
    .port_info 11 /INPUT 1 "mosi"
    .port_info 12 /OUTPUT 1 "miso"
    .port_info 13 /INPUT 1 "sclk"
    .port_info 14 /INPUT 1 "cs"
P_00000000043ee580 .param/l "ATTR_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
P_00000000043ee5b8 .param/l "BUF_SIZE" 0 5 5, +C4<00000000000000000000000000001010>;
P_00000000043ee5f0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_00000000043ee628 .param/l "SPI_DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
L_000000000439c440 .functor AND 1, L_0000000004766310, L_00000000047650f0, C4<1>, C4<1>;
L_000000000439c2f0 .functor AND 1, L_0000000004766310, L_0000000004764b50, C4<1>, C4<1>;
v0000000004762e50_0 .net *"_s17", 0 0, L_00000000047650f0;  1 drivers
v0000000004762950_0 .net *"_s31", 0 0, L_0000000004764b50;  1 drivers
v0000000004762f90_0 .net "attr_in", 3 0, v0000000004764510_0;  1 drivers
v0000000004762450_0 .net "attr_out", 3 0, o0000000004732278;  alias, 0 drivers
v00000000047610f0_0 .var "buffer_rst", 0 0;
v0000000004762130_0 .net "clk", 0 0, v0000000004765c30_0;  alias, 1 drivers
v0000000004761410_0 .net "cs", 0 0, v00000000043e6ec0_0;  alias, 1 drivers
v0000000004761550_0 .net "data_in", 31 0, v00000000047657d0_0;  1 drivers
v00000000047623b0_0 .net "data_out", 31 0, o00000000047322a8;  alias, 0 drivers
o00000000047322d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004761910_0 .net "flag_start", 0 0, o00000000047322d8;  0 drivers
v0000000004762630_0 .net "flag_stop", 0 0, L_00000000047652d0;  alias, 1 drivers
v0000000004761d70_0 .net "miso", 0 0, v0000000004418d20_0;  alias, 1 drivers
v00000000047614b0_0 .net "mosi", 0 0, v00000000043e70a0_0;  alias, 1 drivers
v0000000004761870_0 .net "rst", 0 0, v00000000047659b0_0;  alias, 1 drivers
v00000000047615f0_0 .net "sclk", 0 0, v00000000043e5d40_0;  alias, 1 drivers
o0000000004732308 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004761690_0 .net "signal_cycle", 0 0, o0000000004732308;  0 drivers
v0000000004761730_0 .net "signal_oe", 0 0, v0000000004764650_0;  1 drivers
v00000000047619b0_0 .net "signal_wr", 0 0, v0000000004764ab0_0;  1 drivers
v0000000004761a50_0 .var "signal_wr_transfer_to_send", 0 0;
v0000000004761b90_0 .net "spi_data_receive", 7 0, L_0000000004765730;  1 drivers
v0000000004761c30_0 .net "spi_data_send", 7 0, L_000000000439cbb0;  1 drivers
v0000000004761eb0_0 .net "spi_ready", 0 0, L_0000000004766310;  1 drivers
v0000000004761ff0_0 .net "transfer_data_out_nitta", 31 0, v0000000004761af0_0;  1 drivers
L_00000000047650f0 .reduce/nor v00000000043e6ec0_0;
L_0000000004764b50 .reduce/nor v00000000043e6ec0_0;
S_000000000436ccc0 .scope module, "receive_buffer" "spi_buffer" 5 74, 6 1 0, S_000000000436cb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "send"
    .port_info 3 /INPUT 1 "receive"
    .port_info 4 /INPUT 1 "wr"
    .port_info 5 /INPUT 1 "nitta_wr"
    .port_info 6 /INPUT 32 "data_in"
    .port_info 7 /INPUT 32 "data_in_nitta"
    .port_info 8 /INPUT 1 "oe"
    .port_info 9 /INPUT 1 "nitta_oe"
    .port_info 10 /OUTPUT 32 "data_out"
    .port_info 11 /OUTPUT 32 "data_out_nitta"
    .port_info 12 /OUTPUT 8 "spi_data_send"
    .port_info 13 /INPUT 8 "spi_data_receive"
    .port_info 14 /INPUT 1 "spi_ready"
P_0000000004381e50 .param/l "ADDR_WIDTH" 1 6 27, +C4<00000000000000000000000000000100>;
P_0000000004381e88 .param/l "BUF_SIZE" 0 6 4, +C4<00000000000000000000000000001010>;
P_0000000004381ec0 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
P_0000000004381ef8 .param/l "SPI_DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0000000004381f30 .param/l "STATE_SPI_WAIT" 1 6 49, +C4<00000000000000000000000000000000>;
P_0000000004381f68 .param/l "STATE_START_READY" 1 6 50, +C4<00000000000000000000000000000001>;
P_0000000004381fa0 .param/l "STATE_STOP_READY" 1 6 51, +C4<00000000000000000000000000000010>;
L_000000000439c280 .functor BUFZ 8, v00000000043a9d90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000043e5f20_0 .net "clk", 0 0, v0000000004765c30_0;  alias, 1 drivers
v00000000043e5fc0_0 .var "count_frame", 2 0;
v00000000043e61a0_0 .var "count_frame_send", 2 0;
o0000000004730838 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000043e62e0_0 .net "data_in", 31 0, o0000000004730838;  0 drivers
o0000000004730868 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000043e71e0_0 .net "data_in_nitta", 31 0, o0000000004730868;  0 drivers
v00000000043e7320_0 .var "data_out", 31 0;
v00000000043e6380_0 .var "data_out_nitta", 31 0;
v00000000043e73c0 .array "memory", 9 0, 31 0;
v00000000043e67e0 .array "memory_nitta", 9 0, 31 0;
L_0000000004766900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000043e69c0_0 .net "nitta_oe", 0 0, L_0000000004766900;  1 drivers
v00000000043e7500_0 .var "nitta_oe_address", 3 0;
L_00000000047668b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000043e76e0_0 .net "nitta_wr", 0 0, L_00000000047668b8;  1 drivers
v00000000043e6600_0 .var "nitta_wr_address", 3 0;
v00000000043e7780_0 .net "oe", 0 0, v0000000004764650_0;  alias, 1 drivers
v00000000043e66a0_0 .var "oe_address", 3 0;
L_0000000004766828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000043e6ce0_0 .net "receive", 0 0, L_0000000004766828;  1 drivers
v00000000043e75a0_0 .net "rst", 0 0, v00000000047610f0_0;  1 drivers
L_00000000047667e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000043e6880_0 .net "send", 0 0, L_00000000047667e0;  1 drivers
v00000000043e6b00_0 .var "spi_addr_incremented_oe", 0 0;
v00000000043aac90_0 .var "spi_addr_incremented_wr", 0 0;
v00000000043a9c50_0 .var "spi_address_recv", 3 0;
v00000000043aa470_0 .var "spi_address_send", 3 0;
v00000000043aadd0_0 .net "spi_data_receive", 7 0, L_0000000004765730;  alias, 1 drivers
v00000000043a9390_0 .net "spi_data_send", 7 0, L_000000000439c280;  1 drivers
v00000000043a9d90_0 .var "spi_next_word_to_send", 7 0;
v00000000043a9430_0 .net "spi_ready", 0 0, L_000000000439c440;  1 drivers
v00000000043a9e30_0 .var "spi_state", 1 0;
v00000000043aad30_0 .var "spi_state_send", 1 0;
L_0000000004766870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000043ab0f0_0 .net "wr", 0 0, L_0000000004766870;  1 drivers
v00000000043a9570_0 .var "wr_address", 3 0;
E_00000000043d34c0 .event posedge, v00000000043e75a0_0, v00000000043e6920_0;
S_0000000004381fe0 .scope module, "send_buffer" "spi_buffer" 5 91, 6 1 0, S_000000000436cb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "send"
    .port_info 3 /INPUT 1 "receive"
    .port_info 4 /INPUT 1 "wr"
    .port_info 5 /INPUT 1 "nitta_wr"
    .port_info 6 /INPUT 32 "data_in"
    .port_info 7 /INPUT 32 "data_in_nitta"
    .port_info 8 /INPUT 1 "oe"
    .port_info 9 /INPUT 1 "nitta_oe"
    .port_info 10 /OUTPUT 32 "data_out"
    .port_info 11 /OUTPUT 32 "data_out_nitta"
    .port_info 12 /OUTPUT 8 "spi_data_send"
    .port_info 13 /INPUT 8 "spi_data_receive"
    .port_info 14 /INPUT 1 "spi_ready"
P_0000000004391fe0 .param/l "ADDR_WIDTH" 1 6 27, +C4<00000000000000000000000000000100>;
P_0000000004392018 .param/l "BUF_SIZE" 0 6 4, +C4<00000000000000000000000000001010>;
P_0000000004392050 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
P_0000000004392088 .param/l "SPI_DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_00000000043920c0 .param/l "STATE_SPI_WAIT" 1 6 49, +C4<00000000000000000000000000000000>;
P_00000000043920f8 .param/l "STATE_START_READY" 1 6 50, +C4<00000000000000000000000000000001>;
P_0000000004392130 .param/l "STATE_STOP_READY" 1 6 51, +C4<00000000000000000000000000000010>;
L_000000000439cbb0 .functor BUFZ 8, v0000000004418000_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000044172e0_0 .net "clk", 0 0, v0000000004765c30_0;  alias, 1 drivers
v00000000044183c0_0 .var "count_frame", 2 0;
v0000000004417920_0 .var "count_frame_send", 2 0;
v0000000004418c80_0 .net "data_in", 31 0, v0000000004761af0_0;  alias, 1 drivers
o0000000004731048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000004418a00_0 .net "data_in_nitta", 31 0, o0000000004731048;  0 drivers
v0000000004417100_0 .var "data_out", 31 0;
v0000000004418820_0 .var "data_out_nitta", 31 0;
v0000000004418460 .array "memory", 9 0, 31 0;
v0000000004417b00 .array "memory_nitta", 9 0, 31 0;
L_0000000004766a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000004417ce0_0 .net "nitta_oe", 0 0, L_0000000004766a68;  1 drivers
v00000000044171a0_0 .var "nitta_oe_address", 3 0;
L_00000000047669d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000004417d80_0 .net "nitta_wr", 0 0, L_00000000047669d8;  1 drivers
v0000000004417ec0_0 .var "nitta_wr_address", 3 0;
L_0000000004766a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000004417240_0 .net "oe", 0 0, L_0000000004766a20;  1 drivers
v00000000044180a0_0 .var "oe_address", 3 0;
L_0000000004766990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000004417380_0 .net "receive", 0 0, L_0000000004766990;  1 drivers
v0000000004418640_0 .net "rst", 0 0, v00000000047610f0_0;  alias, 1 drivers
L_0000000004766948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000004418aa0_0 .net "send", 0 0, L_0000000004766948;  1 drivers
v00000000044188c0_0 .var "spi_addr_incremented_oe", 0 0;
v0000000004418500_0 .var "spi_addr_incremented_wr", 0 0;
v0000000004417c40_0 .var "spi_address_recv", 3 0;
v0000000004417f60_0 .var "spi_address_send", 3 0;
o0000000004731318 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000044181e0_0 .net "spi_data_receive", 7 0, o0000000004731318;  0 drivers
v00000000044185a0_0 .net "spi_data_send", 7 0, L_000000000439cbb0;  alias, 1 drivers
v0000000004418000_0 .var "spi_next_word_to_send", 7 0;
v0000000004418be0_0 .net "spi_ready", 0 0, L_000000000439c2f0;  1 drivers
v00000000044186e0_0 .var "spi_state", 1 0;
v0000000004417420_0 .var "spi_state_send", 1 0;
v00000000044174c0_0 .net "wr", 0 0, v0000000004761a50_0;  1 drivers
v00000000044177e0_0 .var "wr_address", 3 0;
S_0000000004373280 .scope module, "spi_driver" "spi_slave_driver" 5 42, 4 6 0, S_000000000436cb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 1 "ready"
    .port_info 4 /OUTPUT 8 "data_out"
    .port_info 5 /OUTPUT 1 "miso"
    .port_info 6 /INPUT 1 "mosi"
    .port_info 7 /INPUT 1 "sclk"
    .port_info 8 /INPUT 1 "cs"
P_0000000004382160 .param/l "DATA_WIDTH" 0 4 7, +C4<00000000000000000000000000001000>;
P_0000000004382198 .param/l "STATE_IDLE" 1 4 24, +C4<00000000000000000000000000000000>;
P_00000000043821d0 .param/l "STATE_WAIT_SCLK_0" 1 4 26, +C4<00000000000000000000000000000010>;
P_0000000004382208 .param/l "STATE_WAIT_SCLK_1" 1 4 25, +C4<00000000000000000000000000000001>;
v0000000004418780_0 .net *"_s11", 8 0, L_0000000004765eb0;  1 drivers
v0000000004418960_0 .net *"_s3", 31 0, L_0000000004764c90;  1 drivers
L_0000000004766678 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000044176a0_0 .net *"_s6", 28 0, L_0000000004766678;  1 drivers
L_00000000047666c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000004418140_0 .net/2u *"_s7", 31 0, L_00000000047666c0;  1 drivers
v0000000004418280_0 .net *"_s9", 0 0, L_0000000004765af0;  1 drivers
v0000000004418b40_0 .net "clk", 0 0, v0000000004765c30_0;  alias, 1 drivers
v0000000004417560_0 .net "cs", 0 0, v00000000043e6ec0_0;  alias, 1 drivers
v0000000004418320_0 .net "data_in", 7 0, L_000000000439cbb0;  alias, 1 drivers
v0000000004417740_0 .net "data_out", 7 0, L_0000000004765730;  alias, 1 drivers
v0000000004418d20_0 .var "miso", 0 0;
v0000000004418dc0_0 .net "mosi", 0 0, v00000000043e70a0_0;  alias, 1 drivers
v0000000004417880_0 .net "ready", 0 0, L_0000000004766310;  alias, 1 drivers
v0000000004417e20_0 .net "rst", 0 0, v00000000047659b0_0;  alias, 1 drivers
v0000000004418e60_0 .net "sclk", 0 0, v00000000043e5d40_0;  alias, 1 drivers
v0000000004418f00_0 .var "shiftreg", 7 0;
v0000000004417600_0 .var "state", 2 0;
L_0000000004766310 .part L_0000000004765eb0, 8, 1;
L_0000000004765730 .part L_0000000004765eb0, 0, 8;
L_0000000004764c90 .concat [ 3 29 0 0], v0000000004417600_0, L_0000000004766678;
L_0000000004765af0 .cmp/eq 32, L_0000000004764c90, L_00000000047666c0;
L_0000000004765eb0 .concat [ 8 1 0 0], v0000000004418f00_0, L_0000000004765af0;
S_0000000004373400 .scope module, "transfer_buffer" "spi_buffer" 5 58, 6 1 0, S_000000000436cb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "send"
    .port_info 3 /INPUT 1 "receive"
    .port_info 4 /INPUT 1 "wr"
    .port_info 5 /INPUT 1 "nitta_wr"
    .port_info 6 /INPUT 32 "data_in"
    .port_info 7 /INPUT 32 "data_in_nitta"
    .port_info 8 /INPUT 1 "oe"
    .port_info 9 /INPUT 1 "nitta_oe"
    .port_info 10 /OUTPUT 32 "data_out"
    .port_info 11 /OUTPUT 32 "data_out_nitta"
    .port_info 12 /OUTPUT 8 "spi_data_send"
    .port_info 13 /INPUT 8 "spi_data_receive"
    .port_info 14 /INPUT 1 "spi_ready"
P_00000000001a66a0 .param/l "ADDR_WIDTH" 1 6 27, +C4<00000000000000000000000000000100>;
P_00000000001a66d8 .param/l "BUF_SIZE" 0 6 4, +C4<00000000000000000000000000001010>;
P_00000000001a6710 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
P_00000000001a6748 .param/l "SPI_DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_00000000001a6780 .param/l "STATE_SPI_WAIT" 1 6 49, +C4<00000000000000000000000000000000>;
P_00000000001a67b8 .param/l "STATE_START_READY" 1 6 50, +C4<00000000000000000000000000000001>;
P_00000000001a67f0 .param/l "STATE_STOP_READY" 1 6 51, +C4<00000000000000000000000000000010>;
L_000000000439cad0 .functor BUFZ 8, v0000000004762c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000044179c0_0 .net "clk", 0 0, v0000000004765c30_0;  alias, 1 drivers
v0000000004417a60_0 .var "count_frame", 2 0;
v0000000004417ba0_0 .var "count_frame_send", 2 0;
o0000000004731af8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000004762590_0 .net "data_in", 31 0, o0000000004731af8;  0 drivers
v00000000047621d0_0 .net "data_in_nitta", 31 0, v00000000047657d0_0;  alias, 1 drivers
v0000000004761cd0_0 .var "data_out", 31 0;
v0000000004761af0_0 .var "data_out_nitta", 31 0;
v0000000004762090 .array "memory", 9 0, 31 0;
v00000000047617d0 .array "memory_nitta", 9 0, 31 0;
L_0000000004766750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000004762270_0 .net "nitta_oe", 0 0, L_0000000004766750;  1 drivers
v00000000047629f0_0 .var "nitta_oe_address", 3 0;
L_0000000004766708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000047612d0_0 .net "nitta_wr", 0 0, L_0000000004766708;  1 drivers
v00000000047624f0_0 .var "nitta_wr_address", 3 0;
v0000000004762770_0 .net "oe", 0 0, v0000000004764650_0;  alias, 1 drivers
v0000000004762810_0 .var "oe_address", 3 0;
o0000000004731c78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000004762db0_0 .net "receive", 0 0, o0000000004731c78;  0 drivers
v0000000004762b30_0 .net "rst", 0 0, v00000000047610f0_0;  alias, 1 drivers
o0000000004731ca8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000047626d0_0 .net "send", 0 0, o0000000004731ca8;  0 drivers
v0000000004762bd0_0 .var "spi_addr_incremented_oe", 0 0;
v0000000004762310_0 .var "spi_addr_incremented_wr", 0 0;
v00000000047628b0_0 .var "spi_address_recv", 3 0;
v0000000004762a90_0 .var "spi_address_send", 3 0;
o0000000004731d98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000004761190_0 .net "spi_data_receive", 7 0, o0000000004731d98;  0 drivers
v0000000004761f50_0 .net "spi_data_send", 7 0, L_000000000439cad0;  1 drivers
v0000000004762c70_0 .var "spi_next_word_to_send", 7 0;
L_0000000004766798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000004762d10_0 .net "spi_ready", 0 0, L_0000000004766798;  1 drivers
v0000000004761e10_0 .var "spi_state", 1 0;
v0000000004761370_0 .var "spi_state_send", 1 0;
v0000000004762ef0_0 .net "wr", 0 0, v0000000004764ab0_0;  alias, 1 drivers
v0000000004761230_0 .var "wr_address", 3 0;
    .scope S_00000000043ee950;
T_0 ;
    %wait E_00000000043d3200;
    %load/vec4 v00000000043e5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000043e6240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e70a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e7820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000043e5de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e7820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000043e7820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e7820_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v00000000043e64c0_0;
    %assign/vec4 v00000000043e6240_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000043e7820_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v00000000043e6f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v00000000043e6240_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000000043e70a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000043e7820_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v00000000043e6f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v00000000043e6240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000043e7000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000043e6240_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000043e7820_0, 0;
T_0.11 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000043e9eb0;
T_1 ;
    %wait E_00000000043d3200;
    %load/vec4 v00000000043e7140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e5a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e5d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043e6ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e5e80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000043e5e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e5e80_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e5d40_0, 0;
    %load/vec4 v00000000043e6100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000043e5a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e6ec0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000043e5e80_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043e6ec0_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v00000000043e6c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043e5d40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000043e5e80_0, 0;
T_1.10 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v00000000043e6c40_0;
    %nor/r;
    %load/vec4 v00000000043e5a20_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e5d40_0, 0;
    %load/vec4 v00000000043e5a20_0;
    %subi 1, 0, 3;
    %assign/vec4 v00000000043e5a20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000043e5e80_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000000043e6c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e5d40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000043e5e80_0, 0;
T_1.14 ;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v00000000043e6c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043e6ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e5e80_0, 0;
T_1.16 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000043e9eb0;
T_2 ;
    %wait E_00000000043d3040;
    %load/vec4 v00000000043e6c40_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000043e6c40_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000000043e6c40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000043e6c40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000004373280;
T_3 ;
    %wait E_00000000043d3200;
    %load/vec4 v0000000004417e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000004418f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004418d20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417600_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000004417560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417600_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000004417600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417600_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000000004418320_0;
    %assign/vec4 v0000000004418f00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000004417600_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000000004418e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0000000004418f00_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000004418d20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000004417600_0, 0;
T_3.9 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000000004418e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0000000004418f00_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000004418dc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000004418f00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000004417600_0, 0;
T_3.11 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000004373400;
T_4 ;
    %wait E_00000000043d34c0;
    %load/vec4 v0000000004762b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004762810_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004761230_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000047624f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000047629f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000047628b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004762a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004762bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004762310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004761e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004761370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000004762c70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417a60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417ba0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000004762ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000004762310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000000047612d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v00000000047621d0_0;
    %load/vec4 v00000000047624f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000047617d0, 0, 4;
    %load/vec4 v00000000047624f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000047624f0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000000004762590_0;
    %load/vec4 v0000000004761230_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004762090, 0, 4;
    %load/vec4 v0000000004761230_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000004761230_0, 0;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004762310_0, 0;
T_4.4 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000004762d10_0;
    %load/vec4 v0000000004762db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0000000004761e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000000047628b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004762090, 4;
    %parti/s 24, 0, 2;
    %load/vec4 v0000000004761190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000047628b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004762090, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004761e10_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004762310_0, 0;
    %load/vec4 v0000000004761e10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004761e10_0, 0;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0000000004417a60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000004417a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004761e10_0, 0;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000004761e10_0, 0;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0000000004417a60_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417a60_0, 0;
    %load/vec4 v00000000047628b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000047628b0_0, 0;
T_4.16 ;
T_4.9 ;
T_4.3 ;
    %load/vec4 v0000000004762770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0000000004762bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v0000000004762270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v00000000047629f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000047617d0, 4;
    %assign/vec4 v0000000004761af0_0, 0;
    %load/vec4 v00000000047629f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000047629f0_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0000000004762810_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004762090, 4;
    %assign/vec4 v0000000004761cd0_0, 0;
    %load/vec4 v0000000004762810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000004762810_0, 0;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004762bd0_0, 0;
T_4.20 ;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0000000004762d10_0;
    %load/vec4 v00000000047626d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0000000004761370_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0000000004762a90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004762090, 4;
    %load/vec4 v0000000004417ba0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000000004762c70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004761370_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004762bd0_0, 0;
    %load/vec4 v0000000004761370_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000004761e10_0, 0;
    %jmp T_4.31;
T_4.28 ;
    %load/vec4 v0000000004417ba0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000004417ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004761370_0, 0;
    %jmp T_4.31;
T_4.29 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000004761370_0, 0;
    %jmp T_4.31;
T_4.31 ;
    %pop/vec4 1;
    %load/vec4 v0000000004417ba0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417ba0_0, 0;
    %load/vec4 v0000000004762a90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000004762a90_0, 0;
T_4.32 ;
T_4.25 ;
T_4.19 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000436ccc0;
T_5 ;
    %wait E_00000000043d34c0;
    %load/vec4 v00000000043e75a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000043e66a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000043a9570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000043e6600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000043e7500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000043a9c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000043aa470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e6b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043aac90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000043a9e30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000043aad30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000043a9d90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e5fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e61a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000043ab0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000043aac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000000043e76e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v00000000043e71e0_0;
    %load/vec4 v00000000043e6600_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000043e67e0, 0, 4;
    %load/vec4 v00000000043e6600_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000043e6600_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000000043e62e0_0;
    %load/vec4 v00000000043a9570_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000043e73c0, 0, 4;
    %load/vec4 v00000000043a9570_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000043a9570_0, 0;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043aac90_0, 0;
T_5.4 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000043a9430_0;
    %load/vec4 v00000000043e6ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v00000000043a9e30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v00000000043a9c50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000043e73c0, 4;
    %parti/s 24, 0, 2;
    %load/vec4 v00000000043aadd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000043a9c50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000043e73c0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000043a9e30_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043aac90_0, 0;
    %load/vec4 v00000000043a9e30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000043a9e30_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v00000000043e5fc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000043e5fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000043a9e30_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000043a9e30_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %load/vec4 v00000000043e5fc0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e5fc0_0, 0;
    %load/vec4 v00000000043a9c50_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000043a9c50_0, 0;
T_5.16 ;
T_5.9 ;
T_5.3 ;
    %load/vec4 v00000000043e7780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v00000000043e6b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v00000000043e69c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %load/vec4 v00000000043e7500_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000043e67e0, 4;
    %assign/vec4 v00000000043e6380_0, 0;
    %load/vec4 v00000000043e7500_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000043e7500_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v00000000043e66a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000043e73c0, 4;
    %assign/vec4 v00000000043e7320_0, 0;
    %load/vec4 v00000000043e66a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000043e66a0_0, 0;
T_5.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000043e6b00_0, 0;
T_5.20 ;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v00000000043a9430_0;
    %load/vec4 v00000000043e6880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %load/vec4 v00000000043aad30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v00000000043aa470_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000043e73c0, 4;
    %load/vec4 v00000000043e61a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v00000000043a9d90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000043aad30_0, 0;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.25;
T_5.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000043e6b00_0, 0;
    %load/vec4 v00000000043aad30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000043a9e30_0, 0;
    %jmp T_5.31;
T_5.28 ;
    %load/vec4 v00000000043e61a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000043e61a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000043aad30_0, 0;
    %jmp T_5.31;
T_5.29 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000043aad30_0, 0;
    %jmp T_5.31;
T_5.31 ;
    %pop/vec4 1;
    %load/vec4 v00000000043e61a0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.32, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000043e61a0_0, 0;
    %load/vec4 v00000000043aa470_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000043aa470_0, 0;
T_5.32 ;
T_5.25 ;
T_5.19 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000004381fe0;
T_6 ;
    %wait E_00000000043d34c0;
    %load/vec4 v0000000004418640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000044180a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000044177e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004417ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000044171a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004417c40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004417f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000044188c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004418500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000044186e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004417420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000004418000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000044183c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417920_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000044174c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000004418500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000000004417d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0000000004418a00_0;
    %load/vec4 v0000000004417ec0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004417b00, 0, 4;
    %load/vec4 v0000000004417ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000004417ec0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000000004418c80_0;
    %load/vec4 v00000000044177e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004418460, 0, 4;
    %load/vec4 v00000000044177e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000044177e0_0, 0;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004418500_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000004418be0_0;
    %load/vec4 v0000000004417380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v00000000044186e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0000000004417c40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004418460, 4;
    %parti/s 24, 0, 2;
    %load/vec4 v00000000044181e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000004417c40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000004418460, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000044186e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004418500_0, 0;
    %load/vec4 v00000000044186e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000044186e0_0, 0;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v00000000044183c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000044183c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000044186e0_0, 0;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000044186e0_0, 0;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v00000000044183c0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000044183c0_0, 0;
    %load/vec4 v0000000004417c40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000004417c40_0, 0;
T_6.16 ;
T_6.9 ;
T_6.3 ;
    %load/vec4 v0000000004417240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v00000000044188c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0000000004417ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v00000000044171a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004417b00, 4;
    %assign/vec4 v0000000004418820_0, 0;
    %load/vec4 v00000000044171a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000044171a0_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v00000000044180a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004418460, 4;
    %assign/vec4 v0000000004417100_0, 0;
    %load/vec4 v00000000044180a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000044180a0_0, 0;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000044188c0_0, 0;
T_6.20 ;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0000000004418be0_0;
    %load/vec4 v0000000004418aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %load/vec4 v0000000004417420_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %jmp T_6.27;
T_6.26 ;
    %load/vec4 v0000000004417f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000004418460, 4;
    %load/vec4 v0000000004417920_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v0000000004418000_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000004417420_0, 0;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000044188c0_0, 0;
    %load/vec4 v0000000004417420_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000044186e0_0, 0;
    %jmp T_6.31;
T_6.28 ;
    %load/vec4 v0000000004417920_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000004417920_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000004417420_0, 0;
    %jmp T_6.31;
T_6.29 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000004417420_0, 0;
    %jmp T_6.31;
T_6.31 ;
    %pop/vec4 1;
    %load/vec4 v0000000004417920_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.32, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000004417920_0, 0;
    %load/vec4 v0000000004417f60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000004417f60_0, 0;
T_6.32 ;
T_6.25 ;
T_6.19 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000436cb40;
T_7 ;
    %wait E_00000000043d3200;
    %load/vec4 v0000000004761870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000047610f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000004761690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000047610f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000047610f0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000436cb40;
T_8 ;
    %wait E_00000000043d3040;
    %load/vec4 v0000000004761730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004761a50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004761a50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000004366310;
T_9 ;
    %delay 705032704, 1;
    %load/vec4 v0000000004765c30_0;
    %inv;
    %store/vec4 v0000000004765c30_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000004366310;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004765c30_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047659b0_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047659b0_0, 0, 1;
    %wait E_00000000043d3040;
    %vpi_call 2 78 "$display", "Start" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000004366310;
T_11 ;
    %vpi_call 2 82 "$dumpfile", "pu_slave_spi_tb.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000004366310 {0 0 0};
    %vpi_call 2 84 "$display", "finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000000004366310;
T_12 ;
    %wait E_00000000043d2f40;
    %pushi/vec4 2575861606, 0, 32;
    %store/vec4 v00000000047657d0_0, 0, 32;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 1733706854, 0, 32;
    %store/vec4 v00000000047657d0_0, 0, 32;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 1971746903, 0, 32;
    %store/vec4 v00000000047657d0_0, 0, 32;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 1412716084, 0, 32;
    %store/vec4 v00000000047657d0_0, 0, 32;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764ab0_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004764650_0, 0;
    %wait E_00000000043d3040;
    %pushi/vec4 10, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000043d3040;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000000004764970_0, 0, 8;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 18, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000043d3040;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0000000004764970_0, 0, 8;
    %wait E_00000000043d3040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 18, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000043d3040;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0000000004764970_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 18, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000043d3040;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v0000000004764970_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004764830_0, 0, 1;
    %wait E_00000000043d3040;
    %pushi/vec4 35, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000043d3040;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %vpi_call 2 147 "$display", "Buffers dump receive, transfer (data_out), tarnsfer (data_in), send:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004766130_0, 0, 32;
T_12.10 ;
    %load/vec4 v0000000004766130_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_12.11, 5;
    %vpi_call 2 150 "$display", "%d -> %h , %h , %h, %h", v0000000004766130_0, &A<v00000000043e73c0, v0000000004766130_0 >, &A<v0000000004762090, v0000000004766130_0 >, &A<v00000000047617d0, v0000000004766130_0 >, &A<v0000000004418460, v0000000004766130_0 > {0 0 0};
    %load/vec4 v0000000004766130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000004766130_0, 0, 32;
    %jmp T_12.10;
T_12.11 ;
    %vpi_call 2 153 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "pu_slave_spi_tb.v";
    "spi_master_driver.v";
    "spi_slave_driver.v";
    "pu_slave_spi.v";
    "spi_buffer.v";
