
STM32Bulb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da8c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800dc20  0800dc20  0001dc20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0a8  0800e0a8  000200cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e0a8  0800e0a8  0001e0a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0b0  0800e0b0  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0b0  0800e0b0  0001e0b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e0b4  0800e0b4  0001e0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  0800e0b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000474c  200000cc  0800e184  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004818  0800e184  00024818  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024f52  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000482b  00000000  00000000  0004504e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a00  00000000  00000000  00049880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001880  00000000  00000000  0004b280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000268ef  00000000  00000000  0004cb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002131b  00000000  00000000  000733ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7f0c  00000000  00000000  0009470a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016c616  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ee8  00000000  00000000  0016c66c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000cc 	.word	0x200000cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dc04 	.word	0x0800dc04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d0 	.word	0x200000d0
 80001cc:	0800dc04 	.word	0x0800dc04

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b96e 	b.w	8000f2c <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	468c      	mov	ip, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f040 8083 	bne.w	8000d7e <__udivmoddi4+0x116>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d947      	bls.n	8000d0e <__udivmoddi4+0xa6>
 8000c7e:	fab2 f282 	clz	r2, r2
 8000c82:	b142      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c84:	f1c2 0020 	rsb	r0, r2, #32
 8000c88:	fa24 f000 	lsr.w	r0, r4, r0
 8000c8c:	4091      	lsls	r1, r2
 8000c8e:	4097      	lsls	r7, r2
 8000c90:	ea40 0c01 	orr.w	ip, r0, r1
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbbc f6f8 	udiv	r6, ip, r8
 8000ca0:	fa1f fe87 	uxth.w	lr, r7
 8000ca4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ca8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cac:	fb06 f10e 	mul.w	r1, r6, lr
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cba:	f080 8119 	bcs.w	8000ef0 <__udivmoddi4+0x288>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8116 	bls.w	8000ef0 <__udivmoddi4+0x288>
 8000cc4:	3e02      	subs	r6, #2
 8000cc6:	443b      	add	r3, r7
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cdc:	45a6      	cmp	lr, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	193c      	adds	r4, r7, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8105 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	f240 8102 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	443c      	add	r4, r7
 8000cf4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cf8:	eba4 040e 	sub.w	r4, r4, lr
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	b11d      	cbz	r5, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c5 4300 	strd	r4, r3, [r5]
 8000d08:	4631      	mov	r1, r6
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xaa>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f282 	clz	r2, r2
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	d150      	bne.n	8000dbc <__udivmoddi4+0x154>
 8000d1a:	1bcb      	subs	r3, r1, r7
 8000d1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d20:	fa1f f887 	uxth.w	r8, r7
 8000d24:	2601      	movs	r6, #1
 8000d26:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d2a:	0c21      	lsrs	r1, r4, #16
 8000d2c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d34:	fb08 f30c 	mul.w	r3, r8, ip
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000d3c:	1879      	adds	r1, r7, r1
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0xe2>
 8000d44:	428b      	cmp	r3, r1
 8000d46:	f200 80e9 	bhi.w	8000f1c <__udivmoddi4+0x2b4>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1ac9      	subs	r1, r1, r3
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d58:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x10c>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x10a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80d9 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e7bf      	b.n	8000cfe <__udivmoddi4+0x96>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x12e>
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	f000 80b1 	beq.w	8000eea <__udivmoddi4+0x282>
 8000d88:	2600      	movs	r6, #0
 8000d8a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f683 	clz	r6, r3
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d14a      	bne.n	8000e34 <__udivmoddi4+0x1cc>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0x140>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80b8 	bhi.w	8000f18 <__udivmoddi4+0x2b0>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	468c      	mov	ip, r1
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d0a8      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000db6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dba:	e7a5      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000dbc:	f1c2 0320 	rsb	r3, r2, #32
 8000dc0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dc4:	4097      	lsls	r7, r2
 8000dc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dce:	40d9      	lsrs	r1, r3
 8000dd0:	4330      	orrs	r0, r6
 8000dd2:	0c03      	lsrs	r3, r0, #16
 8000dd4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dd8:	fa1f f887 	uxth.w	r8, r7
 8000ddc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb06 f108 	mul.w	r1, r6, r8
 8000de8:	4299      	cmp	r1, r3
 8000dea:	fa04 f402 	lsl.w	r4, r4, r2
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x19c>
 8000df0:	18fb      	adds	r3, r7, r3
 8000df2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000df6:	f080 808d 	bcs.w	8000f14 <__udivmoddi4+0x2ac>
 8000dfa:	4299      	cmp	r1, r3
 8000dfc:	f240 808a 	bls.w	8000f14 <__udivmoddi4+0x2ac>
 8000e00:	3e02      	subs	r6, #2
 8000e02:	443b      	add	r3, r7
 8000e04:	1a5b      	subs	r3, r3, r1
 8000e06:	b281      	uxth	r1, r0
 8000e08:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e0c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e10:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e14:	fb00 f308 	mul.w	r3, r0, r8
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x1c4>
 8000e1c:	1879      	adds	r1, r7, r1
 8000e1e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e22:	d273      	bcs.n	8000f0c <__udivmoddi4+0x2a4>
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d971      	bls.n	8000f0c <__udivmoddi4+0x2a4>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	4439      	add	r1, r7
 8000e2c:	1acb      	subs	r3, r1, r3
 8000e2e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e32:	e778      	b.n	8000d26 <__udivmoddi4+0xbe>
 8000e34:	f1c6 0c20 	rsb	ip, r6, #32
 8000e38:	fa03 f406 	lsl.w	r4, r3, r6
 8000e3c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e40:	431c      	orrs	r4, r3
 8000e42:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e46:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e4e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e52:	431f      	orrs	r7, r3
 8000e54:	0c3b      	lsrs	r3, r7, #16
 8000e56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e5a:	fa1f f884 	uxth.w	r8, r4
 8000e5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e62:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e66:	fb09 fa08 	mul.w	sl, r9, r8
 8000e6a:	458a      	cmp	sl, r1
 8000e6c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e70:	fa00 f306 	lsl.w	r3, r0, r6
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x220>
 8000e76:	1861      	adds	r1, r4, r1
 8000e78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e7c:	d248      	bcs.n	8000f10 <__udivmoddi4+0x2a8>
 8000e7e:	458a      	cmp	sl, r1
 8000e80:	d946      	bls.n	8000f10 <__udivmoddi4+0x2a8>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4421      	add	r1, r4
 8000e88:	eba1 010a 	sub.w	r1, r1, sl
 8000e8c:	b2bf      	uxth	r7, r7
 8000e8e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e92:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e96:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e9a:	fb00 f808 	mul.w	r8, r0, r8
 8000e9e:	45b8      	cmp	r8, r7
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x24a>
 8000ea2:	19e7      	adds	r7, r4, r7
 8000ea4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea8:	d22e      	bcs.n	8000f08 <__udivmoddi4+0x2a0>
 8000eaa:	45b8      	cmp	r8, r7
 8000eac:	d92c      	bls.n	8000f08 <__udivmoddi4+0x2a0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4427      	add	r7, r4
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	eba7 0708 	sub.w	r7, r7, r8
 8000eba:	fba0 8902 	umull	r8, r9, r0, r2
 8000ebe:	454f      	cmp	r7, r9
 8000ec0:	46c6      	mov	lr, r8
 8000ec2:	4649      	mov	r1, r9
 8000ec4:	d31a      	bcc.n	8000efc <__udivmoddi4+0x294>
 8000ec6:	d017      	beq.n	8000ef8 <__udivmoddi4+0x290>
 8000ec8:	b15d      	cbz	r5, 8000ee2 <__udivmoddi4+0x27a>
 8000eca:	ebb3 020e 	subs.w	r2, r3, lr
 8000ece:	eb67 0701 	sbc.w	r7, r7, r1
 8000ed2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ed6:	40f2      	lsrs	r2, r6
 8000ed8:	ea4c 0202 	orr.w	r2, ip, r2
 8000edc:	40f7      	lsrs	r7, r6
 8000ede:	e9c5 2700 	strd	r2, r7, [r5]
 8000ee2:	2600      	movs	r6, #0
 8000ee4:	4631      	mov	r1, r6
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e70b      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6fd      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000ef8:	4543      	cmp	r3, r8
 8000efa:	d2e5      	bcs.n	8000ec8 <__udivmoddi4+0x260>
 8000efc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f00:	eb69 0104 	sbc.w	r1, r9, r4
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7df      	b.n	8000ec8 <__udivmoddi4+0x260>
 8000f08:	4608      	mov	r0, r1
 8000f0a:	e7d2      	b.n	8000eb2 <__udivmoddi4+0x24a>
 8000f0c:	4660      	mov	r0, ip
 8000f0e:	e78d      	b.n	8000e2c <__udivmoddi4+0x1c4>
 8000f10:	4681      	mov	r9, r0
 8000f12:	e7b9      	b.n	8000e88 <__udivmoddi4+0x220>
 8000f14:	4666      	mov	r6, ip
 8000f16:	e775      	b.n	8000e04 <__udivmoddi4+0x19c>
 8000f18:	4630      	mov	r0, r6
 8000f1a:	e74a      	b.n	8000db2 <__udivmoddi4+0x14a>
 8000f1c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f20:	4439      	add	r1, r7
 8000f22:	e713      	b.n	8000d4c <__udivmoddi4+0xe4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	e724      	b.n	8000d74 <__udivmoddi4+0x10c>
 8000f2a:	bf00      	nop

08000f2c <__aeabi_idiv0>:
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f36:	f001 f99d 	bl	8002274 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3a:	f000 f8bf 	bl	80010bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3e:	f000 fa93 	bl	8001468 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f42:	f000 f93d 	bl	80011c0 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000f46:	f000 f969 	bl	800121c <MX_I2S3_Init>
  MX_SPI1_Init();
 8000f4a:	f000 f997 	bl	800127c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000f4e:	f009 fb0d 	bl	800a56c <MX_USB_HOST_Init>
  MX_TIM4_Init();
 8000f52:	f000 f9c9 	bl	80012e8 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000f56:	f000 fa5d 	bl	8001414 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initializes all PWM for all LEDs
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	484f      	ldr	r0, [pc, #316]	; (800109c <main+0x16c>)
 8000f5e:	f004 ffb3 	bl	8005ec8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000f62:	2104      	movs	r1, #4
 8000f64:	484d      	ldr	r0, [pc, #308]	; (800109c <main+0x16c>)
 8000f66:	f004 ffaf 	bl	8005ec8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000f6a:	2108      	movs	r1, #8
 8000f6c:	484b      	ldr	r0, [pc, #300]	; (800109c <main+0x16c>)
 8000f6e:	f004 ffab 	bl	8005ec8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000f72:	210c      	movs	r1, #12
 8000f74:	4849      	ldr	r0, [pc, #292]	; (800109c <main+0x16c>)
 8000f76:	f004 ffa7 	bl	8005ec8 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Calls configuration function for default initialization setup
  DeserializeConfiguration(configString, &yellow, &orange, &red, &blue);
 8000f7a:	4b49      	ldr	r3, [pc, #292]	; (80010a0 <main+0x170>)
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	4b49      	ldr	r3, [pc, #292]	; (80010a4 <main+0x174>)
 8000f80:	4a49      	ldr	r2, [pc, #292]	; (80010a8 <main+0x178>)
 8000f82:	494a      	ldr	r1, [pc, #296]	; (80010ac <main+0x17c>)
 8000f84:	484a      	ldr	r0, [pc, #296]	; (80010b0 <main+0x180>)
 8000f86:	f000 fb8d 	bl	80016a4 <DeserializeConfiguration>

  // Variables responsible for phase delay in wave functions
  int yellowPhase, orangePhase, redPhase, bluePhase;
  int globalCounter = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]

  // Setup interrupt reception for UART1 port
  // (Calls for handling after reception is completed)
  HAL_UART_Receive_IT(&huart2, configString, 55);
 8000f8e:	2237      	movs	r2, #55	; 0x37
 8000f90:	4947      	ldr	r1, [pc, #284]	; (80010b0 <main+0x180>)
 8000f92:	4848      	ldr	r0, [pc, #288]	; (80010b4 <main+0x184>)
 8000f94:	f005 fdc3 	bl	8006b1e <HAL_UART_Receive_IT>

  while (1)
  {
	// Counter to keep general samples to be split among phases
	globalCounter++;
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	617b      	str	r3, [r7, #20]

	// Phase for each wave considering the respective phase delays for each function
	yellowPhase = floor((globalCounter+yellow.phase)%yellow.samples);
 8000f9e:	4b43      	ldr	r3, [pc, #268]	; (80010ac <main+0x17c>)
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	4a41      	ldr	r2, [pc, #260]	; (80010ac <main+0x17c>)
 8000fa8:	6812      	ldr	r2, [r2, #0]
 8000faa:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fae:	fb02 f201 	mul.w	r2, r2, r1
 8000fb2:	1a9b      	subs	r3, r3, r2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff faad 	bl	8000514 <__aeabi_i2d>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f7ff fdc1 	bl	8000b48 <__aeabi_d2iz>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	613b      	str	r3, [r7, #16]
	orangePhase = floor((globalCounter+orange.phase)%orange.samples);
 8000fca:	4b37      	ldr	r3, [pc, #220]	; (80010a8 <main+0x178>)
 8000fcc:	685a      	ldr	r2, [r3, #4]
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	4a35      	ldr	r2, [pc, #212]	; (80010a8 <main+0x178>)
 8000fd4:	6812      	ldr	r2, [r2, #0]
 8000fd6:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fda:	fb02 f201 	mul.w	r2, r2, r1
 8000fde:	1a9b      	subs	r3, r3, r2
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fa97 	bl	8000514 <__aeabi_i2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4610      	mov	r0, r2
 8000fec:	4619      	mov	r1, r3
 8000fee:	f7ff fdab 	bl	8000b48 <__aeabi_d2iz>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	60fb      	str	r3, [r7, #12]
	redPhase = floor((globalCounter+red.phase)%red.samples);
 8000ff6:	4b2b      	ldr	r3, [pc, #172]	; (80010a4 <main+0x174>)
 8000ff8:	685a      	ldr	r2, [r3, #4]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	4a29      	ldr	r2, [pc, #164]	; (80010a4 <main+0x174>)
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	fb93 f1f2 	sdiv	r1, r3, r2
 8001006:	fb02 f201 	mul.w	r2, r2, r1
 800100a:	1a9b      	subs	r3, r3, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fa81 	bl	8000514 <__aeabi_i2d>
 8001012:	4602      	mov	r2, r0
 8001014:	460b      	mov	r3, r1
 8001016:	4610      	mov	r0, r2
 8001018:	4619      	mov	r1, r3
 800101a:	f7ff fd95 	bl	8000b48 <__aeabi_d2iz>
 800101e:	4603      	mov	r3, r0
 8001020:	60bb      	str	r3, [r7, #8]
	bluePhase = floor((globalCounter+blue.phase)%blue.samples);
 8001022:	4b1f      	ldr	r3, [pc, #124]	; (80010a0 <main+0x170>)
 8001024:	685a      	ldr	r2, [r3, #4]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	4413      	add	r3, r2
 800102a:	4a1d      	ldr	r2, [pc, #116]	; (80010a0 <main+0x170>)
 800102c:	6812      	ldr	r2, [r2, #0]
 800102e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001032:	fb02 f201 	mul.w	r2, r2, r1
 8001036:	1a9b      	subs	r3, r3, r2
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff fa6b 	bl	8000514 <__aeabi_i2d>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4610      	mov	r0, r2
 8001044:	4619      	mov	r1, r3
 8001046:	f7ff fd7f 	bl	8000b48 <__aeabi_d2iz>
 800104a:	4603      	mov	r3, r0
 800104c:	607b      	str	r3, [r7, #4]

	// Setting up each PWM level for each LED
	TIM4->CCR1 = yellow.shape[yellowPhase];
 800104e:	4a17      	ldr	r2, [pc, #92]	; (80010ac <main+0x17c>)
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	3302      	adds	r3, #2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	4413      	add	r3, r2
 8001058:	685a      	ldr	r2, [r3, #4]
 800105a:	4b17      	ldr	r3, [pc, #92]	; (80010b8 <main+0x188>)
 800105c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->CCR2 = orange.shape[orangePhase];
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <main+0x178>)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	3302      	adds	r3, #2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	4413      	add	r3, r2
 8001068:	685a      	ldr	r2, [r3, #4]
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <main+0x188>)
 800106c:	639a      	str	r2, [r3, #56]	; 0x38
	TIM4->CCR3 = red.shape[redPhase];
 800106e:	4a0d      	ldr	r2, [pc, #52]	; (80010a4 <main+0x174>)
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	3302      	adds	r3, #2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	685a      	ldr	r2, [r3, #4]
 800107a:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <main+0x188>)
 800107c:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM4->CCR4 = blue.shape[bluePhase];
 800107e:	4a08      	ldr	r2, [pc, #32]	; (80010a0 <main+0x170>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3302      	adds	r3, #2
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	4413      	add	r3, r2
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <main+0x188>)
 800108c:	641a      	str	r2, [r3, #64]	; 0x40

	// Setup the pace for the execution
	HAL_Delay(5);
 800108e:	2005      	movs	r0, #5
 8001090:	f001 f962 	bl	8002358 <HAL_Delay>

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001094:	f009 fa90 	bl	800a5b8 <MX_USB_HOST_Process>
	globalCounter++;
 8001098:	e77e      	b.n	8000f98 <main+0x68>
 800109a:	bf00      	nop
 800109c:	200010a4 	.word	0x200010a4
 80010a0:	200000f8 	.word	0x200000f8
 80010a4:	20003098 	.word	0x20003098
 80010a8:	200010ec 	.word	0x200010ec
 80010ac:	200020ec 	.word	0x200020ec
 80010b0:	20000000 	.word	0x20000000
 80010b4:	2000409c 	.word	0x2000409c
 80010b8:	40000800 	.word	0x40000800

080010bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b098      	sub	sp, #96	; 0x60
 80010c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010c6:	2230      	movs	r2, #48	; 0x30
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f009 fd94 	bl	800abf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d0:	f107 031c 	add.w	r3, r7, #28
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	4b31      	ldr	r3, [pc, #196]	; (80011b8 <SystemClock_Config+0xfc>)
 80010f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f6:	4a30      	ldr	r2, [pc, #192]	; (80011b8 <SystemClock_Config+0xfc>)
 80010f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010fc:	6413      	str	r3, [r2, #64]	; 0x40
 80010fe:	4b2e      	ldr	r3, [pc, #184]	; (80011b8 <SystemClock_Config+0xfc>)
 8001100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800110a:	2300      	movs	r3, #0
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	4b2b      	ldr	r3, [pc, #172]	; (80011bc <SystemClock_Config+0x100>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a2a      	ldr	r2, [pc, #168]	; (80011bc <SystemClock_Config+0x100>)
 8001114:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	4b28      	ldr	r3, [pc, #160]	; (80011bc <SystemClock_Config+0x100>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001126:	2301      	movs	r3, #1
 8001128:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800112a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800112e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001130:	2302      	movs	r3, #2
 8001132:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001134:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001138:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800113a:	2308      	movs	r3, #8
 800113c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800113e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001142:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001144:	2302      	movs	r3, #2
 8001146:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001148:	2307      	movs	r3, #7
 800114a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001150:	4618      	mov	r0, r3
 8001152:	f003 ffd3 	bl	80050fc <HAL_RCC_OscConfig>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800115c:	f000 fd78 	bl	8001c50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001160:	230f      	movs	r3, #15
 8001162:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001164:	2302      	movs	r3, #2
 8001166:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800116c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001170:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001172:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001176:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001178:	f107 031c 	add.w	r3, r7, #28
 800117c:	2105      	movs	r1, #5
 800117e:	4618      	mov	r0, r3
 8001180:	f004 fa34 	bl	80055ec <HAL_RCC_ClockConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800118a:	f000 fd61 	bl	8001c50 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800118e:	2301      	movs	r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001192:	23c0      	movs	r3, #192	; 0xc0
 8001194:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001196:	2302      	movs	r3, #2
 8001198:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	4618      	mov	r0, r3
 80011a0:	f004 fc20 	bl	80059e4 <HAL_RCCEx_PeriphCLKConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80011aa:	f000 fd51 	bl	8001c50 <Error_Handler>
  }
}
 80011ae:	bf00      	nop
 80011b0:	3760      	adds	r7, #96	; 0x60
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40007000 	.word	0x40007000

080011c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <MX_I2C1_Init+0x50>)
 80011c6:	4a13      	ldr	r2, [pc, #76]	; (8001214 <MX_I2C1_Init+0x54>)
 80011c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ca:	4b11      	ldr	r3, [pc, #68]	; (8001210 <MX_I2C1_Init+0x50>)
 80011cc:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_I2C1_Init+0x58>)
 80011ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <MX_I2C1_Init+0x50>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <MX_I2C1_Init+0x50>)
 80011d8:	2200      	movs	r2, #0
 80011da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011dc:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <MX_I2C1_Init+0x50>)
 80011de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <MX_I2C1_Init+0x50>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <MX_I2C1_Init+0x50>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f0:	4b07      	ldr	r3, [pc, #28]	; (8001210 <MX_I2C1_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <MX_I2C1_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <MX_I2C1_Init+0x50>)
 80011fe:	f003 f999 	bl	8004534 <HAL_I2C_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001208:	f000 fd22 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20002098 	.word	0x20002098
 8001214:	40005400 	.word	0x40005400
 8001218:	000186a0 	.word	0x000186a0

0800121c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001220:	4b13      	ldr	r3, [pc, #76]	; (8001270 <MX_I2S3_Init+0x54>)
 8001222:	4a14      	ldr	r2, [pc, #80]	; (8001274 <MX_I2S3_Init+0x58>)
 8001224:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001226:	4b12      	ldr	r3, [pc, #72]	; (8001270 <MX_I2S3_Init+0x54>)
 8001228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800122c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800122e:	4b10      	ldr	r3, [pc, #64]	; (8001270 <MX_I2S3_Init+0x54>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001234:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <MX_I2S3_Init+0x54>)
 8001236:	2200      	movs	r2, #0
 8001238:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800123a:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <MX_I2S3_Init+0x54>)
 800123c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001240:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001242:	4b0b      	ldr	r3, [pc, #44]	; (8001270 <MX_I2S3_Init+0x54>)
 8001244:	4a0c      	ldr	r2, [pc, #48]	; (8001278 <MX_I2S3_Init+0x5c>)
 8001246:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001248:	4b09      	ldr	r3, [pc, #36]	; (8001270 <MX_I2S3_Init+0x54>)
 800124a:	2200      	movs	r2, #0
 800124c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800124e:	4b08      	ldr	r3, [pc, #32]	; (8001270 <MX_I2S3_Init+0x54>)
 8001250:	2200      	movs	r2, #0
 8001252:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001254:	4b06      	ldr	r3, [pc, #24]	; (8001270 <MX_I2S3_Init+0x54>)
 8001256:	2200      	movs	r2, #0
 8001258:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800125a:	4805      	ldr	r0, [pc, #20]	; (8001270 <MX_I2S3_Init+0x54>)
 800125c:	f003 faae 	bl	80047bc <HAL_I2S_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001266:	f000 fcf3 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200040e0 	.word	0x200040e0
 8001274:	40003c00 	.word	0x40003c00
 8001278:	00017700 	.word	0x00017700

0800127c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <MX_SPI1_Init+0x64>)
 8001282:	4a18      	ldr	r2, [pc, #96]	; (80012e4 <MX_SPI1_Init+0x68>)
 8001284:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001286:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <MX_SPI1_Init+0x64>)
 8001288:	f44f 7282 	mov.w	r2, #260	; 0x104
 800128c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800128e:	4b14      	ldr	r3, [pc, #80]	; (80012e0 <MX_SPI1_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <MX_SPI1_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <MX_SPI1_Init+0x64>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012ae:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012bc:	2200      	movs	r2, #0
 80012be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012c0:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012c6:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012c8:	220a      	movs	r2, #10
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	; (80012e0 <MX_SPI1_Init+0x64>)
 80012ce:	f004 fcc9 	bl	8005c64 <HAL_SPI_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012d8:	f000 fcba 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20004044 	.word	0x20004044
 80012e4:	40013000 	.word	0x40013000

080012e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08e      	sub	sp, #56	; 0x38
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012fc:	f107 0320 	add.w	r3, r7, #32
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
 8001314:	615a      	str	r2, [r3, #20]
 8001316:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001318:	4b3c      	ldr	r3, [pc, #240]	; (800140c <MX_TIM4_Init+0x124>)
 800131a:	4a3d      	ldr	r2, [pc, #244]	; (8001410 <MX_TIM4_Init+0x128>)
 800131c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8;
 800131e:	4b3b      	ldr	r3, [pc, #236]	; (800140c <MX_TIM4_Init+0x124>)
 8001320:	2208      	movs	r2, #8
 8001322:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001324:	4b39      	ldr	r3, [pc, #228]	; (800140c <MX_TIM4_Init+0x124>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 800132a:	4b38      	ldr	r3, [pc, #224]	; (800140c <MX_TIM4_Init+0x124>)
 800132c:	2264      	movs	r2, #100	; 0x64
 800132e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b36      	ldr	r3, [pc, #216]	; (800140c <MX_TIM4_Init+0x124>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b35      	ldr	r3, [pc, #212]	; (800140c <MX_TIM4_Init+0x124>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800133c:	4833      	ldr	r0, [pc, #204]	; (800140c <MX_TIM4_Init+0x124>)
 800133e:	f004 fd1a 	bl	8005d76 <HAL_TIM_Base_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001348:	f000 fc82 	bl	8001c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800134c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001350:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001352:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001356:	4619      	mov	r1, r3
 8001358:	482c      	ldr	r0, [pc, #176]	; (800140c <MX_TIM4_Init+0x124>)
 800135a:	f004 ff3f 	bl	80061dc <HAL_TIM_ConfigClockSource>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8001364:	f000 fc74 	bl	8001c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001368:	4828      	ldr	r0, [pc, #160]	; (800140c <MX_TIM4_Init+0x124>)
 800136a:	f004 fd53 	bl	8005e14 <HAL_TIM_PWM_Init>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001374:	f000 fc6c 	bl	8001c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137c:	2300      	movs	r3, #0
 800137e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001380:	f107 0320 	add.w	r3, r7, #32
 8001384:	4619      	mov	r1, r3
 8001386:	4821      	ldr	r0, [pc, #132]	; (800140c <MX_TIM4_Init+0x124>)
 8001388:	f005 fb00 	bl	800698c <HAL_TIMEx_MasterConfigSynchronization>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001392:	f000 fc5d 	bl	8001c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001396:	2360      	movs	r3, #96	; 0x60
 8001398:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80013a2:	2304      	movs	r3, #4
 80013a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2200      	movs	r2, #0
 80013aa:	4619      	mov	r1, r3
 80013ac:	4817      	ldr	r0, [pc, #92]	; (800140c <MX_TIM4_Init+0x124>)
 80013ae:	f004 fe53 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80013b8:	f000 fc4a 	bl	8001c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2204      	movs	r2, #4
 80013c0:	4619      	mov	r1, r3
 80013c2:	4812      	ldr	r0, [pc, #72]	; (800140c <MX_TIM4_Init+0x124>)
 80013c4:	f004 fe48 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 80013ce:	f000 fc3f 	bl	8001c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2208      	movs	r2, #8
 80013d6:	4619      	mov	r1, r3
 80013d8:	480c      	ldr	r0, [pc, #48]	; (800140c <MX_TIM4_Init+0x124>)
 80013da:	f004 fe3d 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 80013e4:	f000 fc34 	bl	8001c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013e8:	1d3b      	adds	r3, r7, #4
 80013ea:	220c      	movs	r2, #12
 80013ec:	4619      	mov	r1, r3
 80013ee:	4807      	ldr	r0, [pc, #28]	; (800140c <MX_TIM4_Init+0x124>)
 80013f0:	f004 fe32 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM4_Init+0x116>
  {
    Error_Handler();
 80013fa:	f000 fc29 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80013fe:	4803      	ldr	r0, [pc, #12]	; (800140c <MX_TIM4_Init+0x124>)
 8001400:	f000 fd6e 	bl	8001ee0 <HAL_TIM_MspPostInit>

}
 8001404:	bf00      	nop
 8001406:	3738      	adds	r7, #56	; 0x38
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200010a4 	.word	0x200010a4
 8001410:	40000800 	.word	0x40000800

08001414 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 800141a:	4a12      	ldr	r2, [pc, #72]	; (8001464 <MX_USART2_UART_Init+0x50>)
 800141c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800141e:	4b10      	ldr	r3, [pc, #64]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 8001420:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001424:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001426:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001432:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001438:	4b09      	ldr	r3, [pc, #36]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 800143a:	220c      	movs	r2, #12
 800143c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 8001446:	2200      	movs	r2, #0
 8001448:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800144a:	4805      	ldr	r0, [pc, #20]	; (8001460 <MX_USART2_UART_Init+0x4c>)
 800144c:	f005 fb1a 	bl	8006a84 <HAL_UART_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001456:	f000 fbfb 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	2000409c 	.word	0x2000409c
 8001464:	40004400 	.word	0x40004400

08001468 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08c      	sub	sp, #48	; 0x30
 800146c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146e:	f107 031c 	add.w	r3, r7, #28
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
 800147c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	61bb      	str	r3, [r7, #24]
 8001482:	4b71      	ldr	r3, [pc, #452]	; (8001648 <MX_GPIO_Init+0x1e0>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	4a70      	ldr	r2, [pc, #448]	; (8001648 <MX_GPIO_Init+0x1e0>)
 8001488:	f043 0310 	orr.w	r3, r3, #16
 800148c:	6313      	str	r3, [r2, #48]	; 0x30
 800148e:	4b6e      	ldr	r3, [pc, #440]	; (8001648 <MX_GPIO_Init+0x1e0>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	f003 0310 	and.w	r3, r3, #16
 8001496:	61bb      	str	r3, [r7, #24]
 8001498:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	4b6a      	ldr	r3, [pc, #424]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	4a69      	ldr	r2, [pc, #420]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014a4:	f043 0304 	orr.w	r3, r3, #4
 80014a8:	6313      	str	r3, [r2, #48]	; 0x30
 80014aa:	4b67      	ldr	r3, [pc, #412]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f003 0304 	and.w	r3, r3, #4
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
 80014ba:	4b63      	ldr	r3, [pc, #396]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a62      	ldr	r2, [pc, #392]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b60      	ldr	r3, [pc, #384]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ce:	613b      	str	r3, [r7, #16]
 80014d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	4b5c      	ldr	r3, [pc, #368]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a5b      	ldr	r2, [pc, #364]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b59      	ldr	r3, [pc, #356]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	4b55      	ldr	r3, [pc, #340]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a54      	ldr	r2, [pc, #336]	; (8001648 <MX_GPIO_Init+0x1e0>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b52      	ldr	r3, [pc, #328]	; (8001648 <MX_GPIO_Init+0x1e0>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	4b4e      	ldr	r3, [pc, #312]	; (8001648 <MX_GPIO_Init+0x1e0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4a4d      	ldr	r2, [pc, #308]	; (8001648 <MX_GPIO_Init+0x1e0>)
 8001514:	f043 0308 	orr.w	r3, r3, #8
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b4b      	ldr	r3, [pc, #300]	; (8001648 <MX_GPIO_Init+0x1e0>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	2108      	movs	r1, #8
 800152a:	4848      	ldr	r0, [pc, #288]	; (800164c <MX_GPIO_Init+0x1e4>)
 800152c:	f001 fa78 	bl	8002a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001530:	2201      	movs	r2, #1
 8001532:	2101      	movs	r1, #1
 8001534:	4846      	ldr	r0, [pc, #280]	; (8001650 <MX_GPIO_Init+0x1e8>)
 8001536:	f001 fa73 	bl	8002a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 800153a:	2200      	movs	r2, #0
 800153c:	2110      	movs	r1, #16
 800153e:	4845      	ldr	r0, [pc, #276]	; (8001654 <MX_GPIO_Init+0x1ec>)
 8001540:	f001 fa6e 	bl	8002a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001544:	2308      	movs	r3, #8
 8001546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001548:	2301      	movs	r3, #1
 800154a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2300      	movs	r3, #0
 8001552:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001554:	f107 031c 	add.w	r3, r7, #28
 8001558:	4619      	mov	r1, r3
 800155a:	483c      	ldr	r0, [pc, #240]	; (800164c <MX_GPIO_Init+0x1e4>)
 800155c:	f001 f8c4 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001560:	2301      	movs	r3, #1
 8001562:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 031c 	add.w	r3, r7, #28
 8001574:	4619      	mov	r1, r3
 8001576:	4836      	ldr	r0, [pc, #216]	; (8001650 <MX_GPIO_Init+0x1e8>)
 8001578:	f001 f8b6 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800157c:	2308      	movs	r3, #8
 800157e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001580:	2302      	movs	r3, #2
 8001582:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800158c:	2305      	movs	r3, #5
 800158e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	4619      	mov	r1, r3
 8001596:	482e      	ldr	r0, [pc, #184]	; (8001650 <MX_GPIO_Init+0x1e8>)
 8001598:	f001 f8a6 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800159c:	2301      	movs	r3, #1
 800159e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80015a0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80015a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015aa:	f107 031c 	add.w	r3, r7, #28
 80015ae:	4619      	mov	r1, r3
 80015b0:	4829      	ldr	r0, [pc, #164]	; (8001658 <MX_GPIO_Init+0x1f0>)
 80015b2:	f001 f899 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80015b6:	2304      	movs	r3, #4
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	4619      	mov	r1, r3
 80015c8:	4824      	ldr	r0, [pc, #144]	; (800165c <MX_GPIO_Init+0x1f4>)
 80015ca:	f001 f88d 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80015ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d4:	2302      	movs	r3, #2
 80015d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015dc:	2300      	movs	r3, #0
 80015de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015e0:	2305      	movs	r3, #5
 80015e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	4619      	mov	r1, r3
 80015ea:	481c      	ldr	r0, [pc, #112]	; (800165c <MX_GPIO_Init+0x1f4>)
 80015ec:	f001 f87c 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 80015f0:	2310      	movs	r3, #16
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8001600:	f107 031c 	add.w	r3, r7, #28
 8001604:	4619      	mov	r1, r3
 8001606:	4813      	ldr	r0, [pc, #76]	; (8001654 <MX_GPIO_Init+0x1ec>)
 8001608:	f001 f86e 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800160c:	2320      	movs	r3, #32
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	4619      	mov	r1, r3
 800161e:	480d      	ldr	r0, [pc, #52]	; (8001654 <MX_GPIO_Init+0x1ec>)
 8001620:	f001 f862 	bl	80026e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001624:	2302      	movs	r3, #2
 8001626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001628:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800162c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 031c 	add.w	r3, r7, #28
 8001636:	4619      	mov	r1, r3
 8001638:	4804      	ldr	r0, [pc, #16]	; (800164c <MX_GPIO_Init+0x1e4>)
 800163a:	f001 f855 	bl	80026e8 <HAL_GPIO_Init>

}
 800163e:	bf00      	nop
 8001640:	3730      	adds	r7, #48	; 0x30
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800
 800164c:	40021000 	.word	0x40021000
 8001650:	40020800 	.word	0x40020800
 8001654:	40020c00 	.word	0x40020c00
 8001658:	40020000 	.word	0x40020000
 800165c:	40020400 	.word	0x40020400

08001660 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

// Called by the end of UART interruption. Deserializes the received string
// and resets reception again
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af02      	add	r7, sp, #8
 8001666:	6078      	str	r0, [r7, #4]
	// Calls configuration function for default initialization setup for
	// the received string
	DeserializeConfiguration(configString, &yellow, &orange, &red, &blue);
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <HAL_UART_RxCpltCallback+0x2c>)
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	4b08      	ldr	r3, [pc, #32]	; (8001690 <HAL_UART_RxCpltCallback+0x30>)
 800166e:	4a09      	ldr	r2, [pc, #36]	; (8001694 <HAL_UART_RxCpltCallback+0x34>)
 8001670:	4909      	ldr	r1, [pc, #36]	; (8001698 <HAL_UART_RxCpltCallback+0x38>)
 8001672:	480a      	ldr	r0, [pc, #40]	; (800169c <HAL_UART_RxCpltCallback+0x3c>)
 8001674:	f000 f816 	bl	80016a4 <DeserializeConfiguration>
	// Setup reception
	HAL_UART_Receive_IT(&huart2, configString, 55);
 8001678:	2237      	movs	r2, #55	; 0x37
 800167a:	4908      	ldr	r1, [pc, #32]	; (800169c <HAL_UART_RxCpltCallback+0x3c>)
 800167c:	4808      	ldr	r0, [pc, #32]	; (80016a0 <HAL_UART_RxCpltCallback+0x40>)
 800167e:	f005 fa4e 	bl	8006b1e <HAL_UART_Receive_IT>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200000f8 	.word	0x200000f8
 8001690:	20003098 	.word	0x20003098
 8001694:	200010ec 	.word	0x200010ec
 8001698:	200020ec 	.word	0x200020ec
 800169c:	20000000 	.word	0x20000000
 80016a0:	2000409c 	.word	0x2000409c

080016a4 <DeserializeConfiguration>:

// Handles configuration string and passes the parameters for
// the wave generator to the respective LEDs
void DeserializeConfiguration(uint8_t *configurationString, LEDBehavior *yellow, LEDBehavior *orange, LEDBehavior *red, LEDBehavior *blue){
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b094      	sub	sp, #80	; 0x50
 80016a8:	af02      	add	r7, sp, #8
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
 80016b0:	603b      	str	r3, [r7, #0]
	// This value was found empirically, if the value is greater than this
	// there are no visible differences in behavior
	int maximumAmplitude = 65535/512;
 80016b2:	237f      	movs	r3, #127	; 0x7f
 80016b4:	637b      	str	r3, [r7, #52]	; 0x34
	// Variables to hold the parameters while the string is being parsed
	char* ledConfiguration[4];
	char* configurationParameters[4];

	// Tokens for the string split
	char* token = strtok((char *)configurationString, "@");
 80016b6:	4943      	ldr	r1, [pc, #268]	; (80017c4 <DeserializeConfiguration+0x120>)
 80016b8:	68f8      	ldr	r0, [r7, #12]
 80016ba:	f009 fb5f 	bl	800ad7c <strtok>
 80016be:	6478      	str	r0, [r7, #68]	; 0x44
	ledConfiguration[0] = token;
 80016c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24

	// Splitting the string
	for(int index = 1; token != NULL; index++){
 80016c4:	2301      	movs	r3, #1
 80016c6:	643b      	str	r3, [r7, #64]	; 0x40
 80016c8:	e00f      	b.n	80016ea <DeserializeConfiguration+0x46>
		token = strtok(NULL, "@");
 80016ca:	493e      	ldr	r1, [pc, #248]	; (80017c4 <DeserializeConfiguration+0x120>)
 80016cc:	2000      	movs	r0, #0
 80016ce:	f009 fb55 	bl	800ad7c <strtok>
 80016d2:	6478      	str	r0, [r7, #68]	; 0x44
		ledConfiguration[index] = token;
 80016d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80016dc:	4413      	add	r3, r2
 80016de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80016e0:	f843 2c24 	str.w	r2, [r3, #-36]
	for(int index = 1; token != NULL; index++){
 80016e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016e6:	3301      	adds	r3, #1
 80016e8:	643b      	str	r3, [r7, #64]	; 0x40
 80016ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1ec      	bne.n	80016ca <DeserializeConfiguration+0x26>
	}

	// Splitting the string and passing the parameters to the function
	// that setups the values in the LED structure.
	for(int index = 0; index < 4; index++){
 80016f0:	2300      	movs	r3, #0
 80016f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016f4:	e05d      	b.n	80017b2 <DeserializeConfiguration+0x10e>
		// Splitting the string
		token = strtok(ledConfiguration[index], "-");
 80016f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80016fe:	4413      	add	r3, r2
 8001700:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001704:	4930      	ldr	r1, [pc, #192]	; (80017c8 <DeserializeConfiguration+0x124>)
 8001706:	4618      	mov	r0, r3
 8001708:	f009 fb38 	bl	800ad7c <strtok>
 800170c:	6478      	str	r0, [r7, #68]	; 0x44
		configurationParameters[0] = token;
 800170e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001710:	617b      	str	r3, [r7, #20]
		for(int indexIn = 1; token != NULL; indexIn++){
 8001712:	2301      	movs	r3, #1
 8001714:	63bb      	str	r3, [r7, #56]	; 0x38
 8001716:	e00f      	b.n	8001738 <DeserializeConfiguration+0x94>
			token = strtok(NULL, "-");
 8001718:	492b      	ldr	r1, [pc, #172]	; (80017c8 <DeserializeConfiguration+0x124>)
 800171a:	2000      	movs	r0, #0
 800171c:	f009 fb2e 	bl	800ad7c <strtok>
 8001720:	6478      	str	r0, [r7, #68]	; 0x44
			configurationParameters[indexIn] = token;
 8001722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800172a:	4413      	add	r3, r2
 800172c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800172e:	f843 2c34 	str.w	r2, [r3, #-52]
		for(int indexIn = 1; token != NULL; indexIn++){
 8001732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001734:	3301      	adds	r3, #1
 8001736:	63bb      	str	r3, [r7, #56]	; 0x38
 8001738:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1ec      	bne.n	8001718 <DeserializeConfiguration+0x74>
		}
		maximumAmplitude = 65535/512;
 800173e:	237f      	movs	r3, #127	; 0x7f
 8001740:	637b      	str	r3, [r7, #52]	; 0x34
		// Yellow LED
		if (*configurationParameters[0] == 'Y'){
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b59      	cmp	r3, #89	; 0x59
 8001748:	d109      	bne.n	800175e <DeserializeConfiguration+0xba>
			WaveSetup(&yellow, configurationParameters[1], configurationParameters[2], maximumAmplitude, configurationParameters[3]);
 800174a:	69b9      	ldr	r1, [r7, #24]
 800174c:	69fa      	ldr	r2, [r7, #28]
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	f107 0008 	add.w	r0, r7, #8
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001758:	f000 f838 	bl	80017cc <WaveSetup>
 800175c:	e026      	b.n	80017ac <DeserializeConfiguration+0x108>
		}
		// Orange LED
		else if (*configurationParameters[0] == 'O'){
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b4f      	cmp	r3, #79	; 0x4f
 8001764:	d108      	bne.n	8001778 <DeserializeConfiguration+0xd4>
			WaveSetup(&orange, configurationParameters[1], configurationParameters[2], maximumAmplitude, configurationParameters[3]);
 8001766:	69b9      	ldr	r1, [r7, #24]
 8001768:	69fa      	ldr	r2, [r7, #28]
 800176a:	6a3b      	ldr	r3, [r7, #32]
 800176c:	1d38      	adds	r0, r7, #4
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001772:	f000 f82b 	bl	80017cc <WaveSetup>
 8001776:	e019      	b.n	80017ac <DeserializeConfiguration+0x108>
		}
		// Red LED
		else if (*configurationParameters[0] == 'R'){
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b52      	cmp	r3, #82	; 0x52
 800177e:	d108      	bne.n	8001792 <DeserializeConfiguration+0xee>
			WaveSetup(&red, configurationParameters[1], configurationParameters[2], maximumAmplitude, configurationParameters[3]);
 8001780:	69b9      	ldr	r1, [r7, #24]
 8001782:	69fa      	ldr	r2, [r7, #28]
 8001784:	6a3b      	ldr	r3, [r7, #32]
 8001786:	4638      	mov	r0, r7
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800178c:	f000 f81e 	bl	80017cc <WaveSetup>
 8001790:	e00c      	b.n	80017ac <DeserializeConfiguration+0x108>
		}
		// Blue LED
		else if (*configurationParameters[0] == 'B'){
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b42      	cmp	r3, #66	; 0x42
 8001798:	d108      	bne.n	80017ac <DeserializeConfiguration+0x108>
			WaveSetup(&blue, configurationParameters[1], configurationParameters[2], maximumAmplitude, configurationParameters[3]);
 800179a:	69b9      	ldr	r1, [r7, #24]
 800179c:	69fa      	ldr	r2, [r7, #28]
 800179e:	6a3b      	ldr	r3, [r7, #32]
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017a4:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80017a8:	f000 f810 	bl	80017cc <WaveSetup>
	for(int index = 0; index < 4; index++){
 80017ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017ae:	3301      	adds	r3, #1
 80017b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	dd9e      	ble.n	80016f6 <DeserializeConfiguration+0x52>
		}
	}
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	3748      	adds	r7, #72	; 0x48
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	0800dc20 	.word	0x0800dc20
 80017c8:	0800dc24 	.word	0x0800dc24

080017cc <WaveSetup>:

// Converts the received parameters and store them in the received structure
void WaveSetup(LEDBehavior *led, char *samples, char *phase, int maximum, char *shape){
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
 80017d8:	603b      	str	r3, [r7, #0]
	// Number of samples
	led->samples = atoi(samples);
 80017da:	68b8      	ldr	r0, [r7, #8]
 80017dc:	f009 f9ce 	bl	800ab7c <atoi>
 80017e0:	4602      	mov	r2, r0
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	601a      	str	r2, [r3, #0]
	// Samples Delay
	led->phase = atoi(phase);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f009 f9c8 	bl	800ab7c <atoi>
 80017ec:	4602      	mov	r2, r0
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	605a      	str	r2, [r3, #4]
	// Maximum value
	led->maximum = maximum;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	609a      	str	r2, [r3, #8]
	// Cosine wave
	if (*shape == 'C'){
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b43      	cmp	r3, #67	; 0x43
 80017fe:	d109      	bne.n	8001814 <WaveSetup+0x48>
		GenerateCossine(led->shape, led->samples, maximum);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f103 000c 	add.w	r0, r3, #12
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	4619      	mov	r1, r3
 800180e:	f000 f84b 	bl	80018a8 <GenerateCossine>
	}
	// Square wave
	else if (*shape == 'S'){
		GenerateSquare(led->shape, led->samples, maximum);
	}
}
 8001812:	e044      	b.n	800189e <WaveSetup+0xd2>
	else if (*shape == 'H'){
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b48      	cmp	r3, #72	; 0x48
 800181a:	d109      	bne.n	8001830 <WaveSetup+0x64>
		GenerateHigh(led->shape, led->samples, maximum);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f103 000c 	add.w	r0, r3, #12
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f000 f8a7 	bl	800197c <GenerateHigh>
}
 800182e:	e036      	b.n	800189e <WaveSetup+0xd2>
	else if (*shape == 'L'){
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b4c      	cmp	r3, #76	; 0x4c
 8001836:	d109      	bne.n	800184c <WaveSetup+0x80>
		GenerateLow(led->shape, led->samples, maximum);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f103 000c 	add.w	r0, r3, #12
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	4619      	mov	r1, r3
 8001846:	f000 f8bd 	bl	80019c4 <GenerateLow>
}
 800184a:	e028      	b.n	800189e <WaveSetup+0xd2>
	else if (*shape == 'P'){
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b50      	cmp	r3, #80	; 0x50
 8001852:	d109      	bne.n	8001868 <WaveSetup+0x9c>
		GenerateParabola(led->shape, led->samples, maximum);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f103 000c 	add.w	r0, r3, #12
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	f000 f955 	bl	8001b10 <GenerateParabola>
}
 8001866:	e01a      	b.n	800189e <WaveSetup+0xd2>
	else if (*shape == 'R'){
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b52      	cmp	r3, #82	; 0x52
 800186e:	d109      	bne.n	8001884 <WaveSetup+0xb8>
		GenerateRamp(led->shape, led->samples, maximum);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f103 000c 	add.w	r0, r3, #12
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	4619      	mov	r1, r3
 800187e:	f000 f8be 	bl	80019fe <GenerateRamp>
}
 8001882:	e00c      	b.n	800189e <WaveSetup+0xd2>
	else if (*shape == 'S'){
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b53      	cmp	r3, #83	; 0x53
 800188a:	d108      	bne.n	800189e <WaveSetup+0xd2>
		GenerateSquare(led->shape, led->samples, maximum);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f103 000c 	add.w	r0, r3, #12
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	683a      	ldr	r2, [r7, #0]
 8001898:	4619      	mov	r1, r3
 800189a:	f000 f8f0 	bl	8001a7e <GenerateSquare>
}
 800189e:	bf00      	nop
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
	...

080018a8 <GenerateCossine>:

// Generates cosine wave according to the received parameters
void GenerateCossine(int *cosinusoid, int samples, int maximum){
 80018a8:	b5b0      	push	{r4, r5, r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
	float theta;
	float phases = 6.28/samples;
 80018b4:	68b8      	ldr	r0, [r7, #8]
 80018b6:	f7fe fe2d 	bl	8000514 <__aeabi_i2d>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	a12d      	add	r1, pc, #180	; (adr r1, 8001974 <GenerateCossine+0xcc>)
 80018c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018c4:	f7fe ffba 	bl	800083c <__aeabi_ddiv>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f7ff f962 	bl	8000b98 <__aeabi_d2f>
 80018d4:	4603      	mov	r3, r0
 80018d6:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < samples; i++){
 80018d8:	2300      	movs	r3, #0
 80018da:	61fb      	str	r3, [r7, #28]
 80018dc:	e03c      	b.n	8001958 <GenerateCossine+0xb0>
		theta = phases * i;
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	ee07 3a90 	vmov	s15, r3
 80018e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018e8:	ed97 7a06 	vldr	s14, [r7, #24]
 80018ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f0:	edc7 7a05 	vstr	s15, [r7, #20]
		cosinusoid[i] = floor(maximum*(cos(theta)+1));
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7fe fe0d 	bl	8000514 <__aeabi_i2d>
 80018fa:	4604      	mov	r4, r0
 80018fc:	460d      	mov	r5, r1
 80018fe:	6978      	ldr	r0, [r7, #20]
 8001900:	f7fe fe1a 	bl	8000538 <__aeabi_f2d>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	ec43 2b10 	vmov	d0, r2, r3
 800190c:	f00a fa20 	bl	800bd50 <cos>
 8001910:	ec51 0b10 	vmov	r0, r1, d0
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <GenerateCossine+0xc8>)
 800191a:	f7fe fcaf 	bl	800027c <__adddf3>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4620      	mov	r0, r4
 8001924:	4629      	mov	r1, r5
 8001926:	f7fe fe5f 	bl	80005e8 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	ec43 2b17 	vmov	d7, r2, r3
 8001932:	eeb0 0a47 	vmov.f32	s0, s14
 8001936:	eef0 0a67 	vmov.f32	s1, s15
 800193a:	f00a fa59 	bl	800bdf0 <floor>
 800193e:	ec51 0b10 	vmov	r0, r1, d0
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	18d4      	adds	r4, r2, r3
 800194a:	f7ff f8fd 	bl	8000b48 <__aeabi_d2iz>
 800194e:	4603      	mov	r3, r0
 8001950:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < samples; i++){
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	3301      	adds	r3, #1
 8001956:	61fb      	str	r3, [r7, #28]
 8001958:	69fa      	ldr	r2, [r7, #28]
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	429a      	cmp	r2, r3
 800195e:	dbbe      	blt.n	80018de <GenerateCossine+0x36>
	}
}
 8001960:	bf00      	nop
 8001962:	bf00      	nop
 8001964:	3720      	adds	r7, #32
 8001966:	46bd      	mov	sp, r7
 8001968:	bdb0      	pop	{r4, r5, r7, pc}
 800196a:	bf00      	nop
 800196c:	f3af 8000 	nop.w
 8001970:	3ff00000 	.word	0x3ff00000
 8001974:	51eb851f 	.word	0x51eb851f
 8001978:	40191eb8 	.word	0x40191eb8

0800197c <GenerateHigh>:

// Generates constant high according to the received parameters
void GenerateHigh(int *fixed, int samples, int maximum){
 800197c:	b590      	push	{r4, r7, lr}
 800197e:	b087      	sub	sp, #28
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < samples; i++){
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	e011      	b.n	80019b2 <GenerateHigh+0x36>
		fixed[i] = floor(maximum);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7fe fdc0 	bl	8000514 <__aeabi_i2d>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	6979      	ldr	r1, [r7, #20]
 800199a:	0089      	lsls	r1, r1, #2
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	1844      	adds	r4, r0, r1
 80019a0:	4610      	mov	r0, r2
 80019a2:	4619      	mov	r1, r3
 80019a4:	f7ff f8d0 	bl	8000b48 <__aeabi_d2iz>
 80019a8:	4603      	mov	r3, r0
 80019aa:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < samples; i++){
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	3301      	adds	r3, #1
 80019b0:	617b      	str	r3, [r7, #20]
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	dbe9      	blt.n	800198e <GenerateHigh+0x12>
	}
}
 80019ba:	bf00      	nop
 80019bc:	bf00      	nop
 80019be:	371c      	adds	r7, #28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd90      	pop	{r4, r7, pc}

080019c4 <GenerateLow>:

// Generates constant low according to the received parameters
void GenerateLow(int *fixed, int samples, int maximum){
 80019c4:	b480      	push	{r7}
 80019c6:	b087      	sub	sp, #28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < samples; i++){
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	e008      	b.n	80019e8 <GenerateLow+0x24>
		fixed[i] = 0;
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	4413      	add	r3, r2
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < samples; i++){
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3301      	adds	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	dbf2      	blt.n	80019d6 <GenerateLow+0x12>
	}
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	371c      	adds	r7, #28
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <GenerateRamp>:

// Generates ramp wave according to the received parameters
void GenerateRamp(int *ramp, int samples, int maximum){
 80019fe:	b590      	push	{r4, r7, lr}
 8001a00:	b087      	sub	sp, #28
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
	float theta = maximum/(float)samples;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	ee07 3a90 	vmov	s15, r3
 8001a10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	ee07 3a90 	vmov	s15, r3
 8001a1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a22:	edc7 7a04 	vstr	s15, [r7, #16]
	for (int i = 0; i < samples; i++){
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
 8001a2a:	e01f      	b.n	8001a6c <GenerateRamp+0x6e>
		ramp[i] = floor(i*theta);
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	ee07 3a90 	vmov	s15, r3
 8001a32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a36:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a3e:	ee17 0a90 	vmov	r0, s15
 8001a42:	f7fe fd79 	bl	8000538 <__aeabi_f2d>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	ec43 2b10 	vmov	d0, r2, r3
 8001a4e:	f00a f9cf 	bl	800bdf0 <floor>
 8001a52:	ec51 0b10 	vmov	r0, r1, d0
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	18d4      	adds	r4, r2, r3
 8001a5e:	f7ff f873 	bl	8000b48 <__aeabi_d2iz>
 8001a62:	4603      	mov	r3, r0
 8001a64:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < samples; i++){
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	dbdb      	blt.n	8001a2c <GenerateRamp+0x2e>
	}
}
 8001a74:	bf00      	nop
 8001a76:	bf00      	nop
 8001a78:	371c      	adds	r7, #28
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd90      	pop	{r4, r7, pc}

08001a7e <GenerateSquare>:

// Generates square wave according to the received parameters
void GenerateSquare(int *square, int samples, int maximum){
 8001a7e:	b5b0      	push	{r4, r5, r7, lr}
 8001a80:	b086      	sub	sp, #24
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < floor(samples/2); i++){
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	e008      	b.n	8001aa2 <GenerateSquare+0x24>
		square[i] = maximum;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	4413      	add	r3, r2
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < floor(samples/2); i++){
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	6978      	ldr	r0, [r7, #20]
 8001aa4:	f7fe fd36 	bl	8000514 <__aeabi_i2d>
 8001aa8:	4604      	mov	r4, r0
 8001aaa:	460d      	mov	r5, r1
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	0fda      	lsrs	r2, r3, #31
 8001ab0:	4413      	add	r3, r2
 8001ab2:	105b      	asrs	r3, r3, #1
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd2d 	bl	8000514 <__aeabi_i2d>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4620      	mov	r0, r4
 8001ac0:	4629      	mov	r1, r5
 8001ac2:	f7ff f803 	bl	8000acc <__aeabi_dcmplt>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1e1      	bne.n	8001a90 <GenerateSquare+0x12>
	}
	for (int i = floor(samples/2); i < samples; i++){
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	0fda      	lsrs	r2, r3, #31
 8001ad0:	4413      	add	r3, r2
 8001ad2:	105b      	asrs	r3, r3, #1
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd1d 	bl	8000514 <__aeabi_i2d>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4610      	mov	r0, r2
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	f7ff f831 	bl	8000b48 <__aeabi_d2iz>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	e008      	b.n	8001afe <GenerateSquare+0x80>
		square[i] = 0;
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	4413      	add	r3, r2
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
	for (int i = floor(samples/2); i < samples; i++){
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	3301      	adds	r3, #1
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	dbf2      	blt.n	8001aec <GenerateSquare+0x6e>
	}
}
 8001b06:	bf00      	nop
 8001b08:	bf00      	nop
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bdb0      	pop	{r4, r5, r7, pc}

08001b10 <GenerateParabola>:

// Generates parabola wave according to the received parameters
void GenerateParabola(int *parabola, int samples, int maximum){
 8001b10:	b5b0      	push	{r4, r5, r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
	float a = (4*maximum)/(pow(samples,2));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fcf7 	bl	8000514 <__aeabi_i2d>
 8001b26:	4604      	mov	r4, r0
 8001b28:	460d      	mov	r5, r1
 8001b2a:	68b8      	ldr	r0, [r7, #8]
 8001b2c:	f7fe fcf2 	bl	8000514 <__aeabi_i2d>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	ed9f 1b44 	vldr	d1, [pc, #272]	; 8001c48 <GenerateParabola+0x138>
 8001b38:	ec43 2b10 	vmov	d0, r2, r3
 8001b3c:	f00a f9d8 	bl	800bef0 <pow>
 8001b40:	ec53 2b10 	vmov	r2, r3, d0
 8001b44:	4620      	mov	r0, r4
 8001b46:	4629      	mov	r1, r5
 8001b48:	f7fe fe78 	bl	800083c <__aeabi_ddiv>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	f7ff f820 	bl	8000b98 <__aeabi_d2f>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	61bb      	str	r3, [r7, #24]
	float b = -(4*maximum)/(float)samples;
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	079b      	lsls	r3, r3, #30
 8001b62:	1a9b      	subs	r3, r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	ee07 3a90 	vmov	s15, r3
 8001b6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b7c:	edc7 7a05 	vstr	s15, [r7, #20]
	float c = maximum;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	ee07 3a90 	vmov	s15, r3
 8001b86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b8a:	edc7 7a04 	vstr	s15, [r7, #16]
	for (int i = 0; i < samples; i++){
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61fb      	str	r3, [r7, #28]
 8001b92:	e050      	b.n	8001c36 <GenerateParabola+0x126>
		parabola[i] = floor(a*pow(i,2) + b*i + c);
 8001b94:	69b8      	ldr	r0, [r7, #24]
 8001b96:	f7fe fccf 	bl	8000538 <__aeabi_f2d>
 8001b9a:	4604      	mov	r4, r0
 8001b9c:	460d      	mov	r5, r1
 8001b9e:	69f8      	ldr	r0, [r7, #28]
 8001ba0:	f7fe fcb8 	bl	8000514 <__aeabi_i2d>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	ed9f 1b27 	vldr	d1, [pc, #156]	; 8001c48 <GenerateParabola+0x138>
 8001bac:	ec43 2b10 	vmov	d0, r2, r3
 8001bb0:	f00a f99e 	bl	800bef0 <pow>
 8001bb4:	ec53 2b10 	vmov	r2, r3, d0
 8001bb8:	4620      	mov	r0, r4
 8001bba:	4629      	mov	r1, r5
 8001bbc:	f7fe fd14 	bl	80005e8 <__aeabi_dmul>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4614      	mov	r4, r2
 8001bc6:	461d      	mov	r5, r3
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	ee07 3a90 	vmov	s15, r3
 8001bce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bd2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bda:	ee17 0a90 	vmov	r0, s15
 8001bde:	f7fe fcab 	bl	8000538 <__aeabi_f2d>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4620      	mov	r0, r4
 8001be8:	4629      	mov	r1, r5
 8001bea:	f7fe fb47 	bl	800027c <__adddf3>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4614      	mov	r4, r2
 8001bf4:	461d      	mov	r5, r3
 8001bf6:	6938      	ldr	r0, [r7, #16]
 8001bf8:	f7fe fc9e 	bl	8000538 <__aeabi_f2d>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	460b      	mov	r3, r1
 8001c00:	4620      	mov	r0, r4
 8001c02:	4629      	mov	r1, r5
 8001c04:	f7fe fb3a 	bl	800027c <__adddf3>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	ec43 2b17 	vmov	d7, r2, r3
 8001c10:	eeb0 0a47 	vmov.f32	s0, s14
 8001c14:	eef0 0a67 	vmov.f32	s1, s15
 8001c18:	f00a f8ea 	bl	800bdf0 <floor>
 8001c1c:	ec51 0b10 	vmov	r0, r1, d0
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	18d4      	adds	r4, r2, r3
 8001c28:	f7fe ff8e 	bl	8000b48 <__aeabi_d2iz>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < samples; i++){
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	3301      	adds	r3, #1
 8001c34:	61fb      	str	r3, [r7, #28]
 8001c36:	69fa      	ldr	r2, [r7, #28]
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	dbaa      	blt.n	8001b94 <GenerateParabola+0x84>
	}
}
 8001c3e:	bf00      	nop
 8001c40:	bf00      	nop
 8001c42:	3720      	adds	r7, #32
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bdb0      	pop	{r4, r5, r7, pc}
 8001c48:	00000000 	.word	0x00000000
 8001c4c:	40000000 	.word	0x40000000

08001c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c54:	b672      	cpsid	i
}
 8001c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c58:	e7fe      	b.n	8001c58 <Error_Handler+0x8>
	...

08001c5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	607b      	str	r3, [r7, #4]
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <HAL_MspInit+0x4c>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6a:	4a0f      	ldr	r2, [pc, #60]	; (8001ca8 <HAL_MspInit+0x4c>)
 8001c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c70:	6453      	str	r3, [r2, #68]	; 0x44
 8001c72:	4b0d      	ldr	r3, [pc, #52]	; (8001ca8 <HAL_MspInit+0x4c>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	603b      	str	r3, [r7, #0]
 8001c82:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <HAL_MspInit+0x4c>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	4a08      	ldr	r2, [pc, #32]	; (8001ca8 <HAL_MspInit+0x4c>)
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c8e:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <HAL_MspInit+0x4c>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c96:	603b      	str	r3, [r7, #0]
 8001c98:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c9a:	2007      	movs	r0, #7
 8001c9c:	f000 fc50 	bl	8002540 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40023800 	.word	0x40023800

08001cac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08a      	sub	sp, #40	; 0x28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a19      	ldr	r2, [pc, #100]	; (8001d30 <HAL_I2C_MspInit+0x84>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d12c      	bne.n	8001d28 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	4b18      	ldr	r3, [pc, #96]	; (8001d34 <HAL_I2C_MspInit+0x88>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a17      	ldr	r2, [pc, #92]	; (8001d34 <HAL_I2C_MspInit+0x88>)
 8001cd8:	f043 0302 	orr.w	r3, r3, #2
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b15      	ldr	r3, [pc, #84]	; (8001d34 <HAL_I2C_MspInit+0x88>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001cea:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cf0:	2312      	movs	r3, #18
 8001cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cfc:	2304      	movs	r3, #4
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	4619      	mov	r1, r3
 8001d06:	480c      	ldr	r0, [pc, #48]	; (8001d38 <HAL_I2C_MspInit+0x8c>)
 8001d08:	f000 fcee 	bl	80026e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <HAL_I2C_MspInit+0x88>)
 8001d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d14:	4a07      	ldr	r2, [pc, #28]	; (8001d34 <HAL_I2C_MspInit+0x88>)
 8001d16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d1c:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <HAL_I2C_MspInit+0x88>)
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	; 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40005400 	.word	0x40005400
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40020400 	.word	0x40020400

08001d3c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	; 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a28      	ldr	r2, [pc, #160]	; (8001dfc <HAL_I2S_MspInit+0xc0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d14a      	bne.n	8001df4 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	4a26      	ldr	r2, [pc, #152]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001d68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d6e:	4b24      	ldr	r3, [pc, #144]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	4a1f      	ldr	r2, [pc, #124]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8a:	4b1d      	ldr	r3, [pc, #116]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	4a18      	ldr	r2, [pc, #96]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001da0:	f043 0304 	orr.w	r3, r3, #4
 8001da4:	6313      	str	r3, [r2, #48]	; 0x30
 8001da6:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <HAL_I2S_MspInit+0xc4>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001db2:	2310      	movs	r3, #16
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001dc2:	2306      	movs	r3, #6
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	480d      	ldr	r0, [pc, #52]	; (8001e04 <HAL_I2S_MspInit+0xc8>)
 8001dce:	f000 fc8b 	bl	80026e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001dd2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001de4:	2306      	movs	r3, #6
 8001de6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	4619      	mov	r1, r3
 8001dee:	4806      	ldr	r0, [pc, #24]	; (8001e08 <HAL_I2S_MspInit+0xcc>)
 8001df0:	f000 fc7a 	bl	80026e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001df4:	bf00      	nop
 8001df6:	3728      	adds	r7, #40	; 0x28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40003c00 	.word	0x40003c00
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40020000 	.word	0x40020000
 8001e08:	40020800 	.word	0x40020800

08001e0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	; 0x28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a19      	ldr	r2, [pc, #100]	; (8001e90 <HAL_SPI_MspInit+0x84>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d12b      	bne.n	8001e86 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	4b18      	ldr	r3, [pc, #96]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	4a17      	ldr	r2, [pc, #92]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3e:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	4a10      	ldr	r2, [pc, #64]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001e66:	23e0      	movs	r3, #224	; 0xe0
 8001e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	2300      	movs	r3, #0
 8001e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e76:	2305      	movs	r3, #5
 8001e78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7a:	f107 0314 	add.w	r3, r7, #20
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4805      	ldr	r0, [pc, #20]	; (8001e98 <HAL_SPI_MspInit+0x8c>)
 8001e82:	f000 fc31 	bl	80026e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e86:	bf00      	nop
 8001e88:	3728      	adds	r7, #40	; 0x28
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40013000 	.word	0x40013000
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020000 	.word	0x40020000

08001e9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a0b      	ldr	r2, [pc, #44]	; (8001ed8 <HAL_TIM_Base_MspInit+0x3c>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d10d      	bne.n	8001eca <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <HAL_TIM_Base_MspInit+0x40>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	4a09      	ldr	r2, [pc, #36]	; (8001edc <HAL_TIM_Base_MspInit+0x40>)
 8001eb8:	f043 0304 	orr.w	r3, r3, #4
 8001ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ebe:	4b07      	ldr	r3, [pc, #28]	; (8001edc <HAL_TIM_Base_MspInit+0x40>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001eca:	bf00      	nop
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	40000800 	.word	0x40000800
 8001edc:	40023800 	.word	0x40023800

08001ee0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a12      	ldr	r2, [pc, #72]	; (8001f48 <HAL_TIM_MspPostInit+0x68>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d11e      	bne.n	8001f40 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <HAL_TIM_MspPostInit+0x6c>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a10      	ldr	r2, [pc, #64]	; (8001f4c <HAL_TIM_MspPostInit+0x6c>)
 8001f0c:	f043 0308 	orr.w	r3, r3, #8
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <HAL_TIM_MspPostInit+0x6c>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001f1e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001f22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f30:	2302      	movs	r3, #2
 8001f32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f34:	f107 030c 	add.w	r3, r7, #12
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4805      	ldr	r0, [pc, #20]	; (8001f50 <HAL_TIM_MspPostInit+0x70>)
 8001f3c:	f000 fbd4 	bl	80026e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001f40:	bf00      	nop
 8001f42:	3720      	adds	r7, #32
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40000800 	.word	0x40000800
 8001f4c:	40023800 	.word	0x40023800
 8001f50:	40020c00 	.word	0x40020c00

08001f54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	; 0x28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 0314 	add.w	r3, r7, #20
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a1d      	ldr	r2, [pc, #116]	; (8001fe8 <HAL_UART_MspInit+0x94>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d133      	bne.n	8001fde <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <HAL_UART_MspInit+0x98>)
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	4a1b      	ldr	r2, [pc, #108]	; (8001fec <HAL_UART_MspInit+0x98>)
 8001f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f84:	6413      	str	r3, [r2, #64]	; 0x40
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <HAL_UART_MspInit+0x98>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	4b15      	ldr	r3, [pc, #84]	; (8001fec <HAL_UART_MspInit+0x98>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a14      	ldr	r2, [pc, #80]	; (8001fec <HAL_UART_MspInit+0x98>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <HAL_UART_MspInit+0x98>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fae:	230c      	movs	r3, #12
 8001fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fbe:	2307      	movs	r3, #7
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4809      	ldr	r0, [pc, #36]	; (8001ff0 <HAL_UART_MspInit+0x9c>)
 8001fca:	f000 fb8d 	bl	80026e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	2026      	movs	r0, #38	; 0x26
 8001fd4:	f000 fabf 	bl	8002556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fd8:	2026      	movs	r0, #38	; 0x26
 8001fda:	f000 fad8 	bl	800258e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001fde:	bf00      	nop
 8001fe0:	3728      	adds	r7, #40	; 0x28
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40004400 	.word	0x40004400
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40020000 	.word	0x40020000

08001ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <NMI_Handler+0x4>

08001ffa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffe:	e7fe      	b.n	8001ffe <HardFault_Handler+0x4>

08002000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002004:	e7fe      	b.n	8002004 <MemManage_Handler+0x4>

08002006 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002006:	b480      	push	{r7}
 8002008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800200a:	e7fe      	b.n	800200a <BusFault_Handler+0x4>

0800200c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002010:	e7fe      	b.n	8002010 <UsageFault_Handler+0x4>

08002012 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202e:	b480      	push	{r7}
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002040:	f000 f96a 	bl	8002318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}

08002048 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800204c:	4802      	ldr	r0, [pc, #8]	; (8002058 <USART2_IRQHandler+0x10>)
 800204e:	f004 fd97 	bl	8006b80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	2000409c 	.word	0x2000409c

0800205c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002060:	4802      	ldr	r0, [pc, #8]	; (800206c <OTG_FS_IRQHandler+0x10>)
 8002062:	f000 ff61 	bl	8002f28 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20004504 	.word	0x20004504

08002070 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
	return 1;
 8002074:	2301      	movs	r3, #1
}
 8002076:	4618      	mov	r0, r3
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <_kill>:

int _kill(int pid, int sig)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800208a:	f008 fd7b 	bl	800ab84 <__errno>
 800208e:	4603      	mov	r3, r0
 8002090:	2216      	movs	r2, #22
 8002092:	601a      	str	r2, [r3, #0]
	return -1;
 8002094:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002098:	4618      	mov	r0, r3
 800209a:	3708      	adds	r7, #8
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <_exit>:

void _exit (int status)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff ffe7 	bl	8002080 <_kill>
	while (1) {}		/* Make sure we hang here */
 80020b2:	e7fe      	b.n	80020b2 <_exit+0x12>

080020b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	e00a      	b.n	80020dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020c6:	f3af 8000 	nop.w
 80020ca:	4601      	mov	r1, r0
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	60ba      	str	r2, [r7, #8]
 80020d2:	b2ca      	uxtb	r2, r1
 80020d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	3301      	adds	r3, #1
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	dbf0      	blt.n	80020c6 <_read+0x12>
	}

return len;
 80020e4:	687b      	ldr	r3, [r7, #4]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b086      	sub	sp, #24
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	e009      	b.n	8002114 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	1c5a      	adds	r2, r3, #1
 8002104:	60ba      	str	r2, [r7, #8]
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	3301      	adds	r3, #1
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	429a      	cmp	r2, r3
 800211a:	dbf1      	blt.n	8002100 <_write+0x12>
	}
	return len;
 800211c:	687b      	ldr	r3, [r7, #4]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <_close>:

int _close(int file)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
	return -1;
 800212e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800214e:	605a      	str	r2, [r3, #4]
	return 0;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <_isatty>:

int _isatty(int file)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
	return 1;
 8002166:	2301      	movs	r3, #1
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
	return 0;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
	...

08002190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002198:	4a14      	ldr	r2, [pc, #80]	; (80021ec <_sbrk+0x5c>)
 800219a:	4b15      	ldr	r3, [pc, #84]	; (80021f0 <_sbrk+0x60>)
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021a4:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <_sbrk+0x64>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d102      	bne.n	80021b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021ac:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <_sbrk+0x64>)
 80021ae:	4a12      	ldr	r2, [pc, #72]	; (80021f8 <_sbrk+0x68>)
 80021b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <_sbrk+0x64>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d207      	bcs.n	80021d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c0:	f008 fce0 	bl	800ab84 <__errno>
 80021c4:	4603      	mov	r3, r0
 80021c6:	220c      	movs	r2, #12
 80021c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ca:	f04f 33ff 	mov.w	r3, #4294967295
 80021ce:	e009      	b.n	80021e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d0:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <_sbrk+0x64>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021d6:	4b07      	ldr	r3, [pc, #28]	; (80021f4 <_sbrk+0x64>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4413      	add	r3, r2
 80021de:	4a05      	ldr	r2, [pc, #20]	; (80021f4 <_sbrk+0x64>)
 80021e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021e2:	68fb      	ldr	r3, [r7, #12]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20020000 	.word	0x20020000
 80021f0:	00000400 	.word	0x00000400
 80021f4:	200000e8 	.word	0x200000e8
 80021f8:	20004818 	.word	0x20004818

080021fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <SystemInit+0x20>)
 8002202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002206:	4a05      	ldr	r2, [pc, #20]	; (800221c <SystemInit+0x20>)
 8002208:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800220c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002220:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002258 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002224:	480d      	ldr	r0, [pc, #52]	; (800225c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002226:	490e      	ldr	r1, [pc, #56]	; (8002260 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002228:	4a0e      	ldr	r2, [pc, #56]	; (8002264 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800222c:	e002      	b.n	8002234 <LoopCopyDataInit>

0800222e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002232:	3304      	adds	r3, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002238:	d3f9      	bcc.n	800222e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223a:	4a0b      	ldr	r2, [pc, #44]	; (8002268 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800223c:	4c0b      	ldr	r4, [pc, #44]	; (800226c <LoopFillZerobss+0x26>)
  movs r3, #0
 800223e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002240:	e001      	b.n	8002246 <LoopFillZerobss>

08002242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002244:	3204      	adds	r2, #4

08002246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002248:	d3fb      	bcc.n	8002242 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800224a:	f7ff ffd7 	bl	80021fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800224e:	f008 fc9f 	bl	800ab90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002252:	f7fe fe6d 	bl	8000f30 <main>
  bx  lr    
 8002256:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002258:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800225c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002260:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8002264:	0800e0b8 	.word	0x0800e0b8
  ldr r2, =_sbss
 8002268:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 800226c:	20004818 	.word	0x20004818

08002270 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002270:	e7fe      	b.n	8002270 <ADC_IRQHandler>
	...

08002274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002278:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <HAL_Init+0x40>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a0d      	ldr	r2, [pc, #52]	; (80022b4 <HAL_Init+0x40>)
 800227e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002282:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <HAL_Init+0x40>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a0a      	ldr	r2, [pc, #40]	; (80022b4 <HAL_Init+0x40>)
 800228a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800228e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002290:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <HAL_Init+0x40>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a07      	ldr	r2, [pc, #28]	; (80022b4 <HAL_Init+0x40>)
 8002296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800229a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800229c:	2003      	movs	r0, #3
 800229e:	f000 f94f 	bl	8002540 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a2:	2000      	movs	r0, #0
 80022a4:	f000 f808 	bl	80022b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022a8:	f7ff fcd8 	bl	8001c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40023c00 	.word	0x40023c00

080022b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c0:	4b12      	ldr	r3, [pc, #72]	; (800230c <HAL_InitTick+0x54>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <HAL_InitTick+0x58>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	4619      	mov	r1, r3
 80022ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 f967 	bl	80025aa <HAL_SYSTICK_Config>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e00e      	b.n	8002304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b0f      	cmp	r3, #15
 80022ea:	d80a      	bhi.n	8002302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ec:	2200      	movs	r2, #0
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	f000 f92f 	bl	8002556 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022f8:	4a06      	ldr	r2, [pc, #24]	; (8002314 <HAL_InitTick+0x5c>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	e000      	b.n	8002304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000038 	.word	0x20000038
 8002310:	20000040 	.word	0x20000040
 8002314:	2000003c 	.word	0x2000003c

08002318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_IncTick+0x20>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_IncTick+0x24>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4413      	add	r3, r2
 8002328:	4a04      	ldr	r2, [pc, #16]	; (800233c <HAL_IncTick+0x24>)
 800232a:	6013      	str	r3, [r2, #0]
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	20000040 	.word	0x20000040
 800233c:	20004128 	.word	0x20004128

08002340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  return uwTick;
 8002344:	4b03      	ldr	r3, [pc, #12]	; (8002354 <HAL_GetTick+0x14>)
 8002346:	681b      	ldr	r3, [r3, #0]
}
 8002348:	4618      	mov	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	20004128 	.word	0x20004128

08002358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002360:	f7ff ffee 	bl	8002340 <HAL_GetTick>
 8002364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002370:	d005      	beq.n	800237e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002372:	4b0a      	ldr	r3, [pc, #40]	; (800239c <HAL_Delay+0x44>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800237e:	bf00      	nop
 8002380:	f7ff ffde 	bl	8002340 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	429a      	cmp	r2, r3
 800238e:	d8f7      	bhi.n	8002380 <HAL_Delay+0x28>
  {
  }
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000040 	.word	0x20000040

080023a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b0:	4b0c      	ldr	r3, [pc, #48]	; (80023e4 <__NVIC_SetPriorityGrouping+0x44>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023bc:	4013      	ands	r3, r2
 80023be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023d2:	4a04      	ldr	r2, [pc, #16]	; (80023e4 <__NVIC_SetPriorityGrouping+0x44>)
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	60d3      	str	r3, [r2, #12]
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ec:	4b04      	ldr	r3, [pc, #16]	; (8002400 <__NVIC_GetPriorityGrouping+0x18>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	0a1b      	lsrs	r3, r3, #8
 80023f2:	f003 0307 	and.w	r3, r3, #7
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	e000ed00 	.word	0xe000ed00

08002404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	2b00      	cmp	r3, #0
 8002414:	db0b      	blt.n	800242e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	f003 021f 	and.w	r2, r3, #31
 800241c:	4907      	ldr	r1, [pc, #28]	; (800243c <__NVIC_EnableIRQ+0x38>)
 800241e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002422:	095b      	lsrs	r3, r3, #5
 8002424:	2001      	movs	r0, #1
 8002426:	fa00 f202 	lsl.w	r2, r0, r2
 800242a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000e100 	.word	0xe000e100

08002440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	6039      	str	r1, [r7, #0]
 800244a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002450:	2b00      	cmp	r3, #0
 8002452:	db0a      	blt.n	800246a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	490c      	ldr	r1, [pc, #48]	; (800248c <__NVIC_SetPriority+0x4c>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	0112      	lsls	r2, r2, #4
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	440b      	add	r3, r1
 8002464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002468:	e00a      	b.n	8002480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	b2da      	uxtb	r2, r3
 800246e:	4908      	ldr	r1, [pc, #32]	; (8002490 <__NVIC_SetPriority+0x50>)
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	3b04      	subs	r3, #4
 8002478:	0112      	lsls	r2, r2, #4
 800247a:	b2d2      	uxtb	r2, r2
 800247c:	440b      	add	r3, r1
 800247e:	761a      	strb	r2, [r3, #24]
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000e100 	.word	0xe000e100
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002494:	b480      	push	{r7}
 8002496:	b089      	sub	sp, #36	; 0x24
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	f1c3 0307 	rsb	r3, r3, #7
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	bf28      	it	cs
 80024b2:	2304      	movcs	r3, #4
 80024b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3304      	adds	r3, #4
 80024ba:	2b06      	cmp	r3, #6
 80024bc:	d902      	bls.n	80024c4 <NVIC_EncodePriority+0x30>
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3b03      	subs	r3, #3
 80024c2:	e000      	b.n	80024c6 <NVIC_EncodePriority+0x32>
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c8:	f04f 32ff 	mov.w	r2, #4294967295
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	43da      	mvns	r2, r3
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	401a      	ands	r2, r3
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024dc:	f04f 31ff 	mov.w	r1, #4294967295
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	fa01 f303 	lsl.w	r3, r1, r3
 80024e6:	43d9      	mvns	r1, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ec:	4313      	orrs	r3, r2
         );
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3724      	adds	r7, #36	; 0x24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3b01      	subs	r3, #1
 8002508:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800250c:	d301      	bcc.n	8002512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800250e:	2301      	movs	r3, #1
 8002510:	e00f      	b.n	8002532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002512:	4a0a      	ldr	r2, [pc, #40]	; (800253c <SysTick_Config+0x40>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	3b01      	subs	r3, #1
 8002518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800251a:	210f      	movs	r1, #15
 800251c:	f04f 30ff 	mov.w	r0, #4294967295
 8002520:	f7ff ff8e 	bl	8002440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002524:	4b05      	ldr	r3, [pc, #20]	; (800253c <SysTick_Config+0x40>)
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252a:	4b04      	ldr	r3, [pc, #16]	; (800253c <SysTick_Config+0x40>)
 800252c:	2207      	movs	r2, #7
 800252e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	e000e010 	.word	0xe000e010

08002540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f7ff ff29 	bl	80023a0 <__NVIC_SetPriorityGrouping>
}
 800254e:	bf00      	nop
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002556:	b580      	push	{r7, lr}
 8002558:	b086      	sub	sp, #24
 800255a:	af00      	add	r7, sp, #0
 800255c:	4603      	mov	r3, r0
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	607a      	str	r2, [r7, #4]
 8002562:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002564:	2300      	movs	r3, #0
 8002566:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002568:	f7ff ff3e 	bl	80023e8 <__NVIC_GetPriorityGrouping>
 800256c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	6978      	ldr	r0, [r7, #20]
 8002574:	f7ff ff8e 	bl	8002494 <NVIC_EncodePriority>
 8002578:	4602      	mov	r2, r0
 800257a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257e:	4611      	mov	r1, r2
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ff5d 	bl	8002440 <__NVIC_SetPriority>
}
 8002586:	bf00      	nop
 8002588:	3718      	adds	r7, #24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	4603      	mov	r3, r0
 8002596:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff ff31 	bl	8002404 <__NVIC_EnableIRQ>
}
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b082      	sub	sp, #8
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff ffa2 	bl	80024fc <SysTick_Config>
 80025b8:	4603      	mov	r3, r0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b084      	sub	sp, #16
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80025d0:	f7ff feb6 	bl	8002340 <HAL_GetTick>
 80025d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d008      	beq.n	80025f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2280      	movs	r2, #128	; 0x80
 80025e6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e052      	b.n	800269a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0216 	bic.w	r2, r2, #22
 8002602:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	695a      	ldr	r2, [r3, #20]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002612:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002618:	2b00      	cmp	r3, #0
 800261a:	d103      	bne.n	8002624 <HAL_DMA_Abort+0x62>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002620:	2b00      	cmp	r3, #0
 8002622:	d007      	beq.n	8002634 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 0208 	bic.w	r2, r2, #8
 8002632:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0201 	bic.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002644:	e013      	b.n	800266e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002646:	f7ff fe7b 	bl	8002340 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b05      	cmp	r3, #5
 8002652:	d90c      	bls.n	800266e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2220      	movs	r2, #32
 8002658:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2203      	movs	r2, #3
 800265e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e015      	b.n	800269a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1e4      	bne.n	8002646 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002680:	223f      	movs	r2, #63	; 0x3f
 8002682:	409a      	lsls	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d004      	beq.n	80026c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2280      	movs	r2, #128	; 0x80
 80026ba:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e00c      	b.n	80026da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2205      	movs	r2, #5
 80026c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0201 	bic.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b089      	sub	sp, #36	; 0x24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
 8002702:	e16b      	b.n	80029dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002704:	2201      	movs	r2, #1
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4013      	ands	r3, r2
 8002716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	429a      	cmp	r2, r3
 800271e:	f040 815a 	bne.w	80029d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	2b01      	cmp	r3, #1
 800272c:	d005      	beq.n	800273a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002736:	2b02      	cmp	r3, #2
 8002738:	d130      	bne.n	800279c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	2203      	movs	r2, #3
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002770:	2201      	movs	r2, #1
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	091b      	lsrs	r3, r3, #4
 8002786:	f003 0201 	and.w	r2, r3, #1
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d017      	beq.n	80027d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	2203      	movs	r2, #3
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d123      	bne.n	800282c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	08da      	lsrs	r2, r3, #3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3208      	adds	r2, #8
 80027ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	220f      	movs	r2, #15
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	691a      	ldr	r2, [r3, #16]
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	08da      	lsrs	r2, r3, #3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	3208      	adds	r2, #8
 8002826:	69b9      	ldr	r1, [r7, #24]
 8002828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	2203      	movs	r2, #3
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	4013      	ands	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 0203 	and.w	r2, r3, #3
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 80b4 	beq.w	80029d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	4b60      	ldr	r3, [pc, #384]	; (80029f4 <HAL_GPIO_Init+0x30c>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	4a5f      	ldr	r2, [pc, #380]	; (80029f4 <HAL_GPIO_Init+0x30c>)
 8002878:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800287c:	6453      	str	r3, [r2, #68]	; 0x44
 800287e:	4b5d      	ldr	r3, [pc, #372]	; (80029f4 <HAL_GPIO_Init+0x30c>)
 8002880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800288a:	4a5b      	ldr	r2, [pc, #364]	; (80029f8 <HAL_GPIO_Init+0x310>)
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	089b      	lsrs	r3, r3, #2
 8002890:	3302      	adds	r3, #2
 8002892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	220f      	movs	r2, #15
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	43db      	mvns	r3, r3
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	4013      	ands	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a52      	ldr	r2, [pc, #328]	; (80029fc <HAL_GPIO_Init+0x314>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d02b      	beq.n	800290e <HAL_GPIO_Init+0x226>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a51      	ldr	r2, [pc, #324]	; (8002a00 <HAL_GPIO_Init+0x318>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d025      	beq.n	800290a <HAL_GPIO_Init+0x222>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a50      	ldr	r2, [pc, #320]	; (8002a04 <HAL_GPIO_Init+0x31c>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01f      	beq.n	8002906 <HAL_GPIO_Init+0x21e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4f      	ldr	r2, [pc, #316]	; (8002a08 <HAL_GPIO_Init+0x320>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d019      	beq.n	8002902 <HAL_GPIO_Init+0x21a>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4e      	ldr	r2, [pc, #312]	; (8002a0c <HAL_GPIO_Init+0x324>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d013      	beq.n	80028fe <HAL_GPIO_Init+0x216>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4d      	ldr	r2, [pc, #308]	; (8002a10 <HAL_GPIO_Init+0x328>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d00d      	beq.n	80028fa <HAL_GPIO_Init+0x212>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4c      	ldr	r2, [pc, #304]	; (8002a14 <HAL_GPIO_Init+0x32c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d007      	beq.n	80028f6 <HAL_GPIO_Init+0x20e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4b      	ldr	r2, [pc, #300]	; (8002a18 <HAL_GPIO_Init+0x330>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d101      	bne.n	80028f2 <HAL_GPIO_Init+0x20a>
 80028ee:	2307      	movs	r3, #7
 80028f0:	e00e      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028f2:	2308      	movs	r3, #8
 80028f4:	e00c      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028f6:	2306      	movs	r3, #6
 80028f8:	e00a      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028fa:	2305      	movs	r3, #5
 80028fc:	e008      	b.n	8002910 <HAL_GPIO_Init+0x228>
 80028fe:	2304      	movs	r3, #4
 8002900:	e006      	b.n	8002910 <HAL_GPIO_Init+0x228>
 8002902:	2303      	movs	r3, #3
 8002904:	e004      	b.n	8002910 <HAL_GPIO_Init+0x228>
 8002906:	2302      	movs	r3, #2
 8002908:	e002      	b.n	8002910 <HAL_GPIO_Init+0x228>
 800290a:	2301      	movs	r3, #1
 800290c:	e000      	b.n	8002910 <HAL_GPIO_Init+0x228>
 800290e:	2300      	movs	r3, #0
 8002910:	69fa      	ldr	r2, [r7, #28]
 8002912:	f002 0203 	and.w	r2, r2, #3
 8002916:	0092      	lsls	r2, r2, #2
 8002918:	4093      	lsls	r3, r2
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002920:	4935      	ldr	r1, [pc, #212]	; (80029f8 <HAL_GPIO_Init+0x310>)
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	089b      	lsrs	r3, r3, #2
 8002926:	3302      	adds	r3, #2
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800292e:	4b3b      	ldr	r3, [pc, #236]	; (8002a1c <HAL_GPIO_Init+0x334>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	43db      	mvns	r3, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4013      	ands	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	4313      	orrs	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002952:	4a32      	ldr	r2, [pc, #200]	; (8002a1c <HAL_GPIO_Init+0x334>)
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002958:	4b30      	ldr	r3, [pc, #192]	; (8002a1c <HAL_GPIO_Init+0x334>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800297c:	4a27      	ldr	r2, [pc, #156]	; (8002a1c <HAL_GPIO_Init+0x334>)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002982:	4b26      	ldr	r3, [pc, #152]	; (8002a1c <HAL_GPIO_Init+0x334>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	43db      	mvns	r3, r3
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	4013      	ands	r3, r2
 8002990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029a6:	4a1d      	ldr	r2, [pc, #116]	; (8002a1c <HAL_GPIO_Init+0x334>)
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029ac:	4b1b      	ldr	r3, [pc, #108]	; (8002a1c <HAL_GPIO_Init+0x334>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029d0:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <HAL_GPIO_Init+0x334>)
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	3301      	adds	r3, #1
 80029da:	61fb      	str	r3, [r7, #28]
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	2b0f      	cmp	r3, #15
 80029e0:	f67f ae90 	bls.w	8002704 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	3724      	adds	r7, #36	; 0x24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40023800 	.word	0x40023800
 80029f8:	40013800 	.word	0x40013800
 80029fc:	40020000 	.word	0x40020000
 8002a00:	40020400 	.word	0x40020400
 8002a04:	40020800 	.word	0x40020800
 8002a08:	40020c00 	.word	0x40020c00
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	40021400 	.word	0x40021400
 8002a14:	40021800 	.word	0x40021800
 8002a18:	40021c00 	.word	0x40021c00
 8002a1c:	40013c00 	.word	0x40013c00

08002a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	807b      	strh	r3, [r7, #2]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a30:	787b      	ldrb	r3, [r7, #1]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d003      	beq.n	8002a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a36:	887a      	ldrh	r2, [r7, #2]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a3c:	e003      	b.n	8002a46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a3e:	887b      	ldrh	r3, [r7, #2]
 8002a40:	041a      	lsls	r2, r3, #16
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	619a      	str	r2, [r3, #24]
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr

08002a52 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002a52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a54:	b08f      	sub	sp, #60	; 0x3c
 8002a56:	af0a      	add	r7, sp, #40	; 0x28
 8002a58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d101      	bne.n	8002a64 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e054      	b.n	8002b0e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d106      	bne.n	8002a84 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f007 fdd2 	bl	800a628 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2203      	movs	r2, #3
 8002a88:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d102      	bne.n	8002a9e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f004 ff28 	bl	80078f8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	603b      	str	r3, [r7, #0]
 8002aae:	687e      	ldr	r6, [r7, #4]
 8002ab0:	466d      	mov	r5, sp
 8002ab2:	f106 0410 	add.w	r4, r6, #16
 8002ab6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ab8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002aba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002abc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002abe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002ac2:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ac6:	1d33      	adds	r3, r6, #4
 8002ac8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002aca:	6838      	ldr	r0, [r7, #0]
 8002acc:	f004 fea2 	bl	8007814 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f004 ff1f 	bl	800791a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	603b      	str	r3, [r7, #0]
 8002ae2:	687e      	ldr	r6, [r7, #4]
 8002ae4:	466d      	mov	r5, sp
 8002ae6:	f106 0410 	add.w	r4, r6, #16
 8002aea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002aec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002aee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002af0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002af2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002af6:	e885 0003 	stmia.w	r5, {r0, r1}
 8002afa:	1d33      	adds	r3, r6, #4
 8002afc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002afe:	6838      	ldr	r0, [r7, #0]
 8002b00:	f005 f886 	bl	8007c10 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002b16 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002b16:	b590      	push	{r4, r7, lr}
 8002b18:	b089      	sub	sp, #36	; 0x24
 8002b1a:	af04      	add	r7, sp, #16
 8002b1c:	6078      	str	r0, [r7, #4]
 8002b1e:	4608      	mov	r0, r1
 8002b20:	4611      	mov	r1, r2
 8002b22:	461a      	mov	r2, r3
 8002b24:	4603      	mov	r3, r0
 8002b26:	70fb      	strb	r3, [r7, #3]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	70bb      	strb	r3, [r7, #2]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d101      	bne.n	8002b3e <HAL_HCD_HC_Init+0x28>
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	e076      	b.n	8002c2c <HAL_HCD_HC_Init+0x116>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002b46:	78fb      	ldrb	r3, [r7, #3]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	212c      	movs	r1, #44	; 0x2c
 8002b4c:	fb01 f303 	mul.w	r3, r1, r3
 8002b50:	4413      	add	r3, r2
 8002b52:	333d      	adds	r3, #61	; 0x3d
 8002b54:	2200      	movs	r2, #0
 8002b56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002b58:	78fb      	ldrb	r3, [r7, #3]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	212c      	movs	r1, #44	; 0x2c
 8002b5e:	fb01 f303 	mul.w	r3, r1, r3
 8002b62:	4413      	add	r3, r2
 8002b64:	3338      	adds	r3, #56	; 0x38
 8002b66:	787a      	ldrb	r2, [r7, #1]
 8002b68:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002b6a:	78fb      	ldrb	r3, [r7, #3]
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	212c      	movs	r1, #44	; 0x2c
 8002b70:	fb01 f303 	mul.w	r3, r1, r3
 8002b74:	4413      	add	r3, r2
 8002b76:	3340      	adds	r3, #64	; 0x40
 8002b78:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002b7a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002b7c:	78fb      	ldrb	r3, [r7, #3]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	212c      	movs	r1, #44	; 0x2c
 8002b82:	fb01 f303 	mul.w	r3, r1, r3
 8002b86:	4413      	add	r3, r2
 8002b88:	3339      	adds	r3, #57	; 0x39
 8002b8a:	78fa      	ldrb	r2, [r7, #3]
 8002b8c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002b8e:	78fb      	ldrb	r3, [r7, #3]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	212c      	movs	r1, #44	; 0x2c
 8002b94:	fb01 f303 	mul.w	r3, r1, r3
 8002b98:	4413      	add	r3, r2
 8002b9a:	333f      	adds	r3, #63	; 0x3f
 8002b9c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002ba0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002ba2:	78fb      	ldrb	r3, [r7, #3]
 8002ba4:	78ba      	ldrb	r2, [r7, #2]
 8002ba6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002baa:	b2d0      	uxtb	r0, r2
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	212c      	movs	r1, #44	; 0x2c
 8002bb0:	fb01 f303 	mul.w	r3, r1, r3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	333a      	adds	r3, #58	; 0x3a
 8002bb8:	4602      	mov	r2, r0
 8002bba:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002bbc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	da09      	bge.n	8002bd8 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002bc4:	78fb      	ldrb	r3, [r7, #3]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	212c      	movs	r1, #44	; 0x2c
 8002bca:	fb01 f303 	mul.w	r3, r1, r3
 8002bce:	4413      	add	r3, r2
 8002bd0:	333b      	adds	r3, #59	; 0x3b
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	701a      	strb	r2, [r3, #0]
 8002bd6:	e008      	b.n	8002bea <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002bd8:	78fb      	ldrb	r3, [r7, #3]
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	212c      	movs	r1, #44	; 0x2c
 8002bde:	fb01 f303 	mul.w	r3, r1, r3
 8002be2:	4413      	add	r3, r2
 8002be4:	333b      	adds	r3, #59	; 0x3b
 8002be6:	2200      	movs	r2, #0
 8002be8:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002bea:	78fb      	ldrb	r3, [r7, #3]
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	212c      	movs	r1, #44	; 0x2c
 8002bf0:	fb01 f303 	mul.w	r3, r1, r3
 8002bf4:	4413      	add	r3, r2
 8002bf6:	333c      	adds	r3, #60	; 0x3c
 8002bf8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002bfc:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	787c      	ldrb	r4, [r7, #1]
 8002c04:	78ba      	ldrb	r2, [r7, #2]
 8002c06:	78f9      	ldrb	r1, [r7, #3]
 8002c08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002c0a:	9302      	str	r3, [sp, #8]
 8002c0c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002c10:	9301      	str	r3, [sp, #4]
 8002c12:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	4623      	mov	r3, r4
 8002c1a:	f005 f973 	bl	8007f04 <USB_HC_Init>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd90      	pop	{r4, r7, pc}

08002c34 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002c40:	2300      	movs	r3, #0
 8002c42:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_HCD_HC_Halt+0x1e>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e00f      	b.n	8002c72 <HAL_HCD_HC_Halt+0x3e>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	78fa      	ldrb	r2, [r7, #3]
 8002c60:	4611      	mov	r1, r2
 8002c62:	4618      	mov	r0, r3
 8002c64:	f005 fbaf 	bl	80083c6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
	...

08002c7c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	4608      	mov	r0, r1
 8002c86:	4611      	mov	r1, r2
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	70fb      	strb	r3, [r7, #3]
 8002c8e:	460b      	mov	r3, r1
 8002c90:	70bb      	strb	r3, [r7, #2]
 8002c92:	4613      	mov	r3, r2
 8002c94:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002c96:	78fb      	ldrb	r3, [r7, #3]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	212c      	movs	r1, #44	; 0x2c
 8002c9c:	fb01 f303 	mul.w	r3, r1, r3
 8002ca0:	4413      	add	r3, r2
 8002ca2:	333b      	adds	r3, #59	; 0x3b
 8002ca4:	78ba      	ldrb	r2, [r7, #2]
 8002ca6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002ca8:	78fb      	ldrb	r3, [r7, #3]
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	212c      	movs	r1, #44	; 0x2c
 8002cae:	fb01 f303 	mul.w	r3, r1, r3
 8002cb2:	4413      	add	r3, r2
 8002cb4:	333f      	adds	r3, #63	; 0x3f
 8002cb6:	787a      	ldrb	r2, [r7, #1]
 8002cb8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002cba:	7c3b      	ldrb	r3, [r7, #16]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d112      	bne.n	8002ce6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002cc0:	78fb      	ldrb	r3, [r7, #3]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	212c      	movs	r1, #44	; 0x2c
 8002cc6:	fb01 f303 	mul.w	r3, r1, r3
 8002cca:	4413      	add	r3, r2
 8002ccc:	3342      	adds	r3, #66	; 0x42
 8002cce:	2203      	movs	r2, #3
 8002cd0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	212c      	movs	r1, #44	; 0x2c
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	4413      	add	r3, r2
 8002cde:	333d      	adds	r3, #61	; 0x3d
 8002ce0:	7f3a      	ldrb	r2, [r7, #28]
 8002ce2:	701a      	strb	r2, [r3, #0]
 8002ce4:	e008      	b.n	8002cf8 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ce6:	78fb      	ldrb	r3, [r7, #3]
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	212c      	movs	r1, #44	; 0x2c
 8002cec:	fb01 f303 	mul.w	r3, r1, r3
 8002cf0:	4413      	add	r3, r2
 8002cf2:	3342      	adds	r3, #66	; 0x42
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002cf8:	787b      	ldrb	r3, [r7, #1]
 8002cfa:	2b03      	cmp	r3, #3
 8002cfc:	f200 80c6 	bhi.w	8002e8c <HAL_HCD_HC_SubmitRequest+0x210>
 8002d00:	a201      	add	r2, pc, #4	; (adr r2, 8002d08 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d06:	bf00      	nop
 8002d08:	08002d19 	.word	0x08002d19
 8002d0c:	08002e79 	.word	0x08002e79
 8002d10:	08002d7d 	.word	0x08002d7d
 8002d14:	08002dfb 	.word	0x08002dfb
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002d18:	7c3b      	ldrb	r3, [r7, #16]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	f040 80b8 	bne.w	8002e90 <HAL_HCD_HC_SubmitRequest+0x214>
 8002d20:	78bb      	ldrb	r3, [r7, #2]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f040 80b4 	bne.w	8002e90 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002d28:	8b3b      	ldrh	r3, [r7, #24]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d108      	bne.n	8002d40 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002d2e:	78fb      	ldrb	r3, [r7, #3]
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	212c      	movs	r1, #44	; 0x2c
 8002d34:	fb01 f303 	mul.w	r3, r1, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	3355      	adds	r3, #85	; 0x55
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d40:	78fb      	ldrb	r3, [r7, #3]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	212c      	movs	r1, #44	; 0x2c
 8002d46:	fb01 f303 	mul.w	r3, r1, r3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	3355      	adds	r3, #85	; 0x55
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d109      	bne.n	8002d68 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d54:	78fb      	ldrb	r3, [r7, #3]
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	212c      	movs	r1, #44	; 0x2c
 8002d5a:	fb01 f303 	mul.w	r3, r1, r3
 8002d5e:	4413      	add	r3, r2
 8002d60:	3342      	adds	r3, #66	; 0x42
 8002d62:	2200      	movs	r2, #0
 8002d64:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002d66:	e093      	b.n	8002e90 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d68:	78fb      	ldrb	r3, [r7, #3]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	212c      	movs	r1, #44	; 0x2c
 8002d6e:	fb01 f303 	mul.w	r3, r1, r3
 8002d72:	4413      	add	r3, r2
 8002d74:	3342      	adds	r3, #66	; 0x42
 8002d76:	2202      	movs	r2, #2
 8002d78:	701a      	strb	r2, [r3, #0]
      break;
 8002d7a:	e089      	b.n	8002e90 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002d7c:	78bb      	ldrb	r3, [r7, #2]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d11d      	bne.n	8002dbe <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	212c      	movs	r1, #44	; 0x2c
 8002d88:	fb01 f303 	mul.w	r3, r1, r3
 8002d8c:	4413      	add	r3, r2
 8002d8e:	3355      	adds	r3, #85	; 0x55
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d109      	bne.n	8002daa <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d96:	78fb      	ldrb	r3, [r7, #3]
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	212c      	movs	r1, #44	; 0x2c
 8002d9c:	fb01 f303 	mul.w	r3, r1, r3
 8002da0:	4413      	add	r3, r2
 8002da2:	3342      	adds	r3, #66	; 0x42
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002da8:	e073      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002daa:	78fb      	ldrb	r3, [r7, #3]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	212c      	movs	r1, #44	; 0x2c
 8002db0:	fb01 f303 	mul.w	r3, r1, r3
 8002db4:	4413      	add	r3, r2
 8002db6:	3342      	adds	r3, #66	; 0x42
 8002db8:	2202      	movs	r2, #2
 8002dba:	701a      	strb	r2, [r3, #0]
      break;
 8002dbc:	e069      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002dbe:	78fb      	ldrb	r3, [r7, #3]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	212c      	movs	r1, #44	; 0x2c
 8002dc4:	fb01 f303 	mul.w	r3, r1, r3
 8002dc8:	4413      	add	r3, r2
 8002dca:	3354      	adds	r3, #84	; 0x54
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d109      	bne.n	8002de6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002dd2:	78fb      	ldrb	r3, [r7, #3]
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	212c      	movs	r1, #44	; 0x2c
 8002dd8:	fb01 f303 	mul.w	r3, r1, r3
 8002ddc:	4413      	add	r3, r2
 8002dde:	3342      	adds	r3, #66	; 0x42
 8002de0:	2200      	movs	r2, #0
 8002de2:	701a      	strb	r2, [r3, #0]
      break;
 8002de4:	e055      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002de6:	78fb      	ldrb	r3, [r7, #3]
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	212c      	movs	r1, #44	; 0x2c
 8002dec:	fb01 f303 	mul.w	r3, r1, r3
 8002df0:	4413      	add	r3, r2
 8002df2:	3342      	adds	r3, #66	; 0x42
 8002df4:	2202      	movs	r2, #2
 8002df6:	701a      	strb	r2, [r3, #0]
      break;
 8002df8:	e04b      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002dfa:	78bb      	ldrb	r3, [r7, #2]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d11d      	bne.n	8002e3c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	212c      	movs	r1, #44	; 0x2c
 8002e06:	fb01 f303 	mul.w	r3, r1, r3
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3355      	adds	r3, #85	; 0x55
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d109      	bne.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e14:	78fb      	ldrb	r3, [r7, #3]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	212c      	movs	r1, #44	; 0x2c
 8002e1a:	fb01 f303 	mul.w	r3, r1, r3
 8002e1e:	4413      	add	r3, r2
 8002e20:	3342      	adds	r3, #66	; 0x42
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002e26:	e034      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e28:	78fb      	ldrb	r3, [r7, #3]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	212c      	movs	r1, #44	; 0x2c
 8002e2e:	fb01 f303 	mul.w	r3, r1, r3
 8002e32:	4413      	add	r3, r2
 8002e34:	3342      	adds	r3, #66	; 0x42
 8002e36:	2202      	movs	r2, #2
 8002e38:	701a      	strb	r2, [r3, #0]
      break;
 8002e3a:	e02a      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002e3c:	78fb      	ldrb	r3, [r7, #3]
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	212c      	movs	r1, #44	; 0x2c
 8002e42:	fb01 f303 	mul.w	r3, r1, r3
 8002e46:	4413      	add	r3, r2
 8002e48:	3354      	adds	r3, #84	; 0x54
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d109      	bne.n	8002e64 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	212c      	movs	r1, #44	; 0x2c
 8002e56:	fb01 f303 	mul.w	r3, r1, r3
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3342      	adds	r3, #66	; 0x42
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
      break;
 8002e62:	e016      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e64:	78fb      	ldrb	r3, [r7, #3]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	212c      	movs	r1, #44	; 0x2c
 8002e6a:	fb01 f303 	mul.w	r3, r1, r3
 8002e6e:	4413      	add	r3, r2
 8002e70:	3342      	adds	r3, #66	; 0x42
 8002e72:	2202      	movs	r2, #2
 8002e74:	701a      	strb	r2, [r3, #0]
      break;
 8002e76:	e00c      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	212c      	movs	r1, #44	; 0x2c
 8002e7e:	fb01 f303 	mul.w	r3, r1, r3
 8002e82:	4413      	add	r3, r2
 8002e84:	3342      	adds	r3, #66	; 0x42
 8002e86:	2200      	movs	r2, #0
 8002e88:	701a      	strb	r2, [r3, #0]
      break;
 8002e8a:	e002      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002e8c:	bf00      	nop
 8002e8e:	e000      	b.n	8002e92 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002e90:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002e92:	78fb      	ldrb	r3, [r7, #3]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	212c      	movs	r1, #44	; 0x2c
 8002e98:	fb01 f303 	mul.w	r3, r1, r3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	3344      	adds	r3, #68	; 0x44
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002ea4:	78fb      	ldrb	r3, [r7, #3]
 8002ea6:	8b3a      	ldrh	r2, [r7, #24]
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	202c      	movs	r0, #44	; 0x2c
 8002eac:	fb00 f303 	mul.w	r3, r0, r3
 8002eb0:	440b      	add	r3, r1
 8002eb2:	334c      	adds	r3, #76	; 0x4c
 8002eb4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002eb6:	78fb      	ldrb	r3, [r7, #3]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	212c      	movs	r1, #44	; 0x2c
 8002ebc:	fb01 f303 	mul.w	r3, r1, r3
 8002ec0:	4413      	add	r3, r2
 8002ec2:	3360      	adds	r3, #96	; 0x60
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002ec8:	78fb      	ldrb	r3, [r7, #3]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	212c      	movs	r1, #44	; 0x2c
 8002ece:	fb01 f303 	mul.w	r3, r1, r3
 8002ed2:	4413      	add	r3, r2
 8002ed4:	3350      	adds	r3, #80	; 0x50
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002eda:	78fb      	ldrb	r3, [r7, #3]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	212c      	movs	r1, #44	; 0x2c
 8002ee0:	fb01 f303 	mul.w	r3, r1, r3
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3339      	adds	r3, #57	; 0x39
 8002ee8:	78fa      	ldrb	r2, [r7, #3]
 8002eea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002eec:	78fb      	ldrb	r3, [r7, #3]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	212c      	movs	r1, #44	; 0x2c
 8002ef2:	fb01 f303 	mul.w	r3, r1, r3
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3361      	adds	r3, #97	; 0x61
 8002efa:	2200      	movs	r2, #0
 8002efc:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6818      	ldr	r0, [r3, #0]
 8002f02:	78fb      	ldrb	r3, [r7, #3]
 8002f04:	222c      	movs	r2, #44	; 0x2c
 8002f06:	fb02 f303 	mul.w	r3, r2, r3
 8002f0a:	3338      	adds	r3, #56	; 0x38
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	18d1      	adds	r1, r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	461a      	mov	r2, r3
 8002f18:	f005 f902 	bl	8008120 <USB_HC_StartXfer>
 8002f1c:	4603      	mov	r3, r0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop

08002f28 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b086      	sub	sp, #24
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f004 fe25 	bl	8007b8e <USB_GetMode>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	f040 80f6 	bne.w	8003138 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f004 fe09 	bl	8007b68 <USB_ReadInterrupts>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 80ec 	beq.w	8003136 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f004 fe00 	bl	8007b68 <USB_ReadInterrupts>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f72:	d104      	bne.n	8002f7e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002f7c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f004 fdf0 	bl	8007b68 <USB_ReadInterrupts>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f92:	d104      	bne.n	8002f9e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002f9c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f004 fde0 	bl	8007b68 <USB_ReadInterrupts>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fb2:	d104      	bne.n	8002fbe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002fbc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f004 fdd0 	bl	8007b68 <USB_ReadInterrupts>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d103      	bne.n	8002fda <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f004 fdc2 	bl	8007b68 <USB_ReadInterrupts>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fee:	d11c      	bne.n	800302a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002ff8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10f      	bne.n	800302a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800300a:	2110      	movs	r1, #16
 800300c:	6938      	ldr	r0, [r7, #16]
 800300e:	f004 fcd1 	bl	80079b4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003012:	6938      	ldr	r0, [r7, #16]
 8003014:	f004 fcf2 	bl	80079fc <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2101      	movs	r1, #1
 800301e:	4618      	mov	r0, r3
 8003020:	f004 feaa 	bl	8007d78 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f007 fb7d 	bl	800a724 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f004 fd9a 	bl	8007b68 <USB_ReadInterrupts>
 8003034:	4603      	mov	r3, r0
 8003036:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800303a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800303e:	d102      	bne.n	8003046 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f001 fa03 	bl	800444c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f004 fd8c 	bl	8007b68 <USB_ReadInterrupts>
 8003050:	4603      	mov	r3, r0
 8003052:	f003 0308 	and.w	r3, r3, #8
 8003056:	2b08      	cmp	r3, #8
 8003058:	d106      	bne.n	8003068 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f007 fb46 	bl	800a6ec <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2208      	movs	r2, #8
 8003066:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f004 fd7b 	bl	8007b68 <USB_ReadInterrupts>
 8003072:	4603      	mov	r3, r0
 8003074:	f003 0310 	and.w	r3, r3, #16
 8003078:	2b10      	cmp	r3, #16
 800307a:	d101      	bne.n	8003080 <HAL_HCD_IRQHandler+0x158>
 800307c:	2301      	movs	r3, #1
 800307e:	e000      	b.n	8003082 <HAL_HCD_IRQHandler+0x15a>
 8003080:	2300      	movs	r3, #0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d012      	beq.n	80030ac <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	699a      	ldr	r2, [r3, #24]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0210 	bic.w	r2, r2, #16
 8003094:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f001 f906 	bl	80042a8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	699a      	ldr	r2, [r3, #24]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 0210 	orr.w	r2, r2, #16
 80030aa:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f004 fd59 	bl	8007b68 <USB_ReadInterrupts>
 80030b6:	4603      	mov	r3, r0
 80030b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80030c0:	d13a      	bne.n	8003138 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f005 f96c 	bl	80083a4 <USB_HC_ReadInterrupt>
 80030cc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
 80030d2:	e025      	b.n	8003120 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	fa22 f303 	lsr.w	r3, r2, r3
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d018      	beq.n	800311a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	015a      	lsls	r2, r3, #5
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	4413      	add	r3, r2
 80030f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030fe:	d106      	bne.n	800310e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	b2db      	uxtb	r3, r3
 8003104:	4619      	mov	r1, r3
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f8ab 	bl	8003262 <HCD_HC_IN_IRQHandler>
 800310c:	e005      	b.n	800311a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	4619      	mov	r1, r3
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 fcc6 	bl	8003aa6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	3301      	adds	r3, #1
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	429a      	cmp	r2, r3
 8003128:	d3d4      	bcc.n	80030d4 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003132:	615a      	str	r2, [r3, #20]
 8003134:	e000      	b.n	8003138 <HAL_HCD_IRQHandler+0x210>
      return;
 8003136:	bf00      	nop
    }
  }
}
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_HCD_Start+0x16>
 8003150:	2302      	movs	r3, #2
 8003152:	e013      	b.n	800317c <HAL_HCD_Start+0x3e>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2101      	movs	r1, #1
 8003162:	4618      	mov	r0, r3
 8003164:	f004 fe6c 	bl	8007e40 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f004 fbb2 	bl	80078d6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003192:	2b01      	cmp	r3, #1
 8003194:	d101      	bne.n	800319a <HAL_HCD_Stop+0x16>
 8003196:	2302      	movs	r3, #2
 8003198:	e00d      	b.n	80031b6 <HAL_HCD_Stop+0x32>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f005 fa66 	bl	8008678 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f004 fe0e 	bl	8007dec <USB_ResetPort>
 80031d0:	4603      	mov	r3, r0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
 80031e2:	460b      	mov	r3, r1
 80031e4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80031e6:	78fb      	ldrb	r3, [r7, #3]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	212c      	movs	r1, #44	; 0x2c
 80031ec:	fb01 f303 	mul.w	r3, r1, r3
 80031f0:	4413      	add	r3, r2
 80031f2:	3360      	adds	r3, #96	; 0x60
 80031f4:	781b      	ldrb	r3, [r3, #0]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
 800320a:	460b      	mov	r3, r1
 800320c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800320e:	78fb      	ldrb	r3, [r7, #3]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	212c      	movs	r1, #44	; 0x2c
 8003214:	fb01 f303 	mul.w	r3, r1, r3
 8003218:	4413      	add	r3, r2
 800321a:	3350      	adds	r3, #80	; 0x50
 800321c:	681b      	ldr	r3, [r3, #0]
}
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800322a:	b580      	push	{r7, lr}
 800322c:	b082      	sub	sp, #8
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f004 fe52 	bl	8007ee0 <USB_GetCurrentFrame>
 800323c:	4603      	mov	r3, r0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b082      	sub	sp, #8
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f004 fe2d 	bl	8007eb2 <USB_GetHostSpeed>
 8003258:	4603      	mov	r3, r0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3708      	adds	r7, #8
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b086      	sub	sp, #24
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
 800326a:	460b      	mov	r3, r1
 800326c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003278:	78fb      	ldrb	r3, [r7, #3]
 800327a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	015a      	lsls	r2, r3, #5
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	4413      	add	r3, r2
 8003284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b04      	cmp	r3, #4
 8003290:	d119      	bne.n	80032c6 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	015a      	lsls	r2, r3, #5
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	4413      	add	r3, r2
 800329a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800329e:	461a      	mov	r2, r3
 80032a0:	2304      	movs	r3, #4
 80032a2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	015a      	lsls	r2, r3, #5
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	4413      	add	r3, r2
 80032ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	0151      	lsls	r1, r2, #5
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	440a      	add	r2, r1
 80032ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80032be:	f043 0302 	orr.w	r3, r3, #2
 80032c2:	60d3      	str	r3, [r2, #12]
 80032c4:	e101      	b.n	80034ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	015a      	lsls	r2, r3, #5
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4413      	add	r3, r2
 80032ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032dc:	d12b      	bne.n	8003336 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	015a      	lsls	r2, r3, #5
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	4413      	add	r3, r2
 80032e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ea:	461a      	mov	r2, r3
 80032ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	212c      	movs	r1, #44	; 0x2c
 80032f8:	fb01 f303 	mul.w	r3, r1, r3
 80032fc:	4413      	add	r3, r2
 80032fe:	3361      	adds	r3, #97	; 0x61
 8003300:	2207      	movs	r2, #7
 8003302:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	015a      	lsls	r2, r3, #5
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	4413      	add	r3, r2
 800330c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	0151      	lsls	r1, r2, #5
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	440a      	add	r2, r1
 800331a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800331e:	f043 0302 	orr.w	r3, r3, #2
 8003322:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	4611      	mov	r1, r2
 800332e:	4618      	mov	r0, r3
 8003330:	f005 f849 	bl	80083c6 <USB_HC_Halt>
 8003334:	e0c9      	b.n	80034ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	015a      	lsls	r2, r3, #5
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	4413      	add	r3, r2
 800333e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f003 0320 	and.w	r3, r3, #32
 8003348:	2b20      	cmp	r3, #32
 800334a:	d109      	bne.n	8003360 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4413      	add	r3, r2
 8003354:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003358:	461a      	mov	r2, r3
 800335a:	2320      	movs	r3, #32
 800335c:	6093      	str	r3, [r2, #8]
 800335e:	e0b4      	b.n	80034ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	015a      	lsls	r2, r3, #5
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	4413      	add	r3, r2
 8003368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 0308 	and.w	r3, r3, #8
 8003372:	2b08      	cmp	r3, #8
 8003374:	d133      	bne.n	80033de <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	015a      	lsls	r2, r3, #5
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	4413      	add	r3, r2
 800337e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	0151      	lsls	r1, r2, #5
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	440a      	add	r2, r1
 800338c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003390:	f043 0302 	orr.w	r3, r3, #2
 8003394:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	212c      	movs	r1, #44	; 0x2c
 800339c:	fb01 f303 	mul.w	r3, r1, r3
 80033a0:	4413      	add	r3, r2
 80033a2:	3361      	adds	r3, #97	; 0x61
 80033a4:	2205      	movs	r2, #5
 80033a6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	015a      	lsls	r2, r3, #5
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	4413      	add	r3, r2
 80033b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033b4:	461a      	mov	r2, r3
 80033b6:	2310      	movs	r3, #16
 80033b8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	015a      	lsls	r2, r3, #5
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4413      	add	r3, r2
 80033c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c6:	461a      	mov	r2, r3
 80033c8:	2308      	movs	r3, #8
 80033ca:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	b2d2      	uxtb	r2, r2
 80033d4:	4611      	mov	r1, r2
 80033d6:	4618      	mov	r0, r3
 80033d8:	f004 fff5 	bl	80083c6 <USB_HC_Halt>
 80033dc:	e075      	b.n	80034ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	015a      	lsls	r2, r3, #5
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4413      	add	r3, r2
 80033e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033f4:	d134      	bne.n	8003460 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	015a      	lsls	r2, r3, #5
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	4413      	add	r3, r2
 80033fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	0151      	lsls	r1, r2, #5
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	440a      	add	r2, r1
 800340c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003410:	f043 0302 	orr.w	r3, r3, #2
 8003414:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	212c      	movs	r1, #44	; 0x2c
 800341c:	fb01 f303 	mul.w	r3, r1, r3
 8003420:	4413      	add	r3, r2
 8003422:	3361      	adds	r3, #97	; 0x61
 8003424:	2208      	movs	r2, #8
 8003426:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	015a      	lsls	r2, r3, #5
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4413      	add	r3, r2
 8003430:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003434:	461a      	mov	r2, r3
 8003436:	2310      	movs	r3, #16
 8003438:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	015a      	lsls	r2, r3, #5
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	4413      	add	r3, r2
 8003442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003446:	461a      	mov	r2, r3
 8003448:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800344c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	b2d2      	uxtb	r2, r2
 8003456:	4611      	mov	r1, r2
 8003458:	4618      	mov	r0, r3
 800345a:	f004 ffb4 	bl	80083c6 <USB_HC_Halt>
 800345e:	e034      	b.n	80034ca <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	015a      	lsls	r2, r3, #5
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	4413      	add	r3, r2
 8003468:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003472:	2b80      	cmp	r3, #128	; 0x80
 8003474:	d129      	bne.n	80034ca <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	015a      	lsls	r2, r3, #5
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	4413      	add	r3, r2
 800347e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	0151      	lsls	r1, r2, #5
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	440a      	add	r2, r1
 800348c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003490:	f043 0302 	orr.w	r3, r3, #2
 8003494:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	212c      	movs	r1, #44	; 0x2c
 800349c:	fb01 f303 	mul.w	r3, r1, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	3361      	adds	r3, #97	; 0x61
 80034a4:	2206      	movs	r2, #6
 80034a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f004 ff87 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	015a      	lsls	r2, r3, #5
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4413      	add	r3, r2
 80034c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034c4:	461a      	mov	r2, r3
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	015a      	lsls	r2, r3, #5
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	4413      	add	r3, r2
 80034d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034e0:	d122      	bne.n	8003528 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	015a      	lsls	r2, r3, #5
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	4413      	add	r3, r2
 80034ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	0151      	lsls	r1, r2, #5
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	440a      	add	r2, r1
 80034f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034fc:	f043 0302 	orr.w	r3, r3, #2
 8003500:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	4611      	mov	r1, r2
 800350c:	4618      	mov	r0, r3
 800350e:	f004 ff5a 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	015a      	lsls	r2, r3, #5
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	4413      	add	r3, r2
 800351a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800351e:	461a      	mov	r2, r3
 8003520:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003524:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003526:	e2ba      	b.n	8003a9e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	015a      	lsls	r2, r3, #5
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4413      	add	r3, r2
 8003530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b01      	cmp	r3, #1
 800353c:	f040 811b 	bne.w	8003776 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d019      	beq.n	800357c <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	212c      	movs	r1, #44	; 0x2c
 800354e:	fb01 f303 	mul.w	r3, r1, r3
 8003552:	4413      	add	r3, r2
 8003554:	3348      	adds	r3, #72	; 0x48
 8003556:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	0159      	lsls	r1, r3, #5
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	440b      	add	r3, r1
 8003560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800356a:	1ad2      	subs	r2, r2, r3
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	202c      	movs	r0, #44	; 0x2c
 8003572:	fb00 f303 	mul.w	r3, r0, r3
 8003576:	440b      	add	r3, r1
 8003578:	3350      	adds	r3, #80	; 0x50
 800357a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	212c      	movs	r1, #44	; 0x2c
 8003582:	fb01 f303 	mul.w	r3, r1, r3
 8003586:	4413      	add	r3, r2
 8003588:	3361      	adds	r3, #97	; 0x61
 800358a:	2201      	movs	r2, #1
 800358c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	212c      	movs	r1, #44	; 0x2c
 8003594:	fb01 f303 	mul.w	r3, r1, r3
 8003598:	4413      	add	r3, r2
 800359a:	335c      	adds	r3, #92	; 0x5c
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	015a      	lsls	r2, r3, #5
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	4413      	add	r3, r2
 80035a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035ac:	461a      	mov	r2, r3
 80035ae:	2301      	movs	r3, #1
 80035b0:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	212c      	movs	r1, #44	; 0x2c
 80035b8:	fb01 f303 	mul.w	r3, r1, r3
 80035bc:	4413      	add	r3, r2
 80035be:	333f      	adds	r3, #63	; 0x3f
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	212c      	movs	r1, #44	; 0x2c
 80035cc:	fb01 f303 	mul.w	r3, r1, r3
 80035d0:	4413      	add	r3, r2
 80035d2:	333f      	adds	r3, #63	; 0x3f
 80035d4:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d121      	bne.n	800361e <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	015a      	lsls	r2, r3, #5
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	4413      	add	r3, r2
 80035e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	68fa      	ldr	r2, [r7, #12]
 80035ea:	0151      	lsls	r1, r2, #5
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	440a      	add	r2, r1
 80035f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035f4:	f043 0302 	orr.w	r3, r3, #2
 80035f8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	4611      	mov	r1, r2
 8003604:	4618      	mov	r0, r3
 8003606:	f004 fede 	bl	80083c6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	015a      	lsls	r2, r3, #5
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	4413      	add	r3, r2
 8003612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003616:	461a      	mov	r2, r3
 8003618:	2310      	movs	r3, #16
 800361a:	6093      	str	r3, [r2, #8]
 800361c:	e066      	b.n	80036ec <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	212c      	movs	r1, #44	; 0x2c
 8003624:	fb01 f303 	mul.w	r3, r1, r3
 8003628:	4413      	add	r3, r2
 800362a:	333f      	adds	r3, #63	; 0x3f
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	2b03      	cmp	r3, #3
 8003630:	d127      	bne.n	8003682 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	015a      	lsls	r2, r3, #5
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4413      	add	r3, r2
 800363a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	0151      	lsls	r1, r2, #5
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	440a      	add	r2, r1
 8003648:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800364c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003650:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	212c      	movs	r1, #44	; 0x2c
 8003658:	fb01 f303 	mul.w	r3, r1, r3
 800365c:	4413      	add	r3, r2
 800365e:	3360      	adds	r3, #96	; 0x60
 8003660:	2201      	movs	r2, #1
 8003662:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	b2d9      	uxtb	r1, r3
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	202c      	movs	r0, #44	; 0x2c
 800366e:	fb00 f303 	mul.w	r3, r0, r3
 8003672:	4413      	add	r3, r2
 8003674:	3360      	adds	r3, #96	; 0x60
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f007 f860 	bl	800a740 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003680:	e034      	b.n	80036ec <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	212c      	movs	r1, #44	; 0x2c
 8003688:	fb01 f303 	mul.w	r3, r1, r3
 800368c:	4413      	add	r3, r2
 800368e:	333f      	adds	r3, #63	; 0x3f
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d12a      	bne.n	80036ec <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	212c      	movs	r1, #44	; 0x2c
 800369c:	fb01 f303 	mul.w	r3, r1, r3
 80036a0:	4413      	add	r3, r2
 80036a2:	3360      	adds	r3, #96	; 0x60
 80036a4:	2201      	movs	r2, #1
 80036a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	212c      	movs	r1, #44	; 0x2c
 80036ae:	fb01 f303 	mul.w	r3, r1, r3
 80036b2:	4413      	add	r3, r2
 80036b4:	3354      	adds	r3, #84	; 0x54
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	f083 0301 	eor.w	r3, r3, #1
 80036bc:	b2d8      	uxtb	r0, r3
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	212c      	movs	r1, #44	; 0x2c
 80036c4:	fb01 f303 	mul.w	r3, r1, r3
 80036c8:	4413      	add	r3, r2
 80036ca:	3354      	adds	r3, #84	; 0x54
 80036cc:	4602      	mov	r2, r0
 80036ce:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	b2d9      	uxtb	r1, r3
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	202c      	movs	r0, #44	; 0x2c
 80036da:	fb00 f303 	mul.w	r3, r0, r3
 80036de:	4413      	add	r3, r2
 80036e0:	3360      	adds	r3, #96	; 0x60
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	461a      	mov	r2, r3
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f007 f82a 	bl	800a740 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d12b      	bne.n	800374c <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	212c      	movs	r1, #44	; 0x2c
 80036fa:	fb01 f303 	mul.w	r3, r1, r3
 80036fe:	4413      	add	r3, r2
 8003700:	3348      	adds	r3, #72	; 0x48
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	202c      	movs	r0, #44	; 0x2c
 800370a:	fb00 f202 	mul.w	r2, r0, r2
 800370e:	440a      	add	r2, r1
 8003710:	3240      	adds	r2, #64	; 0x40
 8003712:	8812      	ldrh	r2, [r2, #0]
 8003714:	fbb3 f3f2 	udiv	r3, r3, r2
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 81be 	beq.w	8003a9e <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	212c      	movs	r1, #44	; 0x2c
 8003728:	fb01 f303 	mul.w	r3, r1, r3
 800372c:	4413      	add	r3, r2
 800372e:	3354      	adds	r3, #84	; 0x54
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	f083 0301 	eor.w	r3, r3, #1
 8003736:	b2d8      	uxtb	r0, r3
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	212c      	movs	r1, #44	; 0x2c
 800373e:	fb01 f303 	mul.w	r3, r1, r3
 8003742:	4413      	add	r3, r2
 8003744:	3354      	adds	r3, #84	; 0x54
 8003746:	4602      	mov	r2, r0
 8003748:	701a      	strb	r2, [r3, #0]
}
 800374a:	e1a8      	b.n	8003a9e <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	212c      	movs	r1, #44	; 0x2c
 8003752:	fb01 f303 	mul.w	r3, r1, r3
 8003756:	4413      	add	r3, r2
 8003758:	3354      	adds	r3, #84	; 0x54
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	f083 0301 	eor.w	r3, r3, #1
 8003760:	b2d8      	uxtb	r0, r3
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	212c      	movs	r1, #44	; 0x2c
 8003768:	fb01 f303 	mul.w	r3, r1, r3
 800376c:	4413      	add	r3, r2
 800376e:	3354      	adds	r3, #84	; 0x54
 8003770:	4602      	mov	r2, r0
 8003772:	701a      	strb	r2, [r3, #0]
}
 8003774:	e193      	b.n	8003a9e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	015a      	lsls	r2, r3, #5
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	4413      	add	r3, r2
 800377e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b02      	cmp	r3, #2
 800378a:	f040 8106 	bne.w	800399a <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	015a      	lsls	r2, r3, #5
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	4413      	add	r3, r2
 8003796:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	0151      	lsls	r1, r2, #5
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	440a      	add	r2, r1
 80037a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037a8:	f023 0302 	bic.w	r3, r3, #2
 80037ac:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	212c      	movs	r1, #44	; 0x2c
 80037b4:	fb01 f303 	mul.w	r3, r1, r3
 80037b8:	4413      	add	r3, r2
 80037ba:	3361      	adds	r3, #97	; 0x61
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d109      	bne.n	80037d6 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	212c      	movs	r1, #44	; 0x2c
 80037c8:	fb01 f303 	mul.w	r3, r1, r3
 80037cc:	4413      	add	r3, r2
 80037ce:	3360      	adds	r3, #96	; 0x60
 80037d0:	2201      	movs	r2, #1
 80037d2:	701a      	strb	r2, [r3, #0]
 80037d4:	e0c9      	b.n	800396a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	212c      	movs	r1, #44	; 0x2c
 80037dc:	fb01 f303 	mul.w	r3, r1, r3
 80037e0:	4413      	add	r3, r2
 80037e2:	3361      	adds	r3, #97	; 0x61
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	2b05      	cmp	r3, #5
 80037e8:	d109      	bne.n	80037fe <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	212c      	movs	r1, #44	; 0x2c
 80037f0:	fb01 f303 	mul.w	r3, r1, r3
 80037f4:	4413      	add	r3, r2
 80037f6:	3360      	adds	r3, #96	; 0x60
 80037f8:	2205      	movs	r2, #5
 80037fa:	701a      	strb	r2, [r3, #0]
 80037fc:	e0b5      	b.n	800396a <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	212c      	movs	r1, #44	; 0x2c
 8003804:	fb01 f303 	mul.w	r3, r1, r3
 8003808:	4413      	add	r3, r2
 800380a:	3361      	adds	r3, #97	; 0x61
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b06      	cmp	r3, #6
 8003810:	d009      	beq.n	8003826 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	212c      	movs	r1, #44	; 0x2c
 8003818:	fb01 f303 	mul.w	r3, r1, r3
 800381c:	4413      	add	r3, r2
 800381e:	3361      	adds	r3, #97	; 0x61
 8003820:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003822:	2b08      	cmp	r3, #8
 8003824:	d150      	bne.n	80038c8 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	212c      	movs	r1, #44	; 0x2c
 800382c:	fb01 f303 	mul.w	r3, r1, r3
 8003830:	4413      	add	r3, r2
 8003832:	335c      	adds	r3, #92	; 0x5c
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	1c5a      	adds	r2, r3, #1
 8003838:	6879      	ldr	r1, [r7, #4]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	202c      	movs	r0, #44	; 0x2c
 800383e:	fb00 f303 	mul.w	r3, r0, r3
 8003842:	440b      	add	r3, r1
 8003844:	335c      	adds	r3, #92	; 0x5c
 8003846:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	212c      	movs	r1, #44	; 0x2c
 800384e:	fb01 f303 	mul.w	r3, r1, r3
 8003852:	4413      	add	r3, r2
 8003854:	335c      	adds	r3, #92	; 0x5c
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b02      	cmp	r3, #2
 800385a:	d912      	bls.n	8003882 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	212c      	movs	r1, #44	; 0x2c
 8003862:	fb01 f303 	mul.w	r3, r1, r3
 8003866:	4413      	add	r3, r2
 8003868:	335c      	adds	r3, #92	; 0x5c
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	212c      	movs	r1, #44	; 0x2c
 8003874:	fb01 f303 	mul.w	r3, r1, r3
 8003878:	4413      	add	r3, r2
 800387a:	3360      	adds	r3, #96	; 0x60
 800387c:	2204      	movs	r2, #4
 800387e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003880:	e073      	b.n	800396a <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	212c      	movs	r1, #44	; 0x2c
 8003888:	fb01 f303 	mul.w	r3, r1, r3
 800388c:	4413      	add	r3, r2
 800388e:	3360      	adds	r3, #96	; 0x60
 8003890:	2202      	movs	r2, #2
 8003892:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	015a      	lsls	r2, r3, #5
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	4413      	add	r3, r2
 800389c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80038aa:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80038b2:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	015a      	lsls	r2, r3, #5
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	4413      	add	r3, r2
 80038bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038c0:	461a      	mov	r2, r3
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80038c6:	e050      	b.n	800396a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	212c      	movs	r1, #44	; 0x2c
 80038ce:	fb01 f303 	mul.w	r3, r1, r3
 80038d2:	4413      	add	r3, r2
 80038d4:	3361      	adds	r3, #97	; 0x61
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b03      	cmp	r3, #3
 80038da:	d122      	bne.n	8003922 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	212c      	movs	r1, #44	; 0x2c
 80038e2:	fb01 f303 	mul.w	r3, r1, r3
 80038e6:	4413      	add	r3, r2
 80038e8:	3360      	adds	r3, #96	; 0x60
 80038ea:	2202      	movs	r2, #2
 80038ec:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	015a      	lsls	r2, r3, #5
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	4413      	add	r3, r2
 80038f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003904:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800390c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	015a      	lsls	r2, r3, #5
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4413      	add	r3, r2
 8003916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800391a:	461a      	mov	r2, r3
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	6013      	str	r3, [r2, #0]
 8003920:	e023      	b.n	800396a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	212c      	movs	r1, #44	; 0x2c
 8003928:	fb01 f303 	mul.w	r3, r1, r3
 800392c:	4413      	add	r3, r2
 800392e:	3361      	adds	r3, #97	; 0x61
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	2b07      	cmp	r3, #7
 8003934:	d119      	bne.n	800396a <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	212c      	movs	r1, #44	; 0x2c
 800393c:	fb01 f303 	mul.w	r3, r1, r3
 8003940:	4413      	add	r3, r2
 8003942:	335c      	adds	r3, #92	; 0x5c
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	6879      	ldr	r1, [r7, #4]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	202c      	movs	r0, #44	; 0x2c
 800394e:	fb00 f303 	mul.w	r3, r0, r3
 8003952:	440b      	add	r3, r1
 8003954:	335c      	adds	r3, #92	; 0x5c
 8003956:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	212c      	movs	r1, #44	; 0x2c
 800395e:	fb01 f303 	mul.w	r3, r1, r3
 8003962:	4413      	add	r3, r2
 8003964:	3360      	adds	r3, #96	; 0x60
 8003966:	2204      	movs	r2, #4
 8003968:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	015a      	lsls	r2, r3, #5
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	4413      	add	r3, r2
 8003972:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003976:	461a      	mov	r2, r3
 8003978:	2302      	movs	r3, #2
 800397a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	b2d9      	uxtb	r1, r3
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	202c      	movs	r0, #44	; 0x2c
 8003986:	fb00 f303 	mul.w	r3, r0, r3
 800398a:	4413      	add	r3, r2
 800398c:	3360      	adds	r3, #96	; 0x60
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	461a      	mov	r2, r3
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f006 fed4 	bl	800a740 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003998:	e081      	b.n	8003a9e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 0310 	and.w	r3, r3, #16
 80039ac:	2b10      	cmp	r3, #16
 80039ae:	d176      	bne.n	8003a9e <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	212c      	movs	r1, #44	; 0x2c
 80039b6:	fb01 f303 	mul.w	r3, r1, r3
 80039ba:	4413      	add	r3, r2
 80039bc:	333f      	adds	r3, #63	; 0x3f
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	2b03      	cmp	r3, #3
 80039c2:	d121      	bne.n	8003a08 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	212c      	movs	r1, #44	; 0x2c
 80039ca:	fb01 f303 	mul.w	r3, r1, r3
 80039ce:	4413      	add	r3, r2
 80039d0:	335c      	adds	r3, #92	; 0x5c
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	015a      	lsls	r2, r3, #5
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	4413      	add	r3, r2
 80039de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	0151      	lsls	r1, r2, #5
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	440a      	add	r2, r1
 80039ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80039f0:	f043 0302 	orr.w	r3, r3, #2
 80039f4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	b2d2      	uxtb	r2, r2
 80039fe:	4611      	mov	r1, r2
 8003a00:	4618      	mov	r0, r3
 8003a02:	f004 fce0 	bl	80083c6 <USB_HC_Halt>
 8003a06:	e041      	b.n	8003a8c <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	212c      	movs	r1, #44	; 0x2c
 8003a0e:	fb01 f303 	mul.w	r3, r1, r3
 8003a12:	4413      	add	r3, r2
 8003a14:	333f      	adds	r3, #63	; 0x3f
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d009      	beq.n	8003a30 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	212c      	movs	r1, #44	; 0x2c
 8003a22:	fb01 f303 	mul.w	r3, r1, r3
 8003a26:	4413      	add	r3, r2
 8003a28:	333f      	adds	r3, #63	; 0x3f
 8003a2a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d12d      	bne.n	8003a8c <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	212c      	movs	r1, #44	; 0x2c
 8003a36:	fb01 f303 	mul.w	r3, r1, r3
 8003a3a:	4413      	add	r3, r2
 8003a3c:	335c      	adds	r3, #92	; 0x5c
 8003a3e:	2200      	movs	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d120      	bne.n	8003a8c <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	212c      	movs	r1, #44	; 0x2c
 8003a50:	fb01 f303 	mul.w	r3, r1, r3
 8003a54:	4413      	add	r3, r2
 8003a56:	3361      	adds	r3, #97	; 0x61
 8003a58:	2203      	movs	r2, #3
 8003a5a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	015a      	lsls	r2, r3, #5
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	4413      	add	r3, r2
 8003a64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	0151      	lsls	r1, r2, #5
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	440a      	add	r2, r1
 8003a72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a76:	f043 0302 	orr.w	r3, r3, #2
 8003a7a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	4611      	mov	r1, r2
 8003a86:	4618      	mov	r0, r3
 8003a88:	f004 fc9d 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	015a      	lsls	r2, r3, #5
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a98:	461a      	mov	r2, r3
 8003a9a:	2310      	movs	r3, #16
 8003a9c:	6093      	str	r3, [r2, #8]
}
 8003a9e:	bf00      	nop
 8003aa0:	3718      	adds	r7, #24
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b088      	sub	sp, #32
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	460b      	mov	r3, r1
 8003ab0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003abc:	78fb      	ldrb	r3, [r7, #3]
 8003abe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	015a      	lsls	r2, r3, #5
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 0304 	and.w	r3, r3, #4
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d119      	bne.n	8003b0a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	015a      	lsls	r2, r3, #5
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	4413      	add	r3, r2
 8003ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	015a      	lsls	r2, r3, #5
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	4413      	add	r3, r2
 8003af0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	0151      	lsls	r1, r2, #5
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	440a      	add	r2, r1
 8003afe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b02:	f043 0302 	orr.w	r3, r3, #2
 8003b06:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003b08:	e3ca      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	015a      	lsls	r2, r3, #5
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	4413      	add	r3, r2
 8003b12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 0320 	and.w	r3, r3, #32
 8003b1c:	2b20      	cmp	r3, #32
 8003b1e:	d13e      	bne.n	8003b9e <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	015a      	lsls	r2, r3, #5
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	4413      	add	r3, r2
 8003b28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	2320      	movs	r3, #32
 8003b30:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	212c      	movs	r1, #44	; 0x2c
 8003b38:	fb01 f303 	mul.w	r3, r1, r3
 8003b3c:	4413      	add	r3, r2
 8003b3e:	333d      	adds	r3, #61	; 0x3d
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	f040 83ac 	bne.w	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	212c      	movs	r1, #44	; 0x2c
 8003b4e:	fb01 f303 	mul.w	r3, r1, r3
 8003b52:	4413      	add	r3, r2
 8003b54:	333d      	adds	r3, #61	; 0x3d
 8003b56:	2200      	movs	r2, #0
 8003b58:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	212c      	movs	r1, #44	; 0x2c
 8003b60:	fb01 f303 	mul.w	r3, r1, r3
 8003b64:	4413      	add	r3, r2
 8003b66:	3360      	adds	r3, #96	; 0x60
 8003b68:	2202      	movs	r2, #2
 8003b6a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	015a      	lsls	r2, r3, #5
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	4413      	add	r3, r2
 8003b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	0151      	lsls	r1, r2, #5
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	440a      	add	r2, r1
 8003b82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b86:	f043 0302 	orr.w	r3, r3, #2
 8003b8a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	b2d2      	uxtb	r2, r2
 8003b94:	4611      	mov	r1, r2
 8003b96:	4618      	mov	r0, r3
 8003b98:	f004 fc15 	bl	80083c6 <USB_HC_Halt>
}
 8003b9c:	e380      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	015a      	lsls	r2, r3, #5
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bb4:	d122      	bne.n	8003bfc <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	015a      	lsls	r2, r3, #5
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	0151      	lsls	r1, r2, #5
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	440a      	add	r2, r1
 8003bcc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003bd0:	f043 0302 	orr.w	r3, r3, #2
 8003bd4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	4611      	mov	r1, r2
 8003be0:	4618      	mov	r0, r3
 8003be2:	f004 fbf0 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	015a      	lsls	r2, r3, #5
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	4413      	add	r3, r2
 8003bee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003bf8:	6093      	str	r3, [r2, #8]
}
 8003bfa:	e351      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d150      	bne.n	8003cb4 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	212c      	movs	r1, #44	; 0x2c
 8003c18:	fb01 f303 	mul.w	r3, r1, r3
 8003c1c:	4413      	add	r3, r2
 8003c1e:	335c      	adds	r3, #92	; 0x5c
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	015a      	lsls	r2, r3, #5
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c36:	2b40      	cmp	r3, #64	; 0x40
 8003c38:	d111      	bne.n	8003c5e <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	212c      	movs	r1, #44	; 0x2c
 8003c40:	fb01 f303 	mul.w	r3, r1, r3
 8003c44:	4413      	add	r3, r2
 8003c46:	333d      	adds	r3, #61	; 0x3d
 8003c48:	2201      	movs	r2, #1
 8003c4a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	015a      	lsls	r2, r3, #5
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	4413      	add	r3, r2
 8003c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c58:	461a      	mov	r2, r3
 8003c5a:	2340      	movs	r3, #64	; 0x40
 8003c5c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	015a      	lsls	r2, r3, #5
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	4413      	add	r3, r2
 8003c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	0151      	lsls	r1, r2, #5
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	440a      	add	r2, r1
 8003c74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c78:	f043 0302 	orr.w	r3, r3, #2
 8003c7c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	b2d2      	uxtb	r2, r2
 8003c86:	4611      	mov	r1, r2
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f004 fb9c 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	015a      	lsls	r2, r3, #5
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	4413      	add	r3, r2
 8003c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	212c      	movs	r1, #44	; 0x2c
 8003ca6:	fb01 f303 	mul.w	r3, r1, r3
 8003caa:	4413      	add	r3, r2
 8003cac:	3361      	adds	r3, #97	; 0x61
 8003cae:	2201      	movs	r2, #1
 8003cb0:	701a      	strb	r2, [r3, #0]
}
 8003cb2:	e2f5      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	015a      	lsls	r2, r3, #5
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	4413      	add	r3, r2
 8003cbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc6:	2b40      	cmp	r3, #64	; 0x40
 8003cc8:	d13c      	bne.n	8003d44 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	212c      	movs	r1, #44	; 0x2c
 8003cd0:	fb01 f303 	mul.w	r3, r1, r3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	3361      	adds	r3, #97	; 0x61
 8003cd8:	2204      	movs	r2, #4
 8003cda:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	212c      	movs	r1, #44	; 0x2c
 8003ce2:	fb01 f303 	mul.w	r3, r1, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	333d      	adds	r3, #61	; 0x3d
 8003cea:	2201      	movs	r2, #1
 8003cec:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	212c      	movs	r1, #44	; 0x2c
 8003cf4:	fb01 f303 	mul.w	r3, r1, r3
 8003cf8:	4413      	add	r3, r2
 8003cfa:	335c      	adds	r3, #92	; 0x5c
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	015a      	lsls	r2, r3, #5
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	4413      	add	r3, r2
 8003d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	0151      	lsls	r1, r2, #5
 8003d12:	69ba      	ldr	r2, [r7, #24]
 8003d14:	440a      	add	r2, r1
 8003d16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d1a:	f043 0302 	orr.w	r3, r3, #2
 8003d1e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	4611      	mov	r1, r2
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f004 fb4b 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	015a      	lsls	r2, r3, #5
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	4413      	add	r3, r2
 8003d38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	2340      	movs	r3, #64	; 0x40
 8003d40:	6093      	str	r3, [r2, #8]
}
 8003d42:	e2ad      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	015a      	lsls	r2, r3, #5
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 0308 	and.w	r3, r3, #8
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d12a      	bne.n	8003db0 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	015a      	lsls	r2, r3, #5
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d66:	461a      	mov	r2, r3
 8003d68:	2308      	movs	r3, #8
 8003d6a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	015a      	lsls	r2, r3, #5
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	4413      	add	r3, r2
 8003d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	0151      	lsls	r1, r2, #5
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	440a      	add	r2, r1
 8003d82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d86:	f043 0302 	orr.w	r3, r3, #2
 8003d8a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	697a      	ldr	r2, [r7, #20]
 8003d92:	b2d2      	uxtb	r2, r2
 8003d94:	4611      	mov	r1, r2
 8003d96:	4618      	mov	r0, r3
 8003d98:	f004 fb15 	bl	80083c6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	212c      	movs	r1, #44	; 0x2c
 8003da2:	fb01 f303 	mul.w	r3, r1, r3
 8003da6:	4413      	add	r3, r2
 8003da8:	3361      	adds	r3, #97	; 0x61
 8003daa:	2205      	movs	r2, #5
 8003dac:	701a      	strb	r2, [r3, #0]
}
 8003dae:	e277      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0310 	and.w	r3, r3, #16
 8003dc2:	2b10      	cmp	r3, #16
 8003dc4:	d150      	bne.n	8003e68 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	212c      	movs	r1, #44	; 0x2c
 8003dcc:	fb01 f303 	mul.w	r3, r1, r3
 8003dd0:	4413      	add	r3, r2
 8003dd2:	335c      	adds	r3, #92	; 0x5c
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	212c      	movs	r1, #44	; 0x2c
 8003dde:	fb01 f303 	mul.w	r3, r1, r3
 8003de2:	4413      	add	r3, r2
 8003de4:	3361      	adds	r3, #97	; 0x61
 8003de6:	2203      	movs	r2, #3
 8003de8:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	212c      	movs	r1, #44	; 0x2c
 8003df0:	fb01 f303 	mul.w	r3, r1, r3
 8003df4:	4413      	add	r3, r2
 8003df6:	333d      	adds	r3, #61	; 0x3d
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d112      	bne.n	8003e24 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	212c      	movs	r1, #44	; 0x2c
 8003e04:	fb01 f303 	mul.w	r3, r1, r3
 8003e08:	4413      	add	r3, r2
 8003e0a:	333c      	adds	r3, #60	; 0x3c
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d108      	bne.n	8003e24 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	212c      	movs	r1, #44	; 0x2c
 8003e18:	fb01 f303 	mul.w	r3, r1, r3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	333d      	adds	r3, #61	; 0x3d
 8003e20:	2201      	movs	r2, #1
 8003e22:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	015a      	lsls	r2, r3, #5
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	0151      	lsls	r1, r2, #5
 8003e36:	69ba      	ldr	r2, [r7, #24]
 8003e38:	440a      	add	r2, r1
 8003e3a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e3e:	f043 0302 	orr.w	r3, r3, #2
 8003e42:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	4611      	mov	r1, r2
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f004 fab9 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	015a      	lsls	r2, r3, #5
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e60:	461a      	mov	r2, r3
 8003e62:	2310      	movs	r3, #16
 8003e64:	6093      	str	r3, [r2, #8]
}
 8003e66:	e21b      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	015a      	lsls	r2, r3, #5
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	4413      	add	r3, r2
 8003e70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e7a:	2b80      	cmp	r3, #128	; 0x80
 8003e7c:	d174      	bne.n	8003f68 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d121      	bne.n	8003eca <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	212c      	movs	r1, #44	; 0x2c
 8003e8c:	fb01 f303 	mul.w	r3, r1, r3
 8003e90:	4413      	add	r3, r2
 8003e92:	3361      	adds	r3, #97	; 0x61
 8003e94:	2206      	movs	r2, #6
 8003e96:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	015a      	lsls	r2, r3, #5
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	0151      	lsls	r1, r2, #5
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	440a      	add	r2, r1
 8003eae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003eb2:	f043 0302 	orr.w	r3, r3, #2
 8003eb6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	4611      	mov	r1, r2
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f004 fa7f 	bl	80083c6 <USB_HC_Halt>
 8003ec8:	e044      	b.n	8003f54 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	212c      	movs	r1, #44	; 0x2c
 8003ed0:	fb01 f303 	mul.w	r3, r1, r3
 8003ed4:	4413      	add	r3, r2
 8003ed6:	335c      	adds	r3, #92	; 0x5c
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	1c5a      	adds	r2, r3, #1
 8003edc:	6879      	ldr	r1, [r7, #4]
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	202c      	movs	r0, #44	; 0x2c
 8003ee2:	fb00 f303 	mul.w	r3, r0, r3
 8003ee6:	440b      	add	r3, r1
 8003ee8:	335c      	adds	r3, #92	; 0x5c
 8003eea:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	212c      	movs	r1, #44	; 0x2c
 8003ef2:	fb01 f303 	mul.w	r3, r1, r3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	335c      	adds	r3, #92	; 0x5c
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b02      	cmp	r3, #2
 8003efe:	d920      	bls.n	8003f42 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	212c      	movs	r1, #44	; 0x2c
 8003f06:	fb01 f303 	mul.w	r3, r1, r3
 8003f0a:	4413      	add	r3, r2
 8003f0c:	335c      	adds	r3, #92	; 0x5c
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	212c      	movs	r1, #44	; 0x2c
 8003f18:	fb01 f303 	mul.w	r3, r1, r3
 8003f1c:	4413      	add	r3, r2
 8003f1e:	3360      	adds	r3, #96	; 0x60
 8003f20:	2204      	movs	r2, #4
 8003f22:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	b2d9      	uxtb	r1, r3
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	202c      	movs	r0, #44	; 0x2c
 8003f2e:	fb00 f303 	mul.w	r3, r0, r3
 8003f32:	4413      	add	r3, r2
 8003f34:	3360      	adds	r3, #96	; 0x60
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	461a      	mov	r2, r3
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f006 fc00 	bl	800a740 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003f40:	e008      	b.n	8003f54 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	212c      	movs	r1, #44	; 0x2c
 8003f48:	fb01 f303 	mul.w	r3, r1, r3
 8003f4c:	4413      	add	r3, r2
 8003f4e:	3360      	adds	r3, #96	; 0x60
 8003f50:	2202      	movs	r2, #2
 8003f52:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f60:	461a      	mov	r2, r3
 8003f62:	2380      	movs	r3, #128	; 0x80
 8003f64:	6093      	str	r3, [r2, #8]
}
 8003f66:	e19b      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	015a      	lsls	r2, r3, #5
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	4413      	add	r3, r2
 8003f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f7e:	d134      	bne.n	8003fea <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	0151      	lsls	r1, r2, #5
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	440a      	add	r2, r1
 8003f96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f9a:	f043 0302 	orr.w	r3, r3, #2
 8003f9e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	697a      	ldr	r2, [r7, #20]
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	4611      	mov	r1, r2
 8003faa:	4618      	mov	r0, r3
 8003fac:	f004 fa0b 	bl	80083c6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	015a      	lsls	r2, r3, #5
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	2310      	movs	r3, #16
 8003fc0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	015a      	lsls	r2, r3, #5
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	4413      	add	r3, r2
 8003fca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fd4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	212c      	movs	r1, #44	; 0x2c
 8003fdc:	fb01 f303 	mul.w	r3, r1, r3
 8003fe0:	4413      	add	r3, r2
 8003fe2:	3361      	adds	r3, #97	; 0x61
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	701a      	strb	r2, [r3, #0]
}
 8003fe8:	e15a      	b.n	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	015a      	lsls	r2, r3, #5
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	f040 814f 	bne.w	80042a0 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	015a      	lsls	r2, r3, #5
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	4413      	add	r3, r2
 800400a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	0151      	lsls	r1, r2, #5
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	440a      	add	r2, r1
 8004018:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800401c:	f023 0302 	bic.w	r3, r3, #2
 8004020:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	212c      	movs	r1, #44	; 0x2c
 8004028:	fb01 f303 	mul.w	r3, r1, r3
 800402c:	4413      	add	r3, r2
 800402e:	3361      	adds	r3, #97	; 0x61
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d17d      	bne.n	8004132 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	212c      	movs	r1, #44	; 0x2c
 800403c:	fb01 f303 	mul.w	r3, r1, r3
 8004040:	4413      	add	r3, r2
 8004042:	3360      	adds	r3, #96	; 0x60
 8004044:	2201      	movs	r2, #1
 8004046:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	212c      	movs	r1, #44	; 0x2c
 800404e:	fb01 f303 	mul.w	r3, r1, r3
 8004052:	4413      	add	r3, r2
 8004054:	333f      	adds	r3, #63	; 0x3f
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d00a      	beq.n	8004072 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800405c:	687a      	ldr	r2, [r7, #4]
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	212c      	movs	r1, #44	; 0x2c
 8004062:	fb01 f303 	mul.w	r3, r1, r3
 8004066:	4413      	add	r3, r2
 8004068:	333f      	adds	r3, #63	; 0x3f
 800406a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800406c:	2b03      	cmp	r3, #3
 800406e:	f040 8100 	bne.w	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d113      	bne.n	80040a2 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	212c      	movs	r1, #44	; 0x2c
 8004080:	fb01 f303 	mul.w	r3, r1, r3
 8004084:	4413      	add	r3, r2
 8004086:	3355      	adds	r3, #85	; 0x55
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	f083 0301 	eor.w	r3, r3, #1
 800408e:	b2d8      	uxtb	r0, r3
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	212c      	movs	r1, #44	; 0x2c
 8004096:	fb01 f303 	mul.w	r3, r1, r3
 800409a:	4413      	add	r3, r2
 800409c:	3355      	adds	r3, #85	; 0x55
 800409e:	4602      	mov	r2, r0
 80040a0:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	f040 80e3 	bne.w	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	212c      	movs	r1, #44	; 0x2c
 80040b2:	fb01 f303 	mul.w	r3, r1, r3
 80040b6:	4413      	add	r3, r2
 80040b8:	334c      	adds	r3, #76	; 0x4c
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 80d8 	beq.w	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	212c      	movs	r1, #44	; 0x2c
 80040c8:	fb01 f303 	mul.w	r3, r1, r3
 80040cc:	4413      	add	r3, r2
 80040ce:	334c      	adds	r3, #76	; 0x4c
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6879      	ldr	r1, [r7, #4]
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	202c      	movs	r0, #44	; 0x2c
 80040d8:	fb00 f202 	mul.w	r2, r0, r2
 80040dc:	440a      	add	r2, r1
 80040de:	3240      	adds	r2, #64	; 0x40
 80040e0:	8812      	ldrh	r2, [r2, #0]
 80040e2:	4413      	add	r3, r2
 80040e4:	3b01      	subs	r3, #1
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	202c      	movs	r0, #44	; 0x2c
 80040ec:	fb00 f202 	mul.w	r2, r0, r2
 80040f0:	440a      	add	r2, r1
 80040f2:	3240      	adds	r2, #64	; 0x40
 80040f4:	8812      	ldrh	r2, [r2, #0]
 80040f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	f000 80b5 	beq.w	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	212c      	movs	r1, #44	; 0x2c
 800410e:	fb01 f303 	mul.w	r3, r1, r3
 8004112:	4413      	add	r3, r2
 8004114:	3355      	adds	r3, #85	; 0x55
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	f083 0301 	eor.w	r3, r3, #1
 800411c:	b2d8      	uxtb	r0, r3
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	212c      	movs	r1, #44	; 0x2c
 8004124:	fb01 f303 	mul.w	r3, r1, r3
 8004128:	4413      	add	r3, r2
 800412a:	3355      	adds	r3, #85	; 0x55
 800412c:	4602      	mov	r2, r0
 800412e:	701a      	strb	r2, [r3, #0]
 8004130:	e09f      	b.n	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	212c      	movs	r1, #44	; 0x2c
 8004138:	fb01 f303 	mul.w	r3, r1, r3
 800413c:	4413      	add	r3, r2
 800413e:	3361      	adds	r3, #97	; 0x61
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2b03      	cmp	r3, #3
 8004144:	d109      	bne.n	800415a <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	212c      	movs	r1, #44	; 0x2c
 800414c:	fb01 f303 	mul.w	r3, r1, r3
 8004150:	4413      	add	r3, r2
 8004152:	3360      	adds	r3, #96	; 0x60
 8004154:	2202      	movs	r2, #2
 8004156:	701a      	strb	r2, [r3, #0]
 8004158:	e08b      	b.n	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	212c      	movs	r1, #44	; 0x2c
 8004160:	fb01 f303 	mul.w	r3, r1, r3
 8004164:	4413      	add	r3, r2
 8004166:	3361      	adds	r3, #97	; 0x61
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	2b04      	cmp	r3, #4
 800416c:	d109      	bne.n	8004182 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	212c      	movs	r1, #44	; 0x2c
 8004174:	fb01 f303 	mul.w	r3, r1, r3
 8004178:	4413      	add	r3, r2
 800417a:	3360      	adds	r3, #96	; 0x60
 800417c:	2202      	movs	r2, #2
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	e077      	b.n	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	212c      	movs	r1, #44	; 0x2c
 8004188:	fb01 f303 	mul.w	r3, r1, r3
 800418c:	4413      	add	r3, r2
 800418e:	3361      	adds	r3, #97	; 0x61
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b05      	cmp	r3, #5
 8004194:	d109      	bne.n	80041aa <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	212c      	movs	r1, #44	; 0x2c
 800419c:	fb01 f303 	mul.w	r3, r1, r3
 80041a0:	4413      	add	r3, r2
 80041a2:	3360      	adds	r3, #96	; 0x60
 80041a4:	2205      	movs	r2, #5
 80041a6:	701a      	strb	r2, [r3, #0]
 80041a8:	e063      	b.n	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	212c      	movs	r1, #44	; 0x2c
 80041b0:	fb01 f303 	mul.w	r3, r1, r3
 80041b4:	4413      	add	r3, r2
 80041b6:	3361      	adds	r3, #97	; 0x61
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	2b06      	cmp	r3, #6
 80041bc:	d009      	beq.n	80041d2 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	212c      	movs	r1, #44	; 0x2c
 80041c4:	fb01 f303 	mul.w	r3, r1, r3
 80041c8:	4413      	add	r3, r2
 80041ca:	3361      	adds	r3, #97	; 0x61
 80041cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d14f      	bne.n	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	212c      	movs	r1, #44	; 0x2c
 80041d8:	fb01 f303 	mul.w	r3, r1, r3
 80041dc:	4413      	add	r3, r2
 80041de:	335c      	adds	r3, #92	; 0x5c
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	1c5a      	adds	r2, r3, #1
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	202c      	movs	r0, #44	; 0x2c
 80041ea:	fb00 f303 	mul.w	r3, r0, r3
 80041ee:	440b      	add	r3, r1
 80041f0:	335c      	adds	r3, #92	; 0x5c
 80041f2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	212c      	movs	r1, #44	; 0x2c
 80041fa:	fb01 f303 	mul.w	r3, r1, r3
 80041fe:	4413      	add	r3, r2
 8004200:	335c      	adds	r3, #92	; 0x5c
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b02      	cmp	r3, #2
 8004206:	d912      	bls.n	800422e <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	212c      	movs	r1, #44	; 0x2c
 800420e:	fb01 f303 	mul.w	r3, r1, r3
 8004212:	4413      	add	r3, r2
 8004214:	335c      	adds	r3, #92	; 0x5c
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	212c      	movs	r1, #44	; 0x2c
 8004220:	fb01 f303 	mul.w	r3, r1, r3
 8004224:	4413      	add	r3, r2
 8004226:	3360      	adds	r3, #96	; 0x60
 8004228:	2204      	movs	r2, #4
 800422a:	701a      	strb	r2, [r3, #0]
 800422c:	e021      	b.n	8004272 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	212c      	movs	r1, #44	; 0x2c
 8004234:	fb01 f303 	mul.w	r3, r1, r3
 8004238:	4413      	add	r3, r2
 800423a:	3360      	adds	r3, #96	; 0x60
 800423c:	2202      	movs	r2, #2
 800423e:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	4413      	add	r3, r2
 8004248:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004256:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800425e:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	015a      	lsls	r2, r3, #5
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	4413      	add	r3, r2
 8004268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800426c:	461a      	mov	r2, r3
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	015a      	lsls	r2, r3, #5
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	4413      	add	r3, r2
 800427a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800427e:	461a      	mov	r2, r3
 8004280:	2302      	movs	r3, #2
 8004282:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	b2d9      	uxtb	r1, r3
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	202c      	movs	r0, #44	; 0x2c
 800428e:	fb00 f303 	mul.w	r3, r0, r3
 8004292:	4413      	add	r3, r2
 8004294:	3360      	adds	r3, #96	; 0x60
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f006 fa50 	bl	800a740 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80042a0:	bf00      	nop
 80042a2:	3720      	adds	r7, #32
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b08a      	sub	sp, #40	; 0x28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b8:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	f003 030f 	and.w	r3, r3, #15
 80042c8:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	0c5b      	lsrs	r3, r3, #17
 80042ce:	f003 030f 	and.w	r3, r3, #15
 80042d2:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	091b      	lsrs	r3, r3, #4
 80042d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042dc:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d004      	beq.n	80042ee <HCD_RXQLVL_IRQHandler+0x46>
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	2b05      	cmp	r3, #5
 80042e8:	f000 80a9 	beq.w	800443e <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80042ec:	e0aa      	b.n	8004444 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 80a6 	beq.w	8004442 <HCD_RXQLVL_IRQHandler+0x19a>
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	212c      	movs	r1, #44	; 0x2c
 80042fc:	fb01 f303 	mul.w	r3, r1, r3
 8004300:	4413      	add	r3, r2
 8004302:	3344      	adds	r3, #68	; 0x44
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	f000 809b 	beq.w	8004442 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	212c      	movs	r1, #44	; 0x2c
 8004312:	fb01 f303 	mul.w	r3, r1, r3
 8004316:	4413      	add	r3, r2
 8004318:	3350      	adds	r3, #80	; 0x50
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	441a      	add	r2, r3
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	202c      	movs	r0, #44	; 0x2c
 8004326:	fb00 f303 	mul.w	r3, r0, r3
 800432a:	440b      	add	r3, r1
 800432c:	334c      	adds	r3, #76	; 0x4c
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	429a      	cmp	r2, r3
 8004332:	d87a      	bhi.n	800442a <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6818      	ldr	r0, [r3, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	69bb      	ldr	r3, [r7, #24]
 800433c:	212c      	movs	r1, #44	; 0x2c
 800433e:	fb01 f303 	mul.w	r3, r1, r3
 8004342:	4413      	add	r3, r2
 8004344:	3344      	adds	r3, #68	; 0x44
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	b292      	uxth	r2, r2
 800434c:	4619      	mov	r1, r3
 800434e:	f003 fbb3 	bl	8007ab8 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	212c      	movs	r1, #44	; 0x2c
 8004358:	fb01 f303 	mul.w	r3, r1, r3
 800435c:	4413      	add	r3, r2
 800435e:	3344      	adds	r3, #68	; 0x44
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	441a      	add	r2, r3
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	202c      	movs	r0, #44	; 0x2c
 800436c:	fb00 f303 	mul.w	r3, r0, r3
 8004370:	440b      	add	r3, r1
 8004372:	3344      	adds	r3, #68	; 0x44
 8004374:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	212c      	movs	r1, #44	; 0x2c
 800437c:	fb01 f303 	mul.w	r3, r1, r3
 8004380:	4413      	add	r3, r2
 8004382:	3350      	adds	r3, #80	; 0x50
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	441a      	add	r2, r3
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	202c      	movs	r0, #44	; 0x2c
 8004390:	fb00 f303 	mul.w	r3, r0, r3
 8004394:	440b      	add	r3, r1
 8004396:	3350      	adds	r3, #80	; 0x50
 8004398:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	015a      	lsls	r2, r3, #5
 800439e:	6a3b      	ldr	r3, [r7, #32]
 80043a0:	4413      	add	r3, r2
 80043a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	0cdb      	lsrs	r3, r3, #19
 80043aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043ae:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	212c      	movs	r1, #44	; 0x2c
 80043b6:	fb01 f303 	mul.w	r3, r1, r3
 80043ba:	4413      	add	r3, r2
 80043bc:	3340      	adds	r3, #64	; 0x40
 80043be:	881b      	ldrh	r3, [r3, #0]
 80043c0:	461a      	mov	r2, r3
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d13c      	bne.n	8004442 <HCD_RXQLVL_IRQHandler+0x19a>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d039      	beq.n	8004442 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	015a      	lsls	r2, r3, #5
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	4413      	add	r3, r2
 80043d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80043e4:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80043ec:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	015a      	lsls	r2, r3, #5
 80043f2:	6a3b      	ldr	r3, [r7, #32]
 80043f4:	4413      	add	r3, r2
 80043f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043fa:	461a      	mov	r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	212c      	movs	r1, #44	; 0x2c
 8004406:	fb01 f303 	mul.w	r3, r1, r3
 800440a:	4413      	add	r3, r2
 800440c:	3354      	adds	r3, #84	; 0x54
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	f083 0301 	eor.w	r3, r3, #1
 8004414:	b2d8      	uxtb	r0, r3
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	212c      	movs	r1, #44	; 0x2c
 800441c:	fb01 f303 	mul.w	r3, r1, r3
 8004420:	4413      	add	r3, r2
 8004422:	3354      	adds	r3, #84	; 0x54
 8004424:	4602      	mov	r2, r0
 8004426:	701a      	strb	r2, [r3, #0]
      break;
 8004428:	e00b      	b.n	8004442 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	212c      	movs	r1, #44	; 0x2c
 8004430:	fb01 f303 	mul.w	r3, r1, r3
 8004434:	4413      	add	r3, r2
 8004436:	3360      	adds	r3, #96	; 0x60
 8004438:	2204      	movs	r2, #4
 800443a:	701a      	strb	r2, [r3, #0]
      break;
 800443c:	e001      	b.n	8004442 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800443e:	bf00      	nop
 8004440:	e000      	b.n	8004444 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004442:	bf00      	nop
  }
}
 8004444:	bf00      	nop
 8004446:	3728      	adds	r7, #40	; 0x28
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004478:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b02      	cmp	r3, #2
 8004482:	d10b      	bne.n	800449c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b01      	cmp	r3, #1
 800448c:	d102      	bne.n	8004494 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f006 f93a 	bl	800a708 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f043 0302 	orr.w	r3, r3, #2
 800449a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f003 0308 	and.w	r3, r3, #8
 80044a2:	2b08      	cmp	r3, #8
 80044a4:	d132      	bne.n	800450c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	f043 0308 	orr.w	r3, r3, #8
 80044ac:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d126      	bne.n	8004506 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d113      	bne.n	80044e8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80044c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044ca:	d106      	bne.n	80044da <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2102      	movs	r1, #2
 80044d2:	4618      	mov	r0, r3
 80044d4:	f003 fc50 	bl	8007d78 <USB_InitFSLSPClkSel>
 80044d8:	e011      	b.n	80044fe <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2101      	movs	r1, #1
 80044e0:	4618      	mov	r0, r3
 80044e2:	f003 fc49 	bl	8007d78 <USB_InitFSLSPClkSel>
 80044e6:	e00a      	b.n	80044fe <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d106      	bne.n	80044fe <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044f6:	461a      	mov	r2, r3
 80044f8:	f64e 2360 	movw	r3, #60000	; 0xea60
 80044fc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f006 f92c 	bl	800a75c <HAL_HCD_PortEnabled_Callback>
 8004504:	e002      	b.n	800450c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f006 f936 	bl	800a778 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f003 0320 	and.w	r3, r3, #32
 8004512:	2b20      	cmp	r3, #32
 8004514:	d103      	bne.n	800451e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f043 0320 	orr.w	r3, r3, #32
 800451c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004524:	461a      	mov	r2, r3
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	6013      	str	r3, [r2, #0]
}
 800452a:	bf00      	nop
 800452c:	3718      	adds	r7, #24
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
	...

08004534 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e12b      	b.n	800479e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d106      	bne.n	8004560 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f7fd fba6 	bl	8001cac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2224      	movs	r2, #36	; 0x24
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 0201 	bic.w	r2, r2, #1
 8004576:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004586:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004596:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004598:	f001 f9fc 	bl	8005994 <HAL_RCC_GetPCLK1Freq>
 800459c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	4a81      	ldr	r2, [pc, #516]	; (80047a8 <HAL_I2C_Init+0x274>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d807      	bhi.n	80045b8 <HAL_I2C_Init+0x84>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4a80      	ldr	r2, [pc, #512]	; (80047ac <HAL_I2C_Init+0x278>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	bf94      	ite	ls
 80045b0:	2301      	movls	r3, #1
 80045b2:	2300      	movhi	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	e006      	b.n	80045c6 <HAL_I2C_Init+0x92>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a7d      	ldr	r2, [pc, #500]	; (80047b0 <HAL_I2C_Init+0x27c>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	bf94      	ite	ls
 80045c0:	2301      	movls	r3, #1
 80045c2:	2300      	movhi	r3, #0
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e0e7      	b.n	800479e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	4a78      	ldr	r2, [pc, #480]	; (80047b4 <HAL_I2C_Init+0x280>)
 80045d2:	fba2 2303 	umull	r2, r3, r2, r3
 80045d6:	0c9b      	lsrs	r3, r3, #18
 80045d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	4a6a      	ldr	r2, [pc, #424]	; (80047a8 <HAL_I2C_Init+0x274>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d802      	bhi.n	8004608 <HAL_I2C_Init+0xd4>
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	3301      	adds	r3, #1
 8004606:	e009      	b.n	800461c <HAL_I2C_Init+0xe8>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800460e:	fb02 f303 	mul.w	r3, r2, r3
 8004612:	4a69      	ldr	r2, [pc, #420]	; (80047b8 <HAL_I2C_Init+0x284>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	099b      	lsrs	r3, r3, #6
 800461a:	3301      	adds	r3, #1
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	6812      	ldr	r2, [r2, #0]
 8004620:	430b      	orrs	r3, r1
 8004622:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800462e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	495c      	ldr	r1, [pc, #368]	; (80047a8 <HAL_I2C_Init+0x274>)
 8004638:	428b      	cmp	r3, r1
 800463a:	d819      	bhi.n	8004670 <HAL_I2C_Init+0x13c>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	1e59      	subs	r1, r3, #1
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	fbb1 f3f3 	udiv	r3, r1, r3
 800464a:	1c59      	adds	r1, r3, #1
 800464c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004650:	400b      	ands	r3, r1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00a      	beq.n	800466c <HAL_I2C_Init+0x138>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	1e59      	subs	r1, r3, #1
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	fbb1 f3f3 	udiv	r3, r1, r3
 8004664:	3301      	adds	r3, #1
 8004666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800466a:	e051      	b.n	8004710 <HAL_I2C_Init+0x1dc>
 800466c:	2304      	movs	r3, #4
 800466e:	e04f      	b.n	8004710 <HAL_I2C_Init+0x1dc>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d111      	bne.n	800469c <HAL_I2C_Init+0x168>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	1e58      	subs	r0, r3, #1
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6859      	ldr	r1, [r3, #4]
 8004680:	460b      	mov	r3, r1
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	440b      	add	r3, r1
 8004686:	fbb0 f3f3 	udiv	r3, r0, r3
 800468a:	3301      	adds	r3, #1
 800468c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004690:	2b00      	cmp	r3, #0
 8004692:	bf0c      	ite	eq
 8004694:	2301      	moveq	r3, #1
 8004696:	2300      	movne	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	e012      	b.n	80046c2 <HAL_I2C_Init+0x18e>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	1e58      	subs	r0, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6859      	ldr	r1, [r3, #4]
 80046a4:	460b      	mov	r3, r1
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	0099      	lsls	r1, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80046b2:	3301      	adds	r3, #1
 80046b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	bf0c      	ite	eq
 80046bc:	2301      	moveq	r3, #1
 80046be:	2300      	movne	r3, #0
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_I2C_Init+0x196>
 80046c6:	2301      	movs	r3, #1
 80046c8:	e022      	b.n	8004710 <HAL_I2C_Init+0x1dc>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10e      	bne.n	80046f0 <HAL_I2C_Init+0x1bc>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	1e58      	subs	r0, r3, #1
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6859      	ldr	r1, [r3, #4]
 80046da:	460b      	mov	r3, r1
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	440b      	add	r3, r1
 80046e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80046e4:	3301      	adds	r3, #1
 80046e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046ee:	e00f      	b.n	8004710 <HAL_I2C_Init+0x1dc>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	1e58      	subs	r0, r3, #1
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6859      	ldr	r1, [r3, #4]
 80046f8:	460b      	mov	r3, r1
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	440b      	add	r3, r1
 80046fe:	0099      	lsls	r1, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	fbb0 f3f3 	udiv	r3, r0, r3
 8004706:	3301      	adds	r3, #1
 8004708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800470c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	6809      	ldr	r1, [r1, #0]
 8004714:	4313      	orrs	r3, r2
 8004716:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69da      	ldr	r2, [r3, #28]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800473e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	6911      	ldr	r1, [r2, #16]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	68d2      	ldr	r2, [r2, #12]
 800474a:	4311      	orrs	r1, r2
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	430b      	orrs	r3, r1
 8004752:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	695a      	ldr	r2, [r3, #20]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	699b      	ldr	r3, [r3, #24]
 8004766:	431a      	orrs	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0201 	orr.w	r2, r2, #1
 800477e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2220      	movs	r2, #32
 800478a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	000186a0 	.word	0x000186a0
 80047ac:	001e847f 	.word	0x001e847f
 80047b0:	003d08ff 	.word	0x003d08ff
 80047b4:	431bde83 	.word	0x431bde83
 80047b8:	10624dd3 	.word	0x10624dd3

080047bc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b088      	sub	sp, #32
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e128      	b.n	8004a20 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d109      	bne.n	80047ee <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a90      	ldr	r2, [pc, #576]	; (8004a28 <HAL_I2S_Init+0x26c>)
 80047e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7fd faa7 	bl	8001d3c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2202      	movs	r2, #2
 80047f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69db      	ldr	r3, [r3, #28]
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004804:	f023 030f 	bic.w	r3, r3, #15
 8004808:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2202      	movs	r2, #2
 8004810:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d060      	beq.n	80048dc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d102      	bne.n	8004828 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004822:	2310      	movs	r3, #16
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	e001      	b.n	800482c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004828:	2320      	movs	r3, #32
 800482a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	2b20      	cmp	r3, #32
 8004832:	d802      	bhi.n	800483a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800483a:	2001      	movs	r0, #1
 800483c:	f001 f9b4 	bl	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004840:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800484a:	d125      	bne.n	8004898 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d010      	beq.n	8004876 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	fbb2 f2f3 	udiv	r2, r2, r3
 800485e:	4613      	mov	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	461a      	mov	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004870:	3305      	adds	r3, #5
 8004872:	613b      	str	r3, [r7, #16]
 8004874:	e01f      	b.n	80048b6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	00db      	lsls	r3, r3, #3
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004880:	4613      	mov	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4413      	add	r3, r2
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	461a      	mov	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004892:	3305      	adds	r3, #5
 8004894:	613b      	str	r3, [r7, #16]
 8004896:	e00e      	b.n	80048b6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	fbb2 f2f3 	udiv	r2, r2, r3
 80048a0:	4613      	mov	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	461a      	mov	r2, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b2:	3305      	adds	r3, #5
 80048b4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4a5c      	ldr	r2, [pc, #368]	; (8004a2c <HAL_I2S_Init+0x270>)
 80048ba:	fba2 2303 	umull	r2, r3, r2, r3
 80048be:	08db      	lsrs	r3, r3, #3
 80048c0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	085b      	lsrs	r3, r3, #1
 80048d2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	021b      	lsls	r3, r3, #8
 80048d8:	61bb      	str	r3, [r7, #24]
 80048da:	e003      	b.n	80048e4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80048dc:	2302      	movs	r3, #2
 80048de:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80048e0:	2300      	movs	r3, #0
 80048e2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d902      	bls.n	80048f0 <HAL_I2S_Init+0x134>
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	2bff      	cmp	r3, #255	; 0xff
 80048ee:	d907      	bls.n	8004900 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048f4:	f043 0210 	orr.w	r2, r3, #16
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e08f      	b.n	8004a20 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	691a      	ldr	r2, [r3, #16]
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	ea42 0103 	orr.w	r1, r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69fa      	ldr	r2, [r7, #28]
 8004910:	430a      	orrs	r2, r1
 8004912:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800491e:	f023 030f 	bic.w	r3, r3, #15
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6851      	ldr	r1, [r2, #4]
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6892      	ldr	r2, [r2, #8]
 800492a:	4311      	orrs	r1, r2
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	68d2      	ldr	r2, [r2, #12]
 8004930:	4311      	orrs	r1, r2
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6992      	ldr	r2, [r2, #24]
 8004936:	430a      	orrs	r2, r1
 8004938:	431a      	orrs	r2, r3
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004942:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a1b      	ldr	r3, [r3, #32]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d161      	bne.n	8004a10 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4a38      	ldr	r2, [pc, #224]	; (8004a30 <HAL_I2S_Init+0x274>)
 8004950:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a37      	ldr	r2, [pc, #220]	; (8004a34 <HAL_I2S_Init+0x278>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d101      	bne.n	8004960 <HAL_I2S_Init+0x1a4>
 800495c:	4b36      	ldr	r3, [pc, #216]	; (8004a38 <HAL_I2S_Init+0x27c>)
 800495e:	e001      	b.n	8004964 <HAL_I2S_Init+0x1a8>
 8004960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6812      	ldr	r2, [r2, #0]
 800496a:	4932      	ldr	r1, [pc, #200]	; (8004a34 <HAL_I2S_Init+0x278>)
 800496c:	428a      	cmp	r2, r1
 800496e:	d101      	bne.n	8004974 <HAL_I2S_Init+0x1b8>
 8004970:	4a31      	ldr	r2, [pc, #196]	; (8004a38 <HAL_I2S_Init+0x27c>)
 8004972:	e001      	b.n	8004978 <HAL_I2S_Init+0x1bc>
 8004974:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004978:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800497c:	f023 030f 	bic.w	r3, r3, #15
 8004980:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a2b      	ldr	r2, [pc, #172]	; (8004a34 <HAL_I2S_Init+0x278>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d101      	bne.n	8004990 <HAL_I2S_Init+0x1d4>
 800498c:	4b2a      	ldr	r3, [pc, #168]	; (8004a38 <HAL_I2S_Init+0x27c>)
 800498e:	e001      	b.n	8004994 <HAL_I2S_Init+0x1d8>
 8004990:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004994:	2202      	movs	r2, #2
 8004996:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a25      	ldr	r2, [pc, #148]	; (8004a34 <HAL_I2S_Init+0x278>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d101      	bne.n	80049a6 <HAL_I2S_Init+0x1ea>
 80049a2:	4b25      	ldr	r3, [pc, #148]	; (8004a38 <HAL_I2S_Init+0x27c>)
 80049a4:	e001      	b.n	80049aa <HAL_I2S_Init+0x1ee>
 80049a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049b6:	d003      	beq.n	80049c0 <HAL_I2S_Init+0x204>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d103      	bne.n	80049c8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80049c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	e001      	b.n	80049cc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80049c8:	2300      	movs	r3, #0
 80049ca:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80049d6:	4313      	orrs	r3, r2
 80049d8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80049e0:	4313      	orrs	r3, r2
 80049e2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80049ea:	4313      	orrs	r3, r2
 80049ec:	b29a      	uxth	r2, r3
 80049ee:	897b      	ldrh	r3, [r7, #10]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80049f8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a0d      	ldr	r2, [pc, #52]	; (8004a34 <HAL_I2S_Init+0x278>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d101      	bne.n	8004a08 <HAL_I2S_Init+0x24c>
 8004a04:	4b0c      	ldr	r3, [pc, #48]	; (8004a38 <HAL_I2S_Init+0x27c>)
 8004a06:	e001      	b.n	8004a0c <HAL_I2S_Init+0x250>
 8004a08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a0c:	897a      	ldrh	r2, [r7, #10]
 8004a0e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3720      	adds	r7, #32
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	08004b33 	.word	0x08004b33
 8004a2c:	cccccccd 	.word	0xcccccccd
 8004a30:	08004c49 	.word	0x08004c49
 8004a34:	40003800 	.word	0x40003800
 8004a38:	40003400 	.word	0x40003400

08004a3c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	881a      	ldrh	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a90:	1c9a      	adds	r2, r3, #2
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10e      	bne.n	8004acc <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004abc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7ff ffb8 	bl	8004a3c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004acc:	bf00      	nop
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae6:	b292      	uxth	r2, r2
 8004ae8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aee:	1c9a      	adds	r2, r3, #2
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	3b01      	subs	r3, #1
 8004afc:	b29a      	uxth	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10e      	bne.n	8004b2a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b1a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f7ff ff93 	bl	8004a50 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004b2a:	bf00      	nop
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b086      	sub	sp, #24
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b04      	cmp	r3, #4
 8004b4c:	d13a      	bne.n	8004bc4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d109      	bne.n	8004b6c <I2S_IRQHandler+0x3a>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b62:	2b40      	cmp	r3, #64	; 0x40
 8004b64:	d102      	bne.n	8004b6c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f7ff ffb4 	bl	8004ad4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b72:	2b40      	cmp	r3, #64	; 0x40
 8004b74:	d126      	bne.n	8004bc4 <I2S_IRQHandler+0x92>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f003 0320 	and.w	r3, r3, #32
 8004b80:	2b20      	cmp	r3, #32
 8004b82:	d11f      	bne.n	8004bc4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b92:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	613b      	str	r3, [r7, #16]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	613b      	str	r3, [r7, #16]
 8004ba8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb6:	f043 0202 	orr.w	r2, r3, #2
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7ff ff50 	bl	8004a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	2b03      	cmp	r3, #3
 8004bce:	d136      	bne.n	8004c3e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d109      	bne.n	8004bee <I2S_IRQHandler+0xbc>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004be4:	2b80      	cmp	r3, #128	; 0x80
 8004be6:	d102      	bne.n	8004bee <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff ff45 	bl	8004a78 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f003 0308 	and.w	r3, r3, #8
 8004bf4:	2b08      	cmp	r3, #8
 8004bf6:	d122      	bne.n	8004c3e <I2S_IRQHandler+0x10c>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f003 0320 	and.w	r3, r3, #32
 8004c02:	2b20      	cmp	r3, #32
 8004c04:	d11b      	bne.n	8004c3e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685a      	ldr	r2, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c14:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004c16:	2300      	movs	r3, #0
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	60fb      	str	r3, [r7, #12]
 8004c22:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c30:	f043 0204 	orr.w	r2, r3, #4
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f7ff ff13 	bl	8004a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c3e:	bf00      	nop
 8004c40:	3718      	adds	r7, #24
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
	...

08004c48 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b088      	sub	sp, #32
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4aa2      	ldr	r2, [pc, #648]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d101      	bne.n	8004c66 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004c62:	4ba2      	ldr	r3, [pc, #648]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c64:	e001      	b.n	8004c6a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004c66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a9b      	ldr	r2, [pc, #620]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d101      	bne.n	8004c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004c80:	4b9a      	ldr	r3, [pc, #616]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004c82:	e001      	b.n	8004c88 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004c84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c94:	d004      	beq.n	8004ca0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	f040 8099 	bne.w	8004dd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d107      	bne.n	8004cba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 f925 	bl	8004f04 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d107      	bne.n	8004cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d002      	beq.n	8004cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 f9c8 	bl	8005064 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cda:	2b40      	cmp	r3, #64	; 0x40
 8004cdc:	d13a      	bne.n	8004d54 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	f003 0320 	and.w	r3, r3, #32
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d035      	beq.n	8004d54 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a7e      	ldr	r2, [pc, #504]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d101      	bne.n	8004cf6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004cf2:	4b7e      	ldr	r3, [pc, #504]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004cf4:	e001      	b.n	8004cfa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004cf6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4979      	ldr	r1, [pc, #484]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d02:	428b      	cmp	r3, r1
 8004d04:	d101      	bne.n	8004d0a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004d06:	4b79      	ldr	r3, [pc, #484]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d08:	e001      	b.n	8004d0e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004d0a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d0e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004d12:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	685a      	ldr	r2, [r3, #4]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d22:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004d24:	2300      	movs	r3, #0
 8004d26:	60fb      	str	r3, [r7, #12]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	60fb      	str	r3, [r7, #12]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	60fb      	str	r3, [r7, #12]
 8004d38:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d46:	f043 0202 	orr.w	r2, r3, #2
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7ff fe88 	bl	8004a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	f003 0308 	and.w	r3, r3, #8
 8004d5a:	2b08      	cmp	r3, #8
 8004d5c:	f040 80be 	bne.w	8004edc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f003 0320 	and.w	r3, r3, #32
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 80b8 	beq.w	8004edc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004d7a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a59      	ldr	r2, [pc, #356]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d101      	bne.n	8004d8a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004d86:	4b59      	ldr	r3, [pc, #356]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d88:	e001      	b.n	8004d8e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004d8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4954      	ldr	r1, [pc, #336]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d96:	428b      	cmp	r3, r1
 8004d98:	d101      	bne.n	8004d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004d9a:	4b54      	ldr	r3, [pc, #336]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d9c:	e001      	b.n	8004da2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004d9e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004da2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004da6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004da8:	2300      	movs	r3, #0
 8004daa:	60bb      	str	r3, [r7, #8]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	60bb      	str	r3, [r7, #8]
 8004db4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc2:	f043 0204 	orr.w	r2, r3, #4
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7ff fe4a 	bl	8004a64 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004dd0:	e084      	b.n	8004edc <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d107      	bne.n	8004dec <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d002      	beq.n	8004dec <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 f8be 	bl	8004f68 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d107      	bne.n	8004e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d002      	beq.n	8004e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 f8fd 	bl	8005000 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e0c:	2b40      	cmp	r3, #64	; 0x40
 8004e0e:	d12f      	bne.n	8004e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	f003 0320 	and.w	r3, r3, #32
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d02a      	beq.n	8004e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e28:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a2e      	ldr	r2, [pc, #184]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d101      	bne.n	8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004e34:	4b2d      	ldr	r3, [pc, #180]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e36:	e001      	b.n	8004e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004e38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4929      	ldr	r1, [pc, #164]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e44:	428b      	cmp	r3, r1
 8004e46:	d101      	bne.n	8004e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004e48:	4b28      	ldr	r3, [pc, #160]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e4a:	e001      	b.n	8004e50 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004e4c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e50:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e54:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e62:	f043 0202 	orr.w	r2, r3, #2
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7ff fdfa 	bl	8004a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b08      	cmp	r3, #8
 8004e78:	d131      	bne.n	8004ede <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	f003 0320 	and.w	r3, r3, #32
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d02c      	beq.n	8004ede <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a17      	ldr	r2, [pc, #92]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d101      	bne.n	8004e92 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004e8e:	4b17      	ldr	r3, [pc, #92]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e90:	e001      	b.n	8004e96 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004e92:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e96:	685a      	ldr	r2, [r3, #4]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4912      	ldr	r1, [pc, #72]	; (8004ee8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e9e:	428b      	cmp	r3, r1
 8004ea0:	d101      	bne.n	8004ea6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004ea2:	4b12      	ldr	r3, [pc, #72]	; (8004eec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004ea4:	e001      	b.n	8004eaa <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004ea6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004eaa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004eae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ebe:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ecc:	f043 0204 	orr.w	r2, r3, #4
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff fdc5 	bl	8004a64 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004eda:	e000      	b.n	8004ede <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004edc:	bf00      	nop
}
 8004ede:	bf00      	nop
 8004ee0:	3720      	adds	r7, #32
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	40003800 	.word	0x40003800
 8004eec:	40003400 	.word	0x40003400

08004ef0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr

08004f04 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f10:	1c99      	adds	r1, r3, #2
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	6251      	str	r1, [r2, #36]	; 0x24
 8004f16:	881a      	ldrh	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d113      	bne.n	8004f5e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f44:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d106      	bne.n	8004f5e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7ff ffc9 	bl	8004ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f5e:	bf00      	nop
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f74:	1c99      	adds	r1, r3, #2
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6251      	str	r1, [r2, #36]	; 0x24
 8004f7a:	8819      	ldrh	r1, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a1d      	ldr	r2, [pc, #116]	; (8004ff8 <I2SEx_TxISR_I2SExt+0x90>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d101      	bne.n	8004f8a <I2SEx_TxISR_I2SExt+0x22>
 8004f86:	4b1d      	ldr	r3, [pc, #116]	; (8004ffc <I2SEx_TxISR_I2SExt+0x94>)
 8004f88:	e001      	b.n	8004f8e <I2SEx_TxISR_I2SExt+0x26>
 8004f8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f8e:	460a      	mov	r2, r1
 8004f90:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d121      	bne.n	8004fee <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a12      	ldr	r2, [pc, #72]	; (8004ff8 <I2SEx_TxISR_I2SExt+0x90>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d101      	bne.n	8004fb8 <I2SEx_TxISR_I2SExt+0x50>
 8004fb4:	4b11      	ldr	r3, [pc, #68]	; (8004ffc <I2SEx_TxISR_I2SExt+0x94>)
 8004fb6:	e001      	b.n	8004fbc <I2SEx_TxISR_I2SExt+0x54>
 8004fb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	490d      	ldr	r1, [pc, #52]	; (8004ff8 <I2SEx_TxISR_I2SExt+0x90>)
 8004fc4:	428b      	cmp	r3, r1
 8004fc6:	d101      	bne.n	8004fcc <I2SEx_TxISR_I2SExt+0x64>
 8004fc8:	4b0c      	ldr	r3, [pc, #48]	; (8004ffc <I2SEx_TxISR_I2SExt+0x94>)
 8004fca:	e001      	b.n	8004fd0 <I2SEx_TxISR_I2SExt+0x68>
 8004fcc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004fd0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004fd4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d106      	bne.n	8004fee <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f7ff ff81 	bl	8004ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fee:	bf00      	nop
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40003800 	.word	0x40003800
 8004ffc:	40003400 	.word	0x40003400

08005000 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68d8      	ldr	r0, [r3, #12]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005012:	1c99      	adds	r1, r3, #2
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005018:	b282      	uxth	r2, r0
 800501a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005020:	b29b      	uxth	r3, r3
 8005022:	3b01      	subs	r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800502e:	b29b      	uxth	r3, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	d113      	bne.n	800505c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005042:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d106      	bne.n	800505c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f7ff ff4a 	bl	8004ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800505c:	bf00      	nop
 800505e:	3708      	adds	r7, #8
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a20      	ldr	r2, [pc, #128]	; (80050f4 <I2SEx_RxISR_I2SExt+0x90>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d101      	bne.n	800507a <I2SEx_RxISR_I2SExt+0x16>
 8005076:	4b20      	ldr	r3, [pc, #128]	; (80050f8 <I2SEx_RxISR_I2SExt+0x94>)
 8005078:	e001      	b.n	800507e <I2SEx_RxISR_I2SExt+0x1a>
 800507a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800507e:	68d8      	ldr	r0, [r3, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005084:	1c99      	adds	r1, r3, #2
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	62d1      	str	r1, [r2, #44]	; 0x2c
 800508a:	b282      	uxth	r2, r0
 800508c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d121      	bne.n	80050ea <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a12      	ldr	r2, [pc, #72]	; (80050f4 <I2SEx_RxISR_I2SExt+0x90>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d101      	bne.n	80050b4 <I2SEx_RxISR_I2SExt+0x50>
 80050b0:	4b11      	ldr	r3, [pc, #68]	; (80050f8 <I2SEx_RxISR_I2SExt+0x94>)
 80050b2:	e001      	b.n	80050b8 <I2SEx_RxISR_I2SExt+0x54>
 80050b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	490d      	ldr	r1, [pc, #52]	; (80050f4 <I2SEx_RxISR_I2SExt+0x90>)
 80050c0:	428b      	cmp	r3, r1
 80050c2:	d101      	bne.n	80050c8 <I2SEx_RxISR_I2SExt+0x64>
 80050c4:	4b0c      	ldr	r3, [pc, #48]	; (80050f8 <I2SEx_RxISR_I2SExt+0x94>)
 80050c6:	e001      	b.n	80050cc <I2SEx_RxISR_I2SExt+0x68>
 80050c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050cc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80050d0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d106      	bne.n	80050ea <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f7ff ff03 	bl	8004ef0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050ea:	bf00      	nop
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	40003800 	.word	0x40003800
 80050f8:	40003400 	.word	0x40003400

080050fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e264      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d075      	beq.n	8005206 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800511a:	4ba3      	ldr	r3, [pc, #652]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 030c 	and.w	r3, r3, #12
 8005122:	2b04      	cmp	r3, #4
 8005124:	d00c      	beq.n	8005140 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005126:	4ba0      	ldr	r3, [pc, #640]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800512e:	2b08      	cmp	r3, #8
 8005130:	d112      	bne.n	8005158 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005132:	4b9d      	ldr	r3, [pc, #628]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800513a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800513e:	d10b      	bne.n	8005158 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005140:	4b99      	ldr	r3, [pc, #612]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d05b      	beq.n	8005204 <HAL_RCC_OscConfig+0x108>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d157      	bne.n	8005204 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e23f      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005160:	d106      	bne.n	8005170 <HAL_RCC_OscConfig+0x74>
 8005162:	4b91      	ldr	r3, [pc, #580]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a90      	ldr	r2, [pc, #576]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800516c:	6013      	str	r3, [r2, #0]
 800516e:	e01d      	b.n	80051ac <HAL_RCC_OscConfig+0xb0>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005178:	d10c      	bne.n	8005194 <HAL_RCC_OscConfig+0x98>
 800517a:	4b8b      	ldr	r3, [pc, #556]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a8a      	ldr	r2, [pc, #552]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005184:	6013      	str	r3, [r2, #0]
 8005186:	4b88      	ldr	r3, [pc, #544]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a87      	ldr	r2, [pc, #540]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800518c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	e00b      	b.n	80051ac <HAL_RCC_OscConfig+0xb0>
 8005194:	4b84      	ldr	r3, [pc, #528]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a83      	ldr	r2, [pc, #524]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800519a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800519e:	6013      	str	r3, [r2, #0]
 80051a0:	4b81      	ldr	r3, [pc, #516]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a80      	ldr	r2, [pc, #512]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d013      	beq.n	80051dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b4:	f7fd f8c4 	bl	8002340 <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051bc:	f7fd f8c0 	bl	8002340 <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b64      	cmp	r3, #100	; 0x64
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e204      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ce:	4b76      	ldr	r3, [pc, #472]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0f0      	beq.n	80051bc <HAL_RCC_OscConfig+0xc0>
 80051da:	e014      	b.n	8005206 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fd f8b0 	bl	8002340 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051e4:	f7fd f8ac 	bl	8002340 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b64      	cmp	r3, #100	; 0x64
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e1f0      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051f6:	4b6c      	ldr	r3, [pc, #432]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0xe8>
 8005202:	e000      	b.n	8005206 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d063      	beq.n	80052da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005212:	4b65      	ldr	r3, [pc, #404]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 030c 	and.w	r3, r3, #12
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00b      	beq.n	8005236 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800521e:	4b62      	ldr	r3, [pc, #392]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005226:	2b08      	cmp	r3, #8
 8005228:	d11c      	bne.n	8005264 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800522a:	4b5f      	ldr	r3, [pc, #380]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d116      	bne.n	8005264 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005236:	4b5c      	ldr	r3, [pc, #368]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d005      	beq.n	800524e <HAL_RCC_OscConfig+0x152>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d001      	beq.n	800524e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e1c4      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800524e:	4b56      	ldr	r3, [pc, #344]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	00db      	lsls	r3, r3, #3
 800525c:	4952      	ldr	r1, [pc, #328]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800525e:	4313      	orrs	r3, r2
 8005260:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005262:	e03a      	b.n	80052da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d020      	beq.n	80052ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800526c:	4b4f      	ldr	r3, [pc, #316]	; (80053ac <HAL_RCC_OscConfig+0x2b0>)
 800526e:	2201      	movs	r2, #1
 8005270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005272:	f7fd f865 	bl	8002340 <HAL_GetTick>
 8005276:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005278:	e008      	b.n	800528c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800527a:	f7fd f861 	bl	8002340 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d901      	bls.n	800528c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e1a5      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800528c:	4b46      	ldr	r3, [pc, #280]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0f0      	beq.n	800527a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005298:	4b43      	ldr	r3, [pc, #268]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	00db      	lsls	r3, r3, #3
 80052a6:	4940      	ldr	r1, [pc, #256]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	600b      	str	r3, [r1, #0]
 80052ac:	e015      	b.n	80052da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052ae:	4b3f      	ldr	r3, [pc, #252]	; (80053ac <HAL_RCC_OscConfig+0x2b0>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052b4:	f7fd f844 	bl	8002340 <HAL_GetTick>
 80052b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052bc:	f7fd f840 	bl	8002340 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e184      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ce:	4b36      	ldr	r3, [pc, #216]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1f0      	bne.n	80052bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0308 	and.w	r3, r3, #8
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d030      	beq.n	8005348 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d016      	beq.n	800531c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052ee:	4b30      	ldr	r3, [pc, #192]	; (80053b0 <HAL_RCC_OscConfig+0x2b4>)
 80052f0:	2201      	movs	r2, #1
 80052f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f4:	f7fd f824 	bl	8002340 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052fc:	f7fd f820 	bl	8002340 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e164      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800530e:	4b26      	ldr	r3, [pc, #152]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d0f0      	beq.n	80052fc <HAL_RCC_OscConfig+0x200>
 800531a:	e015      	b.n	8005348 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800531c:	4b24      	ldr	r3, [pc, #144]	; (80053b0 <HAL_RCC_OscConfig+0x2b4>)
 800531e:	2200      	movs	r2, #0
 8005320:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005322:	f7fd f80d 	bl	8002340 <HAL_GetTick>
 8005326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005328:	e008      	b.n	800533c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800532a:	f7fd f809 	bl	8002340 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	2b02      	cmp	r3, #2
 8005336:	d901      	bls.n	800533c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e14d      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800533c:	4b1a      	ldr	r3, [pc, #104]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800533e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1f0      	bne.n	800532a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0304 	and.w	r3, r3, #4
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 80a0 	beq.w	8005496 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005356:	2300      	movs	r3, #0
 8005358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800535a:	4b13      	ldr	r3, [pc, #76]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10f      	bne.n	8005386 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	60bb      	str	r3, [r7, #8]
 800536a:	4b0f      	ldr	r3, [pc, #60]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	4a0e      	ldr	r2, [pc, #56]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005374:	6413      	str	r3, [r2, #64]	; 0x40
 8005376:	4b0c      	ldr	r3, [pc, #48]	; (80053a8 <HAL_RCC_OscConfig+0x2ac>)
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800537e:	60bb      	str	r3, [r7, #8]
 8005380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005382:	2301      	movs	r3, #1
 8005384:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005386:	4b0b      	ldr	r3, [pc, #44]	; (80053b4 <HAL_RCC_OscConfig+0x2b8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800538e:	2b00      	cmp	r3, #0
 8005390:	d121      	bne.n	80053d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005392:	4b08      	ldr	r3, [pc, #32]	; (80053b4 <HAL_RCC_OscConfig+0x2b8>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a07      	ldr	r2, [pc, #28]	; (80053b4 <HAL_RCC_OscConfig+0x2b8>)
 8005398:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800539c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800539e:	f7fc ffcf 	bl	8002340 <HAL_GetTick>
 80053a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a4:	e011      	b.n	80053ca <HAL_RCC_OscConfig+0x2ce>
 80053a6:	bf00      	nop
 80053a8:	40023800 	.word	0x40023800
 80053ac:	42470000 	.word	0x42470000
 80053b0:	42470e80 	.word	0x42470e80
 80053b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053b8:	f7fc ffc2 	bl	8002340 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e106      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ca:	4b85      	ldr	r3, [pc, #532]	; (80055e0 <HAL_RCC_OscConfig+0x4e4>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d0f0      	beq.n	80053b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d106      	bne.n	80053ec <HAL_RCC_OscConfig+0x2f0>
 80053de:	4b81      	ldr	r3, [pc, #516]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e2:	4a80      	ldr	r2, [pc, #512]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053e4:	f043 0301 	orr.w	r3, r3, #1
 80053e8:	6713      	str	r3, [r2, #112]	; 0x70
 80053ea:	e01c      	b.n	8005426 <HAL_RCC_OscConfig+0x32a>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	2b05      	cmp	r3, #5
 80053f2:	d10c      	bne.n	800540e <HAL_RCC_OscConfig+0x312>
 80053f4:	4b7b      	ldr	r3, [pc, #492]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f8:	4a7a      	ldr	r2, [pc, #488]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80053fa:	f043 0304 	orr.w	r3, r3, #4
 80053fe:	6713      	str	r3, [r2, #112]	; 0x70
 8005400:	4b78      	ldr	r3, [pc, #480]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005404:	4a77      	ldr	r2, [pc, #476]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005406:	f043 0301 	orr.w	r3, r3, #1
 800540a:	6713      	str	r3, [r2, #112]	; 0x70
 800540c:	e00b      	b.n	8005426 <HAL_RCC_OscConfig+0x32a>
 800540e:	4b75      	ldr	r3, [pc, #468]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005412:	4a74      	ldr	r2, [pc, #464]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005414:	f023 0301 	bic.w	r3, r3, #1
 8005418:	6713      	str	r3, [r2, #112]	; 0x70
 800541a:	4b72      	ldr	r3, [pc, #456]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800541c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800541e:	4a71      	ldr	r2, [pc, #452]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005420:	f023 0304 	bic.w	r3, r3, #4
 8005424:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d015      	beq.n	800545a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800542e:	f7fc ff87 	bl	8002340 <HAL_GetTick>
 8005432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005434:	e00a      	b.n	800544c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005436:	f7fc ff83 	bl	8002340 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	f241 3288 	movw	r2, #5000	; 0x1388
 8005444:	4293      	cmp	r3, r2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e0c5      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800544c:	4b65      	ldr	r3, [pc, #404]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800544e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005450:	f003 0302 	and.w	r3, r3, #2
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0ee      	beq.n	8005436 <HAL_RCC_OscConfig+0x33a>
 8005458:	e014      	b.n	8005484 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800545a:	f7fc ff71 	bl	8002340 <HAL_GetTick>
 800545e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005460:	e00a      	b.n	8005478 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005462:	f7fc ff6d 	bl	8002340 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005470:	4293      	cmp	r3, r2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e0af      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005478:	4b5a      	ldr	r3, [pc, #360]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800547a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1ee      	bne.n	8005462 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005484:	7dfb      	ldrb	r3, [r7, #23]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d105      	bne.n	8005496 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800548a:	4b56      	ldr	r3, [pc, #344]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	4a55      	ldr	r2, [pc, #340]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005494:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 809b 	beq.w	80055d6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054a0:	4b50      	ldr	r3, [pc, #320]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f003 030c 	and.w	r3, r3, #12
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d05c      	beq.n	8005566 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d141      	bne.n	8005538 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054b4:	4b4c      	ldr	r3, [pc, #304]	; (80055e8 <HAL_RCC_OscConfig+0x4ec>)
 80054b6:	2200      	movs	r2, #0
 80054b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ba:	f7fc ff41 	bl	8002340 <HAL_GetTick>
 80054be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054c0:	e008      	b.n	80054d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054c2:	f7fc ff3d 	bl	8002340 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d901      	bls.n	80054d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e081      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d4:	4b43      	ldr	r3, [pc, #268]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f0      	bne.n	80054c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	69da      	ldr	r2, [r3, #28]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	431a      	orrs	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	019b      	lsls	r3, r3, #6
 80054f0:	431a      	orrs	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f6:	085b      	lsrs	r3, r3, #1
 80054f8:	3b01      	subs	r3, #1
 80054fa:	041b      	lsls	r3, r3, #16
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005502:	061b      	lsls	r3, r3, #24
 8005504:	4937      	ldr	r1, [pc, #220]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005506:	4313      	orrs	r3, r2
 8005508:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800550a:	4b37      	ldr	r3, [pc, #220]	; (80055e8 <HAL_RCC_OscConfig+0x4ec>)
 800550c:	2201      	movs	r2, #1
 800550e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005510:	f7fc ff16 	bl	8002340 <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005518:	f7fc ff12 	bl	8002340 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b02      	cmp	r3, #2
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e056      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800552a:	4b2e      	ldr	r3, [pc, #184]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d0f0      	beq.n	8005518 <HAL_RCC_OscConfig+0x41c>
 8005536:	e04e      	b.n	80055d6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005538:	4b2b      	ldr	r3, [pc, #172]	; (80055e8 <HAL_RCC_OscConfig+0x4ec>)
 800553a:	2200      	movs	r2, #0
 800553c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800553e:	f7fc feff 	bl	8002340 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005546:	f7fc fefb 	bl	8002340 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b02      	cmp	r3, #2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e03f      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005558:	4b22      	ldr	r3, [pc, #136]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1f0      	bne.n	8005546 <HAL_RCC_OscConfig+0x44a>
 8005564:	e037      	b.n	80055d6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e032      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005572:	4b1c      	ldr	r3, [pc, #112]	; (80055e4 <HAL_RCC_OscConfig+0x4e8>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d028      	beq.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800558a:	429a      	cmp	r2, r3
 800558c:	d121      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005598:	429a      	cmp	r2, r3
 800559a:	d11a      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055a2:	4013      	ands	r3, r2
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055a8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d111      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b8:	085b      	lsrs	r3, r3, #1
 80055ba:	3b01      	subs	r3, #1
 80055bc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055be:	429a      	cmp	r2, r3
 80055c0:	d107      	bne.n	80055d2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055cc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d001      	beq.n	80055d6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e000      	b.n	80055d8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3718      	adds	r7, #24
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40007000 	.word	0x40007000
 80055e4:	40023800 	.word	0x40023800
 80055e8:	42470060 	.word	0x42470060

080055ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e0cc      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005600:	4b68      	ldr	r3, [pc, #416]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0307 	and.w	r3, r3, #7
 8005608:	683a      	ldr	r2, [r7, #0]
 800560a:	429a      	cmp	r2, r3
 800560c:	d90c      	bls.n	8005628 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800560e:	4b65      	ldr	r3, [pc, #404]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	b2d2      	uxtb	r2, r2
 8005614:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005616:	4b63      	ldr	r3, [pc, #396]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0307 	and.w	r3, r3, #7
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	429a      	cmp	r2, r3
 8005622:	d001      	beq.n	8005628 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e0b8      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0302 	and.w	r3, r3, #2
 8005630:	2b00      	cmp	r3, #0
 8005632:	d020      	beq.n	8005676 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b00      	cmp	r3, #0
 800563e:	d005      	beq.n	800564c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005640:	4b59      	ldr	r3, [pc, #356]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	4a58      	ldr	r2, [pc, #352]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005646:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800564a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0308 	and.w	r3, r3, #8
 8005654:	2b00      	cmp	r3, #0
 8005656:	d005      	beq.n	8005664 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005658:	4b53      	ldr	r3, [pc, #332]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	4a52      	ldr	r2, [pc, #328]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800565e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005662:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005664:	4b50      	ldr	r3, [pc, #320]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	494d      	ldr	r1, [pc, #308]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005672:	4313      	orrs	r3, r2
 8005674:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	d044      	beq.n	800570c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d107      	bne.n	800569a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800568a:	4b47      	ldr	r3, [pc, #284]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d119      	bne.n	80056ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e07f      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d003      	beq.n	80056aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056a6:	2b03      	cmp	r3, #3
 80056a8:	d107      	bne.n	80056ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056aa:	4b3f      	ldr	r3, [pc, #252]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d109      	bne.n	80056ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e06f      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ba:	4b3b      	ldr	r3, [pc, #236]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e067      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056ca:	4b37      	ldr	r3, [pc, #220]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f023 0203 	bic.w	r2, r3, #3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	4934      	ldr	r1, [pc, #208]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056dc:	f7fc fe30 	bl	8002340 <HAL_GetTick>
 80056e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056e2:	e00a      	b.n	80056fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056e4:	f7fc fe2c 	bl	8002340 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e04f      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056fa:	4b2b      	ldr	r3, [pc, #172]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f003 020c 	and.w	r2, r3, #12
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	429a      	cmp	r2, r3
 800570a:	d1eb      	bne.n	80056e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800570c:	4b25      	ldr	r3, [pc, #148]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0307 	and.w	r3, r3, #7
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d20c      	bcs.n	8005734 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571a:	4b22      	ldr	r3, [pc, #136]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005722:	4b20      	ldr	r3, [pc, #128]	; (80057a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0307 	and.w	r3, r3, #7
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d001      	beq.n	8005734 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e032      	b.n	800579a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005740:	4b19      	ldr	r3, [pc, #100]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	4916      	ldr	r1, [pc, #88]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800574e:	4313      	orrs	r3, r2
 8005750:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0308 	and.w	r3, r3, #8
 800575a:	2b00      	cmp	r3, #0
 800575c:	d009      	beq.n	8005772 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800575e:	4b12      	ldr	r3, [pc, #72]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	490e      	ldr	r1, [pc, #56]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800576e:	4313      	orrs	r3, r2
 8005770:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005772:	f000 f821 	bl	80057b8 <HAL_RCC_GetSysClockFreq>
 8005776:	4602      	mov	r2, r0
 8005778:	4b0b      	ldr	r3, [pc, #44]	; (80057a8 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	091b      	lsrs	r3, r3, #4
 800577e:	f003 030f 	and.w	r3, r3, #15
 8005782:	490a      	ldr	r1, [pc, #40]	; (80057ac <HAL_RCC_ClockConfig+0x1c0>)
 8005784:	5ccb      	ldrb	r3, [r1, r3]
 8005786:	fa22 f303 	lsr.w	r3, r2, r3
 800578a:	4a09      	ldr	r2, [pc, #36]	; (80057b0 <HAL_RCC_ClockConfig+0x1c4>)
 800578c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800578e:	4b09      	ldr	r3, [pc, #36]	; (80057b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4618      	mov	r0, r3
 8005794:	f7fc fd90 	bl	80022b8 <HAL_InitTick>

  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40023c00 	.word	0x40023c00
 80057a8:	40023800 	.word	0x40023800
 80057ac:	0800dc2c 	.word	0x0800dc2c
 80057b0:	20000038 	.word	0x20000038
 80057b4:	2000003c 	.word	0x2000003c

080057b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80057bc:	b084      	sub	sp, #16
 80057be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	607b      	str	r3, [r7, #4]
 80057c4:	2300      	movs	r3, #0
 80057c6:	60fb      	str	r3, [r7, #12]
 80057c8:	2300      	movs	r3, #0
 80057ca:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80057cc:	2300      	movs	r3, #0
 80057ce:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057d0:	4b67      	ldr	r3, [pc, #412]	; (8005970 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f003 030c 	and.w	r3, r3, #12
 80057d8:	2b08      	cmp	r3, #8
 80057da:	d00d      	beq.n	80057f8 <HAL_RCC_GetSysClockFreq+0x40>
 80057dc:	2b08      	cmp	r3, #8
 80057de:	f200 80bd 	bhi.w	800595c <HAL_RCC_GetSysClockFreq+0x1a4>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d002      	beq.n	80057ec <HAL_RCC_GetSysClockFreq+0x34>
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	d003      	beq.n	80057f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80057ea:	e0b7      	b.n	800595c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057ec:	4b61      	ldr	r3, [pc, #388]	; (8005974 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80057ee:	60bb      	str	r3, [r7, #8]
       break;
 80057f0:	e0b7      	b.n	8005962 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057f2:	4b61      	ldr	r3, [pc, #388]	; (8005978 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80057f4:	60bb      	str	r3, [r7, #8]
      break;
 80057f6:	e0b4      	b.n	8005962 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057f8:	4b5d      	ldr	r3, [pc, #372]	; (8005970 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005800:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005802:	4b5b      	ldr	r3, [pc, #364]	; (8005970 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d04d      	beq.n	80058aa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800580e:	4b58      	ldr	r3, [pc, #352]	; (8005970 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	099b      	lsrs	r3, r3, #6
 8005814:	461a      	mov	r2, r3
 8005816:	f04f 0300 	mov.w	r3, #0
 800581a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800581e:	f04f 0100 	mov.w	r1, #0
 8005822:	ea02 0800 	and.w	r8, r2, r0
 8005826:	ea03 0901 	and.w	r9, r3, r1
 800582a:	4640      	mov	r0, r8
 800582c:	4649      	mov	r1, r9
 800582e:	f04f 0200 	mov.w	r2, #0
 8005832:	f04f 0300 	mov.w	r3, #0
 8005836:	014b      	lsls	r3, r1, #5
 8005838:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800583c:	0142      	lsls	r2, r0, #5
 800583e:	4610      	mov	r0, r2
 8005840:	4619      	mov	r1, r3
 8005842:	ebb0 0008 	subs.w	r0, r0, r8
 8005846:	eb61 0109 	sbc.w	r1, r1, r9
 800584a:	f04f 0200 	mov.w	r2, #0
 800584e:	f04f 0300 	mov.w	r3, #0
 8005852:	018b      	lsls	r3, r1, #6
 8005854:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005858:	0182      	lsls	r2, r0, #6
 800585a:	1a12      	subs	r2, r2, r0
 800585c:	eb63 0301 	sbc.w	r3, r3, r1
 8005860:	f04f 0000 	mov.w	r0, #0
 8005864:	f04f 0100 	mov.w	r1, #0
 8005868:	00d9      	lsls	r1, r3, #3
 800586a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800586e:	00d0      	lsls	r0, r2, #3
 8005870:	4602      	mov	r2, r0
 8005872:	460b      	mov	r3, r1
 8005874:	eb12 0208 	adds.w	r2, r2, r8
 8005878:	eb43 0309 	adc.w	r3, r3, r9
 800587c:	f04f 0000 	mov.w	r0, #0
 8005880:	f04f 0100 	mov.w	r1, #0
 8005884:	0259      	lsls	r1, r3, #9
 8005886:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800588a:	0250      	lsls	r0, r2, #9
 800588c:	4602      	mov	r2, r0
 800588e:	460b      	mov	r3, r1
 8005890:	4610      	mov	r0, r2
 8005892:	4619      	mov	r1, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	461a      	mov	r2, r3
 8005898:	f04f 0300 	mov.w	r3, #0
 800589c:	f7fb f9cc 	bl	8000c38 <__aeabi_uldivmod>
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	4613      	mov	r3, r2
 80058a6:	60fb      	str	r3, [r7, #12]
 80058a8:	e04a      	b.n	8005940 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058aa:	4b31      	ldr	r3, [pc, #196]	; (8005970 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	099b      	lsrs	r3, r3, #6
 80058b0:	461a      	mov	r2, r3
 80058b2:	f04f 0300 	mov.w	r3, #0
 80058b6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80058ba:	f04f 0100 	mov.w	r1, #0
 80058be:	ea02 0400 	and.w	r4, r2, r0
 80058c2:	ea03 0501 	and.w	r5, r3, r1
 80058c6:	4620      	mov	r0, r4
 80058c8:	4629      	mov	r1, r5
 80058ca:	f04f 0200 	mov.w	r2, #0
 80058ce:	f04f 0300 	mov.w	r3, #0
 80058d2:	014b      	lsls	r3, r1, #5
 80058d4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80058d8:	0142      	lsls	r2, r0, #5
 80058da:	4610      	mov	r0, r2
 80058dc:	4619      	mov	r1, r3
 80058de:	1b00      	subs	r0, r0, r4
 80058e0:	eb61 0105 	sbc.w	r1, r1, r5
 80058e4:	f04f 0200 	mov.w	r2, #0
 80058e8:	f04f 0300 	mov.w	r3, #0
 80058ec:	018b      	lsls	r3, r1, #6
 80058ee:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80058f2:	0182      	lsls	r2, r0, #6
 80058f4:	1a12      	subs	r2, r2, r0
 80058f6:	eb63 0301 	sbc.w	r3, r3, r1
 80058fa:	f04f 0000 	mov.w	r0, #0
 80058fe:	f04f 0100 	mov.w	r1, #0
 8005902:	00d9      	lsls	r1, r3, #3
 8005904:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005908:	00d0      	lsls	r0, r2, #3
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	1912      	adds	r2, r2, r4
 8005910:	eb45 0303 	adc.w	r3, r5, r3
 8005914:	f04f 0000 	mov.w	r0, #0
 8005918:	f04f 0100 	mov.w	r1, #0
 800591c:	0299      	lsls	r1, r3, #10
 800591e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005922:	0290      	lsls	r0, r2, #10
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	4610      	mov	r0, r2
 800592a:	4619      	mov	r1, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	461a      	mov	r2, r3
 8005930:	f04f 0300 	mov.w	r3, #0
 8005934:	f7fb f980 	bl	8000c38 <__aeabi_uldivmod>
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	4613      	mov	r3, r2
 800593e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005940:	4b0b      	ldr	r3, [pc, #44]	; (8005970 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	0c1b      	lsrs	r3, r3, #16
 8005946:	f003 0303 	and.w	r3, r3, #3
 800594a:	3301      	adds	r3, #1
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	fbb2 f3f3 	udiv	r3, r2, r3
 8005958:	60bb      	str	r3, [r7, #8]
      break;
 800595a:	e002      	b.n	8005962 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800595c:	4b05      	ldr	r3, [pc, #20]	; (8005974 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800595e:	60bb      	str	r3, [r7, #8]
      break;
 8005960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005962:	68bb      	ldr	r3, [r7, #8]
}
 8005964:	4618      	mov	r0, r3
 8005966:	3710      	adds	r7, #16
 8005968:	46bd      	mov	sp, r7
 800596a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800596e:	bf00      	nop
 8005970:	40023800 	.word	0x40023800
 8005974:	00f42400 	.word	0x00f42400
 8005978:	007a1200 	.word	0x007a1200

0800597c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800597c:	b480      	push	{r7}
 800597e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005980:	4b03      	ldr	r3, [pc, #12]	; (8005990 <HAL_RCC_GetHCLKFreq+0x14>)
 8005982:	681b      	ldr	r3, [r3, #0]
}
 8005984:	4618      	mov	r0, r3
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	20000038 	.word	0x20000038

08005994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005998:	f7ff fff0 	bl	800597c <HAL_RCC_GetHCLKFreq>
 800599c:	4602      	mov	r2, r0
 800599e:	4b05      	ldr	r3, [pc, #20]	; (80059b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	0a9b      	lsrs	r3, r3, #10
 80059a4:	f003 0307 	and.w	r3, r3, #7
 80059a8:	4903      	ldr	r1, [pc, #12]	; (80059b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059aa:	5ccb      	ldrb	r3, [r1, r3]
 80059ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	40023800 	.word	0x40023800
 80059b8:	0800dc3c 	.word	0x0800dc3c

080059bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80059c0:	f7ff ffdc 	bl	800597c <HAL_RCC_GetHCLKFreq>
 80059c4:	4602      	mov	r2, r0
 80059c6:	4b05      	ldr	r3, [pc, #20]	; (80059dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	0b5b      	lsrs	r3, r3, #13
 80059cc:	f003 0307 	and.w	r3, r3, #7
 80059d0:	4903      	ldr	r1, [pc, #12]	; (80059e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059d2:	5ccb      	ldrb	r3, [r1, r3]
 80059d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059d8:	4618      	mov	r0, r3
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	40023800 	.word	0x40023800
 80059e0:	0800dc3c 	.word	0x0800dc3c

080059e4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059ec:	2300      	movs	r3, #0
 80059ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80059f0:	2300      	movs	r3, #0
 80059f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d105      	bne.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d035      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a0c:	4b62      	ldr	r3, [pc, #392]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a12:	f7fc fc95 	bl	8002340 <HAL_GetTick>
 8005a16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a18:	e008      	b.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a1a:	f7fc fc91 	bl	8002340 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d901      	bls.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e0b0      	b.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a2c:	4b5b      	ldr	r3, [pc, #364]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1f0      	bne.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	019a      	lsls	r2, r3, #6
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	071b      	lsls	r3, r3, #28
 8005a44:	4955      	ldr	r1, [pc, #340]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a4c:	4b52      	ldr	r3, [pc, #328]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005a4e:	2201      	movs	r2, #1
 8005a50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a52:	f7fc fc75 	bl	8002340 <HAL_GetTick>
 8005a56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a58:	e008      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a5a:	f7fc fc71 	bl	8002340 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e090      	b.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a6c:	4b4b      	ldr	r3, [pc, #300]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d0f0      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0302 	and.w	r3, r3, #2
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f000 8083 	beq.w	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a86:	2300      	movs	r3, #0
 8005a88:	60fb      	str	r3, [r7, #12]
 8005a8a:	4b44      	ldr	r3, [pc, #272]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8e:	4a43      	ldr	r2, [pc, #268]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a94:	6413      	str	r3, [r2, #64]	; 0x40
 8005a96:	4b41      	ldr	r3, [pc, #260]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a9e:	60fb      	str	r3, [r7, #12]
 8005aa0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005aa2:	4b3f      	ldr	r3, [pc, #252]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a3e      	ldr	r2, [pc, #248]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005aae:	f7fc fc47 	bl	8002340 <HAL_GetTick>
 8005ab2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ab4:	e008      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005ab6:	f7fc fc43 	bl	8002340 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e062      	b.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ac8:	4b35      	ldr	r3, [pc, #212]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d0f0      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ad4:	4b31      	ldr	r3, [pc, #196]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005adc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d02f      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aec:	693a      	ldr	r2, [r7, #16]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d028      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005af2:	4b2a      	ldr	r3, [pc, #168]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005afa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005afc:	4b29      	ldr	r3, [pc, #164]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005afe:	2201      	movs	r2, #1
 8005b00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b02:	4b28      	ldr	r3, [pc, #160]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005b08:	4a24      	ldr	r2, [pc, #144]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005b0e:	4b23      	ldr	r3, [pc, #140]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d114      	bne.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005b1a:	f7fc fc11 	bl	8002340 <HAL_GetTick>
 8005b1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b20:	e00a      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b22:	f7fc fc0d 	bl	8002340 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e02a      	b.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b38:	4b18      	ldr	r3, [pc, #96]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d0ee      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b50:	d10d      	bne.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005b52:	4b12      	ldr	r3, [pc, #72]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b66:	490d      	ldr	r1, [pc, #52]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	608b      	str	r3, [r1, #8]
 8005b6c:	e005      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005b6e:	4b0b      	ldr	r3, [pc, #44]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	4a0a      	ldr	r2, [pc, #40]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b74:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005b78:	6093      	str	r3, [r2, #8]
 8005b7a:	4b08      	ldr	r3, [pc, #32]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b86:	4905      	ldr	r1, [pc, #20]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3718      	adds	r7, #24
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	42470068 	.word	0x42470068
 8005b9c:	40023800 	.word	0x40023800
 8005ba0:	40007000 	.word	0x40007000
 8005ba4:	42470e40 	.word	0x42470e40

08005ba8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d13e      	bne.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005bc6:	4b23      	ldr	r3, [pc, #140]	; (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bce:	60fb      	str	r3, [r7, #12]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d005      	beq.n	8005be2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d12f      	bne.n	8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005bdc:	4b1e      	ldr	r3, [pc, #120]	; (8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005bde:	617b      	str	r3, [r7, #20]
          break;
 8005be0:	e02f      	b.n	8005c42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005be2:	4b1c      	ldr	r3, [pc, #112]	; (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bee:	d108      	bne.n	8005c02 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005bf0:	4b18      	ldr	r3, [pc, #96]	; (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bf8:	4a18      	ldr	r2, [pc, #96]	; (8005c5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfe:	613b      	str	r3, [r7, #16]
 8005c00:	e007      	b.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005c02:	4b14      	ldr	r3, [pc, #80]	; (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c0a:	4a15      	ldr	r2, [pc, #84]	; (8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c10:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005c12:	4b10      	ldr	r3, [pc, #64]	; (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c18:	099b      	lsrs	r3, r3, #6
 8005c1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	fb02 f303 	mul.w	r3, r2, r3
 8005c24:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005c26:	4b0b      	ldr	r3, [pc, #44]	; (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c2c:	0f1b      	lsrs	r3, r3, #28
 8005c2e:	f003 0307 	and.w	r3, r3, #7
 8005c32:	68ba      	ldr	r2, [r7, #8]
 8005c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c38:	617b      	str	r3, [r7, #20]
          break;
 8005c3a:	e002      	b.n	8005c42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	617b      	str	r3, [r7, #20]
          break;
 8005c40:	bf00      	nop
        }
      }
      break;
 8005c42:	bf00      	nop
    }
  }
  return frequency;
 8005c44:	697b      	ldr	r3, [r7, #20]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	371c      	adds	r7, #28
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40023800 	.word	0x40023800
 8005c58:	00bb8000 	.word	0x00bb8000
 8005c5c:	007a1200 	.word	0x007a1200
 8005c60:	00f42400 	.word	0x00f42400

08005c64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e07b      	b.n	8005d6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d108      	bne.n	8005c90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c86:	d009      	beq.n	8005c9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	61da      	str	r2, [r3, #28]
 8005c8e:	e005      	b.n	8005c9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d106      	bne.n	8005cbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7fc f8a8 	bl	8001e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ce4:	431a      	orrs	r2, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	f003 0302 	and.w	r3, r3, #2
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	695b      	ldr	r3, [r3, #20]
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d0c:	431a      	orrs	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a1b      	ldr	r3, [r3, #32]
 8005d1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d20:	ea42 0103 	orr.w	r1, r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	0c1b      	lsrs	r3, r3, #16
 8005d3a:	f003 0104 	and.w	r1, r3, #4
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d42:	f003 0210 	and.w	r2, r3, #16
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	430a      	orrs	r2, r1
 8005d4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	69da      	ldr	r2, [r3, #28]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3708      	adds	r7, #8
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}

08005d76 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d76:	b580      	push	{r7, lr}
 8005d78:	b082      	sub	sp, #8
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d101      	bne.n	8005d88 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e041      	b.n	8005e0c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d106      	bne.n	8005da2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7fc f87d 	bl	8001e9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2202      	movs	r2, #2
 8005da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	3304      	adds	r3, #4
 8005db2:	4619      	mov	r1, r3
 8005db4:	4610      	mov	r0, r2
 8005db6:	f000 fad9 	bl	800636c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3708      	adds	r7, #8
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b082      	sub	sp, #8
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d101      	bne.n	8005e26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e041      	b.n	8005eaa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d106      	bne.n	8005e40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f839 	bl	8005eb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2202      	movs	r2, #2
 8005e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	3304      	adds	r3, #4
 8005e50:	4619      	mov	r1, r3
 8005e52:	4610      	mov	r0, r2
 8005e54:	f000 fa8a 	bl	800636c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3708      	adds	r7, #8
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	b083      	sub	sp, #12
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
	...

08005ec8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d109      	bne.n	8005eec <HAL_TIM_PWM_Start+0x24>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	bf14      	ite	ne
 8005ee4:	2301      	movne	r3, #1
 8005ee6:	2300      	moveq	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	e022      	b.n	8005f32 <HAL_TIM_PWM_Start+0x6a>
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d109      	bne.n	8005f06 <HAL_TIM_PWM_Start+0x3e>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	bf14      	ite	ne
 8005efe:	2301      	movne	r3, #1
 8005f00:	2300      	moveq	r3, #0
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	e015      	b.n	8005f32 <HAL_TIM_PWM_Start+0x6a>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b08      	cmp	r3, #8
 8005f0a:	d109      	bne.n	8005f20 <HAL_TIM_PWM_Start+0x58>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	bf14      	ite	ne
 8005f18:	2301      	movne	r3, #1
 8005f1a:	2300      	moveq	r3, #0
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	e008      	b.n	8005f32 <HAL_TIM_PWM_Start+0x6a>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	bf14      	ite	ne
 8005f2c:	2301      	movne	r3, #1
 8005f2e:	2300      	moveq	r3, #0
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e07c      	b.n	8006034 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d104      	bne.n	8005f4a <HAL_TIM_PWM_Start+0x82>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f48:	e013      	b.n	8005f72 <HAL_TIM_PWM_Start+0xaa>
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	2b04      	cmp	r3, #4
 8005f4e:	d104      	bne.n	8005f5a <HAL_TIM_PWM_Start+0x92>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2202      	movs	r2, #2
 8005f54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f58:	e00b      	b.n	8005f72 <HAL_TIM_PWM_Start+0xaa>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	d104      	bne.n	8005f6a <HAL_TIM_PWM_Start+0xa2>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2202      	movs	r2, #2
 8005f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f68:	e003      	b.n	8005f72 <HAL_TIM_PWM_Start+0xaa>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2201      	movs	r2, #1
 8005f78:	6839      	ldr	r1, [r7, #0]
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f000 fce0 	bl	8006940 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a2d      	ldr	r2, [pc, #180]	; (800603c <HAL_TIM_PWM_Start+0x174>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d004      	beq.n	8005f94 <HAL_TIM_PWM_Start+0xcc>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a2c      	ldr	r2, [pc, #176]	; (8006040 <HAL_TIM_PWM_Start+0x178>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d101      	bne.n	8005f98 <HAL_TIM_PWM_Start+0xd0>
 8005f94:	2301      	movs	r3, #1
 8005f96:	e000      	b.n	8005f9a <HAL_TIM_PWM_Start+0xd2>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d007      	beq.n	8005fae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a22      	ldr	r2, [pc, #136]	; (800603c <HAL_TIM_PWM_Start+0x174>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d022      	beq.n	8005ffe <HAL_TIM_PWM_Start+0x136>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fc0:	d01d      	beq.n	8005ffe <HAL_TIM_PWM_Start+0x136>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a1f      	ldr	r2, [pc, #124]	; (8006044 <HAL_TIM_PWM_Start+0x17c>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d018      	beq.n	8005ffe <HAL_TIM_PWM_Start+0x136>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a1d      	ldr	r2, [pc, #116]	; (8006048 <HAL_TIM_PWM_Start+0x180>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d013      	beq.n	8005ffe <HAL_TIM_PWM_Start+0x136>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1c      	ldr	r2, [pc, #112]	; (800604c <HAL_TIM_PWM_Start+0x184>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d00e      	beq.n	8005ffe <HAL_TIM_PWM_Start+0x136>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a16      	ldr	r2, [pc, #88]	; (8006040 <HAL_TIM_PWM_Start+0x178>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d009      	beq.n	8005ffe <HAL_TIM_PWM_Start+0x136>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a18      	ldr	r2, [pc, #96]	; (8006050 <HAL_TIM_PWM_Start+0x188>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d004      	beq.n	8005ffe <HAL_TIM_PWM_Start+0x136>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a16      	ldr	r2, [pc, #88]	; (8006054 <HAL_TIM_PWM_Start+0x18c>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d111      	bne.n	8006022 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f003 0307 	and.w	r3, r3, #7
 8006008:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2b06      	cmp	r3, #6
 800600e:	d010      	beq.n	8006032 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0201 	orr.w	r2, r2, #1
 800601e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006020:	e007      	b.n	8006032 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f042 0201 	orr.w	r2, r2, #1
 8006030:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006032:	2300      	movs	r3, #0
}
 8006034:	4618      	mov	r0, r3
 8006036:	3710      	adds	r7, #16
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	40010000 	.word	0x40010000
 8006040:	40010400 	.word	0x40010400
 8006044:	40000400 	.word	0x40000400
 8006048:	40000800 	.word	0x40000800
 800604c:	40000c00 	.word	0x40000c00
 8006050:	40014000 	.word	0x40014000
 8006054:	40001800 	.word	0x40001800

08006058 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006064:	2300      	movs	r3, #0
 8006066:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006072:	2302      	movs	r3, #2
 8006074:	e0ae      	b.n	80061d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b0c      	cmp	r3, #12
 8006082:	f200 809f 	bhi.w	80061c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006086:	a201      	add	r2, pc, #4	; (adr r2, 800608c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608c:	080060c1 	.word	0x080060c1
 8006090:	080061c5 	.word	0x080061c5
 8006094:	080061c5 	.word	0x080061c5
 8006098:	080061c5 	.word	0x080061c5
 800609c:	08006101 	.word	0x08006101
 80060a0:	080061c5 	.word	0x080061c5
 80060a4:	080061c5 	.word	0x080061c5
 80060a8:	080061c5 	.word	0x080061c5
 80060ac:	08006143 	.word	0x08006143
 80060b0:	080061c5 	.word	0x080061c5
 80060b4:	080061c5 	.word	0x080061c5
 80060b8:	080061c5 	.word	0x080061c5
 80060bc:	08006183 	.word	0x08006183
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68b9      	ldr	r1, [r7, #8]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 f9f0 	bl	80064ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0208 	orr.w	r2, r2, #8
 80060da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699a      	ldr	r2, [r3, #24]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0204 	bic.w	r2, r2, #4
 80060ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6999      	ldr	r1, [r3, #24]
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	691a      	ldr	r2, [r3, #16]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	619a      	str	r2, [r3, #24]
      break;
 80060fe:	e064      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68b9      	ldr	r1, [r7, #8]
 8006106:	4618      	mov	r0, r3
 8006108:	f000 fa40 	bl	800658c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699a      	ldr	r2, [r3, #24]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800611a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	699a      	ldr	r2, [r3, #24]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800612a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	6999      	ldr	r1, [r3, #24]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	021a      	lsls	r2, r3, #8
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	619a      	str	r2, [r3, #24]
      break;
 8006140:	e043      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68b9      	ldr	r1, [r7, #8]
 8006148:	4618      	mov	r0, r3
 800614a:	f000 fa95 	bl	8006678 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f042 0208 	orr.w	r2, r2, #8
 800615c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	69da      	ldr	r2, [r3, #28]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 0204 	bic.w	r2, r2, #4
 800616c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	69d9      	ldr	r1, [r3, #28]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	691a      	ldr	r2, [r3, #16]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	430a      	orrs	r2, r1
 800617e:	61da      	str	r2, [r3, #28]
      break;
 8006180:	e023      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68b9      	ldr	r1, [r7, #8]
 8006188:	4618      	mov	r0, r3
 800618a:	f000 fae9 	bl	8006760 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69da      	ldr	r2, [r3, #28]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800619c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69da      	ldr	r2, [r3, #28]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	69d9      	ldr	r1, [r3, #28]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	021a      	lsls	r2, r3, #8
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	61da      	str	r2, [r3, #28]
      break;
 80061c2:	e002      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	75fb      	strb	r3, [r7, #23]
      break;
 80061c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3718      	adds	r7, #24
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_TIM_ConfigClockSource+0x1c>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e0b4      	b.n	8006362 <HAL_TIM_ConfigClockSource+0x186>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2202      	movs	r2, #2
 8006204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800621e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68ba      	ldr	r2, [r7, #8]
 8006226:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006230:	d03e      	beq.n	80062b0 <HAL_TIM_ConfigClockSource+0xd4>
 8006232:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006236:	f200 8087 	bhi.w	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 800623a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800623e:	f000 8086 	beq.w	800634e <HAL_TIM_ConfigClockSource+0x172>
 8006242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006246:	d87f      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006248:	2b70      	cmp	r3, #112	; 0x70
 800624a:	d01a      	beq.n	8006282 <HAL_TIM_ConfigClockSource+0xa6>
 800624c:	2b70      	cmp	r3, #112	; 0x70
 800624e:	d87b      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006250:	2b60      	cmp	r3, #96	; 0x60
 8006252:	d050      	beq.n	80062f6 <HAL_TIM_ConfigClockSource+0x11a>
 8006254:	2b60      	cmp	r3, #96	; 0x60
 8006256:	d877      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006258:	2b50      	cmp	r3, #80	; 0x50
 800625a:	d03c      	beq.n	80062d6 <HAL_TIM_ConfigClockSource+0xfa>
 800625c:	2b50      	cmp	r3, #80	; 0x50
 800625e:	d873      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006260:	2b40      	cmp	r3, #64	; 0x40
 8006262:	d058      	beq.n	8006316 <HAL_TIM_ConfigClockSource+0x13a>
 8006264:	2b40      	cmp	r3, #64	; 0x40
 8006266:	d86f      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006268:	2b30      	cmp	r3, #48	; 0x30
 800626a:	d064      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 800626c:	2b30      	cmp	r3, #48	; 0x30
 800626e:	d86b      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006270:	2b20      	cmp	r3, #32
 8006272:	d060      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 8006274:	2b20      	cmp	r3, #32
 8006276:	d867      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006278:	2b00      	cmp	r3, #0
 800627a:	d05c      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 800627c:	2b10      	cmp	r3, #16
 800627e:	d05a      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 8006280:	e062      	b.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6818      	ldr	r0, [r3, #0]
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	6899      	ldr	r1, [r3, #8]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	f000 fb35 	bl	8006900 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80062a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	609a      	str	r2, [r3, #8]
      break;
 80062ae:	e04f      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6818      	ldr	r0, [r3, #0]
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	6899      	ldr	r1, [r3, #8]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	f000 fb1e 	bl	8006900 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062d2:	609a      	str	r2, [r3, #8]
      break;
 80062d4:	e03c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	6859      	ldr	r1, [r3, #4]
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	461a      	mov	r2, r3
 80062e4:	f000 fa92 	bl	800680c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2150      	movs	r1, #80	; 0x50
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 faeb 	bl	80068ca <TIM_ITRx_SetConfig>
      break;
 80062f4:	e02c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6818      	ldr	r0, [r3, #0]
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	6859      	ldr	r1, [r3, #4]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	461a      	mov	r2, r3
 8006304:	f000 fab1 	bl	800686a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2160      	movs	r1, #96	; 0x60
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fadb 	bl	80068ca <TIM_ITRx_SetConfig>
      break;
 8006314:	e01c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6818      	ldr	r0, [r3, #0]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	6859      	ldr	r1, [r3, #4]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	461a      	mov	r2, r3
 8006324:	f000 fa72 	bl	800680c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2140      	movs	r1, #64	; 0x40
 800632e:	4618      	mov	r0, r3
 8006330:	f000 facb 	bl	80068ca <TIM_ITRx_SetConfig>
      break;
 8006334:	e00c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4619      	mov	r1, r3
 8006340:	4610      	mov	r0, r2
 8006342:	f000 fac2 	bl	80068ca <TIM_ITRx_SetConfig>
      break;
 8006346:	e003      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	73fb      	strb	r3, [r7, #15]
      break;
 800634c:	e000      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800634e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006360:	7bfb      	ldrb	r3, [r7, #15]
}
 8006362:	4618      	mov	r0, r3
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a40      	ldr	r2, [pc, #256]	; (8006480 <TIM_Base_SetConfig+0x114>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d013      	beq.n	80063ac <TIM_Base_SetConfig+0x40>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800638a:	d00f      	beq.n	80063ac <TIM_Base_SetConfig+0x40>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a3d      	ldr	r2, [pc, #244]	; (8006484 <TIM_Base_SetConfig+0x118>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d00b      	beq.n	80063ac <TIM_Base_SetConfig+0x40>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a3c      	ldr	r2, [pc, #240]	; (8006488 <TIM_Base_SetConfig+0x11c>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d007      	beq.n	80063ac <TIM_Base_SetConfig+0x40>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	4a3b      	ldr	r2, [pc, #236]	; (800648c <TIM_Base_SetConfig+0x120>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d003      	beq.n	80063ac <TIM_Base_SetConfig+0x40>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4a3a      	ldr	r2, [pc, #232]	; (8006490 <TIM_Base_SetConfig+0x124>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d108      	bne.n	80063be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	68fa      	ldr	r2, [r7, #12]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a2f      	ldr	r2, [pc, #188]	; (8006480 <TIM_Base_SetConfig+0x114>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d02b      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063cc:	d027      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a2c      	ldr	r2, [pc, #176]	; (8006484 <TIM_Base_SetConfig+0x118>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d023      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a2b      	ldr	r2, [pc, #172]	; (8006488 <TIM_Base_SetConfig+0x11c>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d01f      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a2a      	ldr	r2, [pc, #168]	; (800648c <TIM_Base_SetConfig+0x120>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d01b      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a29      	ldr	r2, [pc, #164]	; (8006490 <TIM_Base_SetConfig+0x124>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d017      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a28      	ldr	r2, [pc, #160]	; (8006494 <TIM_Base_SetConfig+0x128>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d013      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a27      	ldr	r2, [pc, #156]	; (8006498 <TIM_Base_SetConfig+0x12c>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d00f      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a26      	ldr	r2, [pc, #152]	; (800649c <TIM_Base_SetConfig+0x130>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d00b      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a25      	ldr	r2, [pc, #148]	; (80064a0 <TIM_Base_SetConfig+0x134>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d007      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a24      	ldr	r2, [pc, #144]	; (80064a4 <TIM_Base_SetConfig+0x138>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d003      	beq.n	800641e <TIM_Base_SetConfig+0xb2>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a23      	ldr	r2, [pc, #140]	; (80064a8 <TIM_Base_SetConfig+0x13c>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d108      	bne.n	8006430 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006424:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	68db      	ldr	r3, [r3, #12]
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	4313      	orrs	r3, r2
 800642e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	4313      	orrs	r3, r2
 800643c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	689a      	ldr	r2, [r3, #8]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	4a0a      	ldr	r2, [pc, #40]	; (8006480 <TIM_Base_SetConfig+0x114>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d003      	beq.n	8006464 <TIM_Base_SetConfig+0xf8>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a0c      	ldr	r2, [pc, #48]	; (8006490 <TIM_Base_SetConfig+0x124>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d103      	bne.n	800646c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	691a      	ldr	r2, [r3, #16]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	615a      	str	r2, [r3, #20]
}
 8006472:	bf00      	nop
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	40010000 	.word	0x40010000
 8006484:	40000400 	.word	0x40000400
 8006488:	40000800 	.word	0x40000800
 800648c:	40000c00 	.word	0x40000c00
 8006490:	40010400 	.word	0x40010400
 8006494:	40014000 	.word	0x40014000
 8006498:	40014400 	.word	0x40014400
 800649c:	40014800 	.word	0x40014800
 80064a0:	40001800 	.word	0x40001800
 80064a4:	40001c00 	.word	0x40001c00
 80064a8:	40002000 	.word	0x40002000

080064ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	f023 0201 	bic.w	r2, r3, #1
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f023 0303 	bic.w	r3, r3, #3
 80064e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	f023 0302 	bic.w	r3, r3, #2
 80064f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	4313      	orrs	r3, r2
 80064fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a20      	ldr	r2, [pc, #128]	; (8006584 <TIM_OC1_SetConfig+0xd8>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d003      	beq.n	8006510 <TIM_OC1_SetConfig+0x64>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a1f      	ldr	r2, [pc, #124]	; (8006588 <TIM_OC1_SetConfig+0xdc>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d10c      	bne.n	800652a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f023 0308 	bic.w	r3, r3, #8
 8006516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	4313      	orrs	r3, r2
 8006520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	f023 0304 	bic.w	r3, r3, #4
 8006528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a15      	ldr	r2, [pc, #84]	; (8006584 <TIM_OC1_SetConfig+0xd8>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d003      	beq.n	800653a <TIM_OC1_SetConfig+0x8e>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a14      	ldr	r2, [pc, #80]	; (8006588 <TIM_OC1_SetConfig+0xdc>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d111      	bne.n	800655e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006540:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006548:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	693a      	ldr	r2, [r7, #16]
 8006550:	4313      	orrs	r3, r2
 8006552:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	693a      	ldr	r2, [r7, #16]
 800655a:	4313      	orrs	r3, r2
 800655c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	693a      	ldr	r2, [r7, #16]
 8006562:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	685a      	ldr	r2, [r3, #4]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	697a      	ldr	r2, [r7, #20]
 8006576:	621a      	str	r2, [r3, #32]
}
 8006578:	bf00      	nop
 800657a:	371c      	adds	r7, #28
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr
 8006584:	40010000 	.word	0x40010000
 8006588:	40010400 	.word	0x40010400

0800658c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800658c:	b480      	push	{r7}
 800658e:	b087      	sub	sp, #28
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	f023 0210 	bic.w	r2, r3, #16
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	021b      	lsls	r3, r3, #8
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	f023 0320 	bic.w	r3, r3, #32
 80065d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	011b      	lsls	r3, r3, #4
 80065de:	697a      	ldr	r2, [r7, #20]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	4a22      	ldr	r2, [pc, #136]	; (8006670 <TIM_OC2_SetConfig+0xe4>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d003      	beq.n	80065f4 <TIM_OC2_SetConfig+0x68>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a21      	ldr	r2, [pc, #132]	; (8006674 <TIM_OC2_SetConfig+0xe8>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d10d      	bne.n	8006610 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	697a      	ldr	r2, [r7, #20]
 8006604:	4313      	orrs	r3, r2
 8006606:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800660e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a17      	ldr	r2, [pc, #92]	; (8006670 <TIM_OC2_SetConfig+0xe4>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d003      	beq.n	8006620 <TIM_OC2_SetConfig+0x94>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a16      	ldr	r2, [pc, #88]	; (8006674 <TIM_OC2_SetConfig+0xe8>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d113      	bne.n	8006648 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006626:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800662e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	4313      	orrs	r3, r2
 800663a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	693a      	ldr	r2, [r7, #16]
 8006644:	4313      	orrs	r3, r2
 8006646:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	621a      	str	r2, [r3, #32]
}
 8006662:	bf00      	nop
 8006664:	371c      	adds	r7, #28
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40010000 	.word	0x40010000
 8006674:	40010400 	.word	0x40010400

08006678 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006678:	b480      	push	{r7}
 800667a:	b087      	sub	sp, #28
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a1b      	ldr	r3, [r3, #32]
 8006686:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a1b      	ldr	r3, [r3, #32]
 8006692:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 0303 	bic.w	r3, r3, #3
 80066ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	021b      	lsls	r3, r3, #8
 80066c8:	697a      	ldr	r2, [r7, #20]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	4a21      	ldr	r2, [pc, #132]	; (8006758 <TIM_OC3_SetConfig+0xe0>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d003      	beq.n	80066de <TIM_OC3_SetConfig+0x66>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a20      	ldr	r2, [pc, #128]	; (800675c <TIM_OC3_SetConfig+0xe4>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d10d      	bne.n	80066fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	021b      	lsls	r3, r3, #8
 80066ec:	697a      	ldr	r2, [r7, #20]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a16      	ldr	r2, [pc, #88]	; (8006758 <TIM_OC3_SetConfig+0xe0>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d003      	beq.n	800670a <TIM_OC3_SetConfig+0x92>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a15      	ldr	r2, [pc, #84]	; (800675c <TIM_OC3_SetConfig+0xe4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d113      	bne.n	8006732 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006710:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006718:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	011b      	lsls	r3, r3, #4
 8006720:	693a      	ldr	r2, [r7, #16]
 8006722:	4313      	orrs	r3, r2
 8006724:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	011b      	lsls	r3, r3, #4
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	4313      	orrs	r3, r2
 8006730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	697a      	ldr	r2, [r7, #20]
 800674a:	621a      	str	r2, [r3, #32]
}
 800674c:	bf00      	nop
 800674e:	371c      	adds	r7, #28
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	40010000 	.word	0x40010000
 800675c:	40010400 	.word	0x40010400

08006760 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006760:	b480      	push	{r7}
 8006762:	b087      	sub	sp, #28
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800678e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006796:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	021b      	lsls	r3, r3, #8
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	031b      	lsls	r3, r3, #12
 80067b2:	693a      	ldr	r2, [r7, #16]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a12      	ldr	r2, [pc, #72]	; (8006804 <TIM_OC4_SetConfig+0xa4>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d003      	beq.n	80067c8 <TIM_OC4_SetConfig+0x68>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a11      	ldr	r2, [pc, #68]	; (8006808 <TIM_OC4_SetConfig+0xa8>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d109      	bne.n	80067dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	019b      	lsls	r3, r3, #6
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	4313      	orrs	r3, r2
 80067da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	697a      	ldr	r2, [r7, #20]
 80067e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	693a      	ldr	r2, [r7, #16]
 80067f4:	621a      	str	r2, [r3, #32]
}
 80067f6:	bf00      	nop
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40010000 	.word	0x40010000
 8006808:	40010400 	.word	0x40010400

0800680c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800680c:	b480      	push	{r7}
 800680e:	b087      	sub	sp, #28
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	f023 0201 	bic.w	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	699b      	ldr	r3, [r3, #24]
 800682e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	011b      	lsls	r3, r3, #4
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	4313      	orrs	r3, r2
 8006840:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f023 030a 	bic.w	r3, r3, #10
 8006848:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	4313      	orrs	r3, r2
 8006850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	621a      	str	r2, [r3, #32]
}
 800685e:	bf00      	nop
 8006860:	371c      	adds	r7, #28
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr

0800686a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800686a:	b480      	push	{r7}
 800686c:	b087      	sub	sp, #28
 800686e:	af00      	add	r7, sp, #0
 8006870:	60f8      	str	r0, [r7, #12]
 8006872:	60b9      	str	r1, [r7, #8]
 8006874:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	f023 0210 	bic.w	r2, r3, #16
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a1b      	ldr	r3, [r3, #32]
 800688c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006894:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	031b      	lsls	r3, r3, #12
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	4313      	orrs	r3, r2
 800689e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80068a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	693a      	ldr	r2, [r7, #16]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	621a      	str	r2, [r3, #32]
}
 80068be:	bf00      	nop
 80068c0:	371c      	adds	r7, #28
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068ca:	b480      	push	{r7}
 80068cc:	b085      	sub	sp, #20
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
 80068d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	f043 0307 	orr.w	r3, r3, #7
 80068ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	609a      	str	r2, [r3, #8]
}
 80068f4:	bf00      	nop
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
 800690c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800691a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	021a      	lsls	r2, r3, #8
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	431a      	orrs	r2, r3
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	4313      	orrs	r3, r2
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	4313      	orrs	r3, r2
 800692c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	609a      	str	r2, [r3, #8]
}
 8006934:	bf00      	nop
 8006936:	371c      	adds	r7, #28
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006940:	b480      	push	{r7}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	f003 031f 	and.w	r3, r3, #31
 8006952:	2201      	movs	r2, #1
 8006954:	fa02 f303 	lsl.w	r3, r2, r3
 8006958:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6a1a      	ldr	r2, [r3, #32]
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	43db      	mvns	r3, r3
 8006962:	401a      	ands	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6a1a      	ldr	r2, [r3, #32]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f003 031f 	and.w	r3, r3, #31
 8006972:	6879      	ldr	r1, [r7, #4]
 8006974:	fa01 f303 	lsl.w	r3, r1, r3
 8006978:	431a      	orrs	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	621a      	str	r2, [r3, #32]
}
 800697e:	bf00      	nop
 8006980:	371c      	adds	r7, #28
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
	...

0800698c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800699c:	2b01      	cmp	r3, #1
 800699e:	d101      	bne.n	80069a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069a0:	2302      	movs	r3, #2
 80069a2:	e05a      	b.n	8006a5a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2202      	movs	r2, #2
 80069b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a21      	ldr	r2, [pc, #132]	; (8006a68 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d022      	beq.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f0:	d01d      	beq.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a1d      	ldr	r2, [pc, #116]	; (8006a6c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d018      	beq.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a1b      	ldr	r2, [pc, #108]	; (8006a70 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d013      	beq.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a1a      	ldr	r2, [pc, #104]	; (8006a74 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d00e      	beq.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a18      	ldr	r2, [pc, #96]	; (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d009      	beq.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a17      	ldr	r2, [pc, #92]	; (8006a7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d004      	beq.n	8006a2e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a15      	ldr	r2, [pc, #84]	; (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d10c      	bne.n	8006a48 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	68ba      	ldr	r2, [r7, #8]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3714      	adds	r7, #20
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	40010000 	.word	0x40010000
 8006a6c:	40000400 	.word	0x40000400
 8006a70:	40000800 	.word	0x40000800
 8006a74:	40000c00 	.word	0x40000c00
 8006a78:	40010400 	.word	0x40010400
 8006a7c:	40014000 	.word	0x40014000
 8006a80:	40001800 	.word	0x40001800

08006a84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b082      	sub	sp, #8
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d101      	bne.n	8006a96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e03f      	b.n	8006b16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d106      	bne.n	8006ab0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f7fb fa52 	bl	8001f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2224      	movs	r2, #36	; 0x24
 8006ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68da      	ldr	r2, [r3, #12]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ac6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 fcdb 	bl	8007484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	691a      	ldr	r2, [r3, #16]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006adc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	695a      	ldr	r2, [r3, #20]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006aec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68da      	ldr	r2, [r3, #12]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006afc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2220      	movs	r2, #32
 8006b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2220      	movs	r2, #32
 8006b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3708      	adds	r7, #8
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b084      	sub	sp, #16
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	60f8      	str	r0, [r7, #12]
 8006b26:	60b9      	str	r1, [r7, #8]
 8006b28:	4613      	mov	r3, r2
 8006b2a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	2b20      	cmp	r3, #32
 8006b36:	d11d      	bne.n	8006b74 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d002      	beq.n	8006b44 <HAL_UART_Receive_IT+0x26>
 8006b3e:	88fb      	ldrh	r3, [r7, #6]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d101      	bne.n	8006b48 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e016      	b.n	8006b76 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d101      	bne.n	8006b56 <HAL_UART_Receive_IT+0x38>
 8006b52:	2302      	movs	r3, #2
 8006b54:	e00f      	b.n	8006b76 <HAL_UART_Receive_IT+0x58>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006b64:	88fb      	ldrh	r3, [r7, #6]
 8006b66:	461a      	mov	r2, r3
 8006b68:	68b9      	ldr	r1, [r7, #8]
 8006b6a:	68f8      	ldr	r0, [r7, #12]
 8006b6c:	f000 fab6 	bl	80070dc <UART_Start_Receive_IT>
 8006b70:	4603      	mov	r3, r0
 8006b72:	e000      	b.n	8006b76 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006b74:	2302      	movs	r3, #2
  }
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3710      	adds	r7, #16
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
	...

08006b80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b0ba      	sub	sp, #232	; 0xe8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bb6:	f003 030f 	and.w	r3, r3, #15
 8006bba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006bbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10f      	bne.n	8006be6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bca:	f003 0320 	and.w	r3, r3, #32
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d009      	beq.n	8006be6 <HAL_UART_IRQHandler+0x66>
 8006bd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bd6:	f003 0320 	and.w	r3, r3, #32
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 fb95 	bl	800730e <UART_Receive_IT>
      return;
 8006be4:	e256      	b.n	8007094 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006be6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 80de 	beq.w	8006dac <HAL_UART_IRQHandler+0x22c>
 8006bf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d106      	bne.n	8006c0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c00:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 80d1 	beq.w	8006dac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00b      	beq.n	8006c2e <HAL_UART_IRQHandler+0xae>
 8006c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d005      	beq.n	8006c2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c26:	f043 0201 	orr.w	r2, r3, #1
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c32:	f003 0304 	and.w	r3, r3, #4
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00b      	beq.n	8006c52 <HAL_UART_IRQHandler+0xd2>
 8006c3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d005      	beq.n	8006c52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4a:	f043 0202 	orr.w	r2, r3, #2
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00b      	beq.n	8006c76 <HAL_UART_IRQHandler+0xf6>
 8006c5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d005      	beq.n	8006c76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6e:	f043 0204 	orr.w	r2, r3, #4
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c7a:	f003 0308 	and.w	r3, r3, #8
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d011      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x126>
 8006c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c86:	f003 0320 	and.w	r3, r3, #32
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d105      	bne.n	8006c9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d005      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9e:	f043 0208 	orr.w	r2, r3, #8
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f000 81ed 	beq.w	800708a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cb4:	f003 0320 	and.w	r3, r3, #32
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d008      	beq.n	8006cce <HAL_UART_IRQHandler+0x14e>
 8006cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cc0:	f003 0320 	and.w	r3, r3, #32
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d002      	beq.n	8006cce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 fb20 	bl	800730e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	695b      	ldr	r3, [r3, #20]
 8006cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cd8:	2b40      	cmp	r3, #64	; 0x40
 8006cda:	bf0c      	ite	eq
 8006cdc:	2301      	moveq	r3, #1
 8006cde:	2300      	movne	r3, #0
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cea:	f003 0308 	and.w	r3, r3, #8
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d103      	bne.n	8006cfa <HAL_UART_IRQHandler+0x17a>
 8006cf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d04f      	beq.n	8006d9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 fa28 	bl	8007150 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d0a:	2b40      	cmp	r3, #64	; 0x40
 8006d0c:	d141      	bne.n	8006d92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	3314      	adds	r3, #20
 8006d14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d18:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006d24:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3314      	adds	r3, #20
 8006d36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006d3a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006d3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006d46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006d4a:	e841 2300 	strex	r3, r2, [r1]
 8006d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006d52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1d9      	bne.n	8006d0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d013      	beq.n	8006d8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d66:	4a7d      	ldr	r2, [pc, #500]	; (8006f5c <HAL_UART_IRQHandler+0x3dc>)
 8006d68:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fb fc97 	bl	80026a2 <HAL_DMA_Abort_IT>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d016      	beq.n	8006da8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d84:	4610      	mov	r0, r2
 8006d86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d88:	e00e      	b.n	8006da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f990 	bl	80070b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d90:	e00a      	b.n	8006da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 f98c 	bl	80070b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d98:	e006      	b.n	8006da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f988 	bl	80070b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006da6:	e170      	b.n	800708a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006da8:	bf00      	nop
    return;
 8006daa:	e16e      	b.n	800708a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	f040 814a 	bne.w	800704a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dba:	f003 0310 	and.w	r3, r3, #16
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 8143 	beq.w	800704a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dc8:	f003 0310 	and.w	r3, r3, #16
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f000 813c 	beq.w	800704a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60bb      	str	r3, [r7, #8]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	60bb      	str	r3, [r7, #8]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	60bb      	str	r3, [r7, #8]
 8006de6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df2:	2b40      	cmp	r3, #64	; 0x40
 8006df4:	f040 80b4 	bne.w	8006f60 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 8140 	beq.w	800708e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e16:	429a      	cmp	r2, r3
 8006e18:	f080 8139 	bcs.w	800708e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e22:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e2e:	f000 8088 	beq.w	8006f42 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	330c      	adds	r3, #12
 8006e38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e40:	e853 3f00 	ldrex	r3, [r3]
 8006e44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006e48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	330c      	adds	r3, #12
 8006e5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006e5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e66:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006e6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006e6e:	e841 2300 	strex	r3, r2, [r1]
 8006e72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006e76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1d9      	bne.n	8006e32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3314      	adds	r3, #20
 8006e84:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e88:	e853 3f00 	ldrex	r3, [r3]
 8006e8c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006e8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e90:	f023 0301 	bic.w	r3, r3, #1
 8006e94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	3314      	adds	r3, #20
 8006e9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006ea2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006ea6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006eaa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006eae:	e841 2300 	strex	r3, r2, [r1]
 8006eb2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006eb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1e1      	bne.n	8006e7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	3314      	adds	r3, #20
 8006ec0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ec4:	e853 3f00 	ldrex	r3, [r3]
 8006ec8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006eca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ecc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	3314      	adds	r3, #20
 8006eda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006ede:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006ee0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006ee4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006eec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e3      	bne.n	8006eba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	330c      	adds	r3, #12
 8006f06:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f0a:	e853 3f00 	ldrex	r3, [r3]
 8006f0e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006f10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f12:	f023 0310 	bic.w	r3, r3, #16
 8006f16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	330c      	adds	r3, #12
 8006f20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006f24:	65ba      	str	r2, [r7, #88]	; 0x58
 8006f26:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006f2a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006f32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e3      	bne.n	8006f00 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7fb fb40 	bl	80025c2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	4619      	mov	r1, r3
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 f8b6 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f58:	e099      	b.n	800708e <HAL_UART_IRQHandler+0x50e>
 8006f5a:	bf00      	nop
 8006f5c:	08007217 	.word	0x08007217
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f000 808b 	beq.w	8007092 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006f7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 8086 	beq.w	8007092 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	330c      	adds	r3, #12
 8006f8c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f90:	e853 3f00 	ldrex	r3, [r3]
 8006f94:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f9c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	330c      	adds	r3, #12
 8006fa6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006faa:	647a      	str	r2, [r7, #68]	; 0x44
 8006fac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006fb0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fb2:	e841 2300 	strex	r3, r2, [r1]
 8006fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1e3      	bne.n	8006f86 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	3314      	adds	r3, #20
 8006fc4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc8:	e853 3f00 	ldrex	r3, [r3]
 8006fcc:	623b      	str	r3, [r7, #32]
   return(result);
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	f023 0301 	bic.w	r3, r3, #1
 8006fd4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3314      	adds	r3, #20
 8006fde:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006fe2:	633a      	str	r2, [r7, #48]	; 0x30
 8006fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006fe8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fea:	e841 2300 	strex	r3, r2, [r1]
 8006fee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1e3      	bne.n	8006fbe <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2220      	movs	r2, #32
 8006ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	330c      	adds	r3, #12
 800700a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	e853 3f00 	ldrex	r3, [r3]
 8007012:	60fb      	str	r3, [r7, #12]
   return(result);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f023 0310 	bic.w	r3, r3, #16
 800701a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	330c      	adds	r3, #12
 8007024:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007028:	61fa      	str	r2, [r7, #28]
 800702a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702c:	69b9      	ldr	r1, [r7, #24]
 800702e:	69fa      	ldr	r2, [r7, #28]
 8007030:	e841 2300 	strex	r3, r2, [r1]
 8007034:	617b      	str	r3, [r7, #20]
   return(result);
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1e3      	bne.n	8007004 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800703c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007040:	4619      	mov	r1, r3
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f83e 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007048:	e023      	b.n	8007092 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800704a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800704e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007052:	2b00      	cmp	r3, #0
 8007054:	d009      	beq.n	800706a <HAL_UART_IRQHandler+0x4ea>
 8007056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800705a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800705e:	2b00      	cmp	r3, #0
 8007060:	d003      	beq.n	800706a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 f8eb 	bl	800723e <UART_Transmit_IT>
    return;
 8007068:	e014      	b.n	8007094 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800706a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800706e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00e      	beq.n	8007094 <HAL_UART_IRQHandler+0x514>
 8007076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800707a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800707e:	2b00      	cmp	r3, #0
 8007080:	d008      	beq.n	8007094 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 f92b 	bl	80072de <UART_EndTransmit_IT>
    return;
 8007088:	e004      	b.n	8007094 <HAL_UART_IRQHandler+0x514>
    return;
 800708a:	bf00      	nop
 800708c:	e002      	b.n	8007094 <HAL_UART_IRQHandler+0x514>
      return;
 800708e:	bf00      	nop
 8007090:	e000      	b.n	8007094 <HAL_UART_IRQHandler+0x514>
      return;
 8007092:	bf00      	nop
  }
}
 8007094:	37e8      	adds	r7, #232	; 0xe8
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop

0800709c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070a4:	bf00      	nop
 80070a6:	370c      	adds	r7, #12
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b083      	sub	sp, #12
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80070b8:	bf00      	nop
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	460b      	mov	r3, r1
 80070ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070dc:	b480      	push	{r7}
 80070de:	b085      	sub	sp, #20
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	4613      	mov	r3, r2
 80070e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	88fa      	ldrh	r2, [r7, #6]
 80070f4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	88fa      	ldrh	r2, [r7, #6]
 80070fa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2222      	movs	r2, #34	; 0x22
 8007106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68da      	ldr	r2, [r3, #12]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007120:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695a      	ldr	r2, [r3, #20]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f042 0201 	orr.w	r2, r2, #1
 8007130:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68da      	ldr	r2, [r3, #12]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f042 0220 	orr.w	r2, r2, #32
 8007140:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007142:	2300      	movs	r3, #0
}
 8007144:	4618      	mov	r0, r3
 8007146:	3714      	adds	r7, #20
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr

08007150 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007150:	b480      	push	{r7}
 8007152:	b095      	sub	sp, #84	; 0x54
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	330c      	adds	r3, #12
 800715e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800716a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800716e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	330c      	adds	r3, #12
 8007176:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007178:	643a      	str	r2, [r7, #64]	; 0x40
 800717a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800717e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e5      	bne.n	8007158 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3314      	adds	r3, #20
 8007192:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	e853 3f00 	ldrex	r3, [r3]
 800719a:	61fb      	str	r3, [r7, #28]
   return(result);
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	f023 0301 	bic.w	r3, r3, #1
 80071a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3314      	adds	r3, #20
 80071aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071b4:	e841 2300 	strex	r3, r2, [r1]
 80071b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1e5      	bne.n	800718c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d119      	bne.n	80071fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	330c      	adds	r3, #12
 80071ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	e853 3f00 	ldrex	r3, [r3]
 80071d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	f023 0310 	bic.w	r3, r3, #16
 80071de:	647b      	str	r3, [r7, #68]	; 0x44
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	330c      	adds	r3, #12
 80071e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071e8:	61ba      	str	r2, [r7, #24]
 80071ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ec:	6979      	ldr	r1, [r7, #20]
 80071ee:	69ba      	ldr	r2, [r7, #24]
 80071f0:	e841 2300 	strex	r3, r2, [r1]
 80071f4:	613b      	str	r3, [r7, #16]
   return(result);
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d1e5      	bne.n	80071c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2220      	movs	r2, #32
 8007200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	631a      	str	r2, [r3, #48]	; 0x30
}
 800720a:	bf00      	nop
 800720c:	3754      	adds	r7, #84	; 0x54
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007216:	b580      	push	{r7, lr}
 8007218:	b084      	sub	sp, #16
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007222:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2200      	movs	r2, #0
 800722e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007230:	68f8      	ldr	r0, [r7, #12]
 8007232:	f7ff ff3d 	bl	80070b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007236:	bf00      	nop
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800723e:	b480      	push	{r7}
 8007240:	b085      	sub	sp, #20
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b21      	cmp	r3, #33	; 0x21
 8007250:	d13e      	bne.n	80072d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800725a:	d114      	bne.n	8007286 <UART_Transmit_IT+0x48>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d110      	bne.n	8007286 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a1b      	ldr	r3, [r3, #32]
 8007268:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	881b      	ldrh	r3, [r3, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007278:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a1b      	ldr	r3, [r3, #32]
 800727e:	1c9a      	adds	r2, r3, #2
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	621a      	str	r2, [r3, #32]
 8007284:	e008      	b.n	8007298 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a1b      	ldr	r3, [r3, #32]
 800728a:	1c59      	adds	r1, r3, #1
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	6211      	str	r1, [r2, #32]
 8007290:	781a      	ldrb	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800729c:	b29b      	uxth	r3, r3
 800729e:	3b01      	subs	r3, #1
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	4619      	mov	r1, r3
 80072a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d10f      	bne.n	80072cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68da      	ldr	r2, [r3, #12]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68da      	ldr	r2, [r3, #12]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80072cc:	2300      	movs	r3, #0
 80072ce:	e000      	b.n	80072d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80072d0:	2302      	movs	r3, #2
  }
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr

080072de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072de:	b580      	push	{r7, lr}
 80072e0:	b082      	sub	sp, #8
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68da      	ldr	r2, [r3, #12]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2220      	movs	r2, #32
 80072fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7ff fecc 	bl	800709c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b08c      	sub	sp, #48	; 0x30
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b22      	cmp	r3, #34	; 0x22
 8007320:	f040 80ab 	bne.w	800747a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800732c:	d117      	bne.n	800735e <UART_Receive_IT+0x50>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d113      	bne.n	800735e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007336:	2300      	movs	r3, #0
 8007338:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800733e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	b29b      	uxth	r3, r3
 8007348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800734c:	b29a      	uxth	r2, r3
 800734e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007350:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007356:	1c9a      	adds	r2, r3, #2
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	629a      	str	r2, [r3, #40]	; 0x28
 800735c:	e026      	b.n	80073ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007362:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007364:	2300      	movs	r3, #0
 8007366:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007370:	d007      	beq.n	8007382 <UART_Receive_IT+0x74>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10a      	bne.n	8007390 <UART_Receive_IT+0x82>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d106      	bne.n	8007390 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	b2da      	uxtb	r2, r3
 800738a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	e008      	b.n	80073a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	b2db      	uxtb	r3, r3
 8007398:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800739c:	b2da      	uxtb	r2, r3
 800739e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a6:	1c5a      	adds	r2, r3, #1
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	3b01      	subs	r3, #1
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	4619      	mov	r1, r3
 80073ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d15a      	bne.n	8007476 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68da      	ldr	r2, [r3, #12]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f022 0220 	bic.w	r2, r2, #32
 80073ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68da      	ldr	r2, [r3, #12]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	695a      	ldr	r2, [r3, #20]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0201 	bic.w	r2, r2, #1
 80073ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2220      	movs	r2, #32
 80073f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d135      	bne.n	800746c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	330c      	adds	r3, #12
 800740c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	e853 3f00 	ldrex	r3, [r3]
 8007414:	613b      	str	r3, [r7, #16]
   return(result);
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	f023 0310 	bic.w	r3, r3, #16
 800741c:	627b      	str	r3, [r7, #36]	; 0x24
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	330c      	adds	r3, #12
 8007424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007426:	623a      	str	r2, [r7, #32]
 8007428:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742a:	69f9      	ldr	r1, [r7, #28]
 800742c:	6a3a      	ldr	r2, [r7, #32]
 800742e:	e841 2300 	strex	r3, r2, [r1]
 8007432:	61bb      	str	r3, [r7, #24]
   return(result);
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1e5      	bne.n	8007406 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f003 0310 	and.w	r3, r3, #16
 8007444:	2b10      	cmp	r3, #16
 8007446:	d10a      	bne.n	800745e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007448:	2300      	movs	r3, #0
 800744a:	60fb      	str	r3, [r7, #12]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	60fb      	str	r3, [r7, #12]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	60fb      	str	r3, [r7, #12]
 800745c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007462:	4619      	mov	r1, r3
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f7ff fe2d 	bl	80070c4 <HAL_UARTEx_RxEventCallback>
 800746a:	e002      	b.n	8007472 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f7fa f8f7 	bl	8001660 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	e002      	b.n	800747c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007476:	2300      	movs	r3, #0
 8007478:	e000      	b.n	800747c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800747a:	2302      	movs	r3, #2
  }
}
 800747c:	4618      	mov	r0, r3
 800747e:	3730      	adds	r7, #48	; 0x30
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007488:	b09f      	sub	sp, #124	; 0x7c
 800748a:	af00      	add	r7, sp, #0
 800748c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800748e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007498:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800749a:	68d9      	ldr	r1, [r3, #12]
 800749c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	ea40 0301 	orr.w	r3, r0, r1
 80074a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80074a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074a8:	689a      	ldr	r2, [r3, #8]
 80074aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	431a      	orrs	r2, r3
 80074b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	431a      	orrs	r2, r3
 80074b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074b8:	69db      	ldr	r3, [r3, #28]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80074be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80074c8:	f021 010c 	bic.w	r1, r1, #12
 80074cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80074d2:	430b      	orrs	r3, r1
 80074d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	695b      	ldr	r3, [r3, #20]
 80074dc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80074e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074e2:	6999      	ldr	r1, [r3, #24]
 80074e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	ea40 0301 	orr.w	r3, r0, r1
 80074ec:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	4bc5      	ldr	r3, [pc, #788]	; (8007808 <UART_SetConfig+0x384>)
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d004      	beq.n	8007502 <UART_SetConfig+0x7e>
 80074f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	4bc3      	ldr	r3, [pc, #780]	; (800780c <UART_SetConfig+0x388>)
 80074fe:	429a      	cmp	r2, r3
 8007500:	d103      	bne.n	800750a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007502:	f7fe fa5b 	bl	80059bc <HAL_RCC_GetPCLK2Freq>
 8007506:	6778      	str	r0, [r7, #116]	; 0x74
 8007508:	e002      	b.n	8007510 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800750a:	f7fe fa43 	bl	8005994 <HAL_RCC_GetPCLK1Freq>
 800750e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007510:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007512:	69db      	ldr	r3, [r3, #28]
 8007514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007518:	f040 80b6 	bne.w	8007688 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800751c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800751e:	461c      	mov	r4, r3
 8007520:	f04f 0500 	mov.w	r5, #0
 8007524:	4622      	mov	r2, r4
 8007526:	462b      	mov	r3, r5
 8007528:	1891      	adds	r1, r2, r2
 800752a:	6439      	str	r1, [r7, #64]	; 0x40
 800752c:	415b      	adcs	r3, r3
 800752e:	647b      	str	r3, [r7, #68]	; 0x44
 8007530:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007534:	1912      	adds	r2, r2, r4
 8007536:	eb45 0303 	adc.w	r3, r5, r3
 800753a:	f04f 0000 	mov.w	r0, #0
 800753e:	f04f 0100 	mov.w	r1, #0
 8007542:	00d9      	lsls	r1, r3, #3
 8007544:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007548:	00d0      	lsls	r0, r2, #3
 800754a:	4602      	mov	r2, r0
 800754c:	460b      	mov	r3, r1
 800754e:	1911      	adds	r1, r2, r4
 8007550:	6639      	str	r1, [r7, #96]	; 0x60
 8007552:	416b      	adcs	r3, r5
 8007554:	667b      	str	r3, [r7, #100]	; 0x64
 8007556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	461a      	mov	r2, r3
 800755c:	f04f 0300 	mov.w	r3, #0
 8007560:	1891      	adds	r1, r2, r2
 8007562:	63b9      	str	r1, [r7, #56]	; 0x38
 8007564:	415b      	adcs	r3, r3
 8007566:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007568:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800756c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007570:	f7f9 fb62 	bl	8000c38 <__aeabi_uldivmod>
 8007574:	4602      	mov	r2, r0
 8007576:	460b      	mov	r3, r1
 8007578:	4ba5      	ldr	r3, [pc, #660]	; (8007810 <UART_SetConfig+0x38c>)
 800757a:	fba3 2302 	umull	r2, r3, r3, r2
 800757e:	095b      	lsrs	r3, r3, #5
 8007580:	011e      	lsls	r6, r3, #4
 8007582:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007584:	461c      	mov	r4, r3
 8007586:	f04f 0500 	mov.w	r5, #0
 800758a:	4622      	mov	r2, r4
 800758c:	462b      	mov	r3, r5
 800758e:	1891      	adds	r1, r2, r2
 8007590:	6339      	str	r1, [r7, #48]	; 0x30
 8007592:	415b      	adcs	r3, r3
 8007594:	637b      	str	r3, [r7, #52]	; 0x34
 8007596:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800759a:	1912      	adds	r2, r2, r4
 800759c:	eb45 0303 	adc.w	r3, r5, r3
 80075a0:	f04f 0000 	mov.w	r0, #0
 80075a4:	f04f 0100 	mov.w	r1, #0
 80075a8:	00d9      	lsls	r1, r3, #3
 80075aa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80075ae:	00d0      	lsls	r0, r2, #3
 80075b0:	4602      	mov	r2, r0
 80075b2:	460b      	mov	r3, r1
 80075b4:	1911      	adds	r1, r2, r4
 80075b6:	65b9      	str	r1, [r7, #88]	; 0x58
 80075b8:	416b      	adcs	r3, r5
 80075ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	461a      	mov	r2, r3
 80075c2:	f04f 0300 	mov.w	r3, #0
 80075c6:	1891      	adds	r1, r2, r2
 80075c8:	62b9      	str	r1, [r7, #40]	; 0x28
 80075ca:	415b      	adcs	r3, r3
 80075cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80075ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80075d2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80075d6:	f7f9 fb2f 	bl	8000c38 <__aeabi_uldivmod>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	4b8c      	ldr	r3, [pc, #560]	; (8007810 <UART_SetConfig+0x38c>)
 80075e0:	fba3 1302 	umull	r1, r3, r3, r2
 80075e4:	095b      	lsrs	r3, r3, #5
 80075e6:	2164      	movs	r1, #100	; 0x64
 80075e8:	fb01 f303 	mul.w	r3, r1, r3
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	00db      	lsls	r3, r3, #3
 80075f0:	3332      	adds	r3, #50	; 0x32
 80075f2:	4a87      	ldr	r2, [pc, #540]	; (8007810 <UART_SetConfig+0x38c>)
 80075f4:	fba2 2303 	umull	r2, r3, r2, r3
 80075f8:	095b      	lsrs	r3, r3, #5
 80075fa:	005b      	lsls	r3, r3, #1
 80075fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007600:	441e      	add	r6, r3
 8007602:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007604:	4618      	mov	r0, r3
 8007606:	f04f 0100 	mov.w	r1, #0
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	1894      	adds	r4, r2, r2
 8007610:	623c      	str	r4, [r7, #32]
 8007612:	415b      	adcs	r3, r3
 8007614:	627b      	str	r3, [r7, #36]	; 0x24
 8007616:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800761a:	1812      	adds	r2, r2, r0
 800761c:	eb41 0303 	adc.w	r3, r1, r3
 8007620:	f04f 0400 	mov.w	r4, #0
 8007624:	f04f 0500 	mov.w	r5, #0
 8007628:	00dd      	lsls	r5, r3, #3
 800762a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800762e:	00d4      	lsls	r4, r2, #3
 8007630:	4622      	mov	r2, r4
 8007632:	462b      	mov	r3, r5
 8007634:	1814      	adds	r4, r2, r0
 8007636:	653c      	str	r4, [r7, #80]	; 0x50
 8007638:	414b      	adcs	r3, r1
 800763a:	657b      	str	r3, [r7, #84]	; 0x54
 800763c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	461a      	mov	r2, r3
 8007642:	f04f 0300 	mov.w	r3, #0
 8007646:	1891      	adds	r1, r2, r2
 8007648:	61b9      	str	r1, [r7, #24]
 800764a:	415b      	adcs	r3, r3
 800764c:	61fb      	str	r3, [r7, #28]
 800764e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007652:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007656:	f7f9 faef 	bl	8000c38 <__aeabi_uldivmod>
 800765a:	4602      	mov	r2, r0
 800765c:	460b      	mov	r3, r1
 800765e:	4b6c      	ldr	r3, [pc, #432]	; (8007810 <UART_SetConfig+0x38c>)
 8007660:	fba3 1302 	umull	r1, r3, r3, r2
 8007664:	095b      	lsrs	r3, r3, #5
 8007666:	2164      	movs	r1, #100	; 0x64
 8007668:	fb01 f303 	mul.w	r3, r1, r3
 800766c:	1ad3      	subs	r3, r2, r3
 800766e:	00db      	lsls	r3, r3, #3
 8007670:	3332      	adds	r3, #50	; 0x32
 8007672:	4a67      	ldr	r2, [pc, #412]	; (8007810 <UART_SetConfig+0x38c>)
 8007674:	fba2 2303 	umull	r2, r3, r2, r3
 8007678:	095b      	lsrs	r3, r3, #5
 800767a:	f003 0207 	and.w	r2, r3, #7
 800767e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4432      	add	r2, r6
 8007684:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007686:	e0b9      	b.n	80077fc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007688:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800768a:	461c      	mov	r4, r3
 800768c:	f04f 0500 	mov.w	r5, #0
 8007690:	4622      	mov	r2, r4
 8007692:	462b      	mov	r3, r5
 8007694:	1891      	adds	r1, r2, r2
 8007696:	6139      	str	r1, [r7, #16]
 8007698:	415b      	adcs	r3, r3
 800769a:	617b      	str	r3, [r7, #20]
 800769c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80076a0:	1912      	adds	r2, r2, r4
 80076a2:	eb45 0303 	adc.w	r3, r5, r3
 80076a6:	f04f 0000 	mov.w	r0, #0
 80076aa:	f04f 0100 	mov.w	r1, #0
 80076ae:	00d9      	lsls	r1, r3, #3
 80076b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80076b4:	00d0      	lsls	r0, r2, #3
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	eb12 0804 	adds.w	r8, r2, r4
 80076be:	eb43 0905 	adc.w	r9, r3, r5
 80076c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f04f 0100 	mov.w	r1, #0
 80076cc:	f04f 0200 	mov.w	r2, #0
 80076d0:	f04f 0300 	mov.w	r3, #0
 80076d4:	008b      	lsls	r3, r1, #2
 80076d6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80076da:	0082      	lsls	r2, r0, #2
 80076dc:	4640      	mov	r0, r8
 80076de:	4649      	mov	r1, r9
 80076e0:	f7f9 faaa 	bl	8000c38 <__aeabi_uldivmod>
 80076e4:	4602      	mov	r2, r0
 80076e6:	460b      	mov	r3, r1
 80076e8:	4b49      	ldr	r3, [pc, #292]	; (8007810 <UART_SetConfig+0x38c>)
 80076ea:	fba3 2302 	umull	r2, r3, r3, r2
 80076ee:	095b      	lsrs	r3, r3, #5
 80076f0:	011e      	lsls	r6, r3, #4
 80076f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076f4:	4618      	mov	r0, r3
 80076f6:	f04f 0100 	mov.w	r1, #0
 80076fa:	4602      	mov	r2, r0
 80076fc:	460b      	mov	r3, r1
 80076fe:	1894      	adds	r4, r2, r2
 8007700:	60bc      	str	r4, [r7, #8]
 8007702:	415b      	adcs	r3, r3
 8007704:	60fb      	str	r3, [r7, #12]
 8007706:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800770a:	1812      	adds	r2, r2, r0
 800770c:	eb41 0303 	adc.w	r3, r1, r3
 8007710:	f04f 0400 	mov.w	r4, #0
 8007714:	f04f 0500 	mov.w	r5, #0
 8007718:	00dd      	lsls	r5, r3, #3
 800771a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800771e:	00d4      	lsls	r4, r2, #3
 8007720:	4622      	mov	r2, r4
 8007722:	462b      	mov	r3, r5
 8007724:	1814      	adds	r4, r2, r0
 8007726:	64bc      	str	r4, [r7, #72]	; 0x48
 8007728:	414b      	adcs	r3, r1
 800772a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800772c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	4618      	mov	r0, r3
 8007732:	f04f 0100 	mov.w	r1, #0
 8007736:	f04f 0200 	mov.w	r2, #0
 800773a:	f04f 0300 	mov.w	r3, #0
 800773e:	008b      	lsls	r3, r1, #2
 8007740:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007744:	0082      	lsls	r2, r0, #2
 8007746:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800774a:	f7f9 fa75 	bl	8000c38 <__aeabi_uldivmod>
 800774e:	4602      	mov	r2, r0
 8007750:	460b      	mov	r3, r1
 8007752:	4b2f      	ldr	r3, [pc, #188]	; (8007810 <UART_SetConfig+0x38c>)
 8007754:	fba3 1302 	umull	r1, r3, r3, r2
 8007758:	095b      	lsrs	r3, r3, #5
 800775a:	2164      	movs	r1, #100	; 0x64
 800775c:	fb01 f303 	mul.w	r3, r1, r3
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	011b      	lsls	r3, r3, #4
 8007764:	3332      	adds	r3, #50	; 0x32
 8007766:	4a2a      	ldr	r2, [pc, #168]	; (8007810 <UART_SetConfig+0x38c>)
 8007768:	fba2 2303 	umull	r2, r3, r2, r3
 800776c:	095b      	lsrs	r3, r3, #5
 800776e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007772:	441e      	add	r6, r3
 8007774:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007776:	4618      	mov	r0, r3
 8007778:	f04f 0100 	mov.w	r1, #0
 800777c:	4602      	mov	r2, r0
 800777e:	460b      	mov	r3, r1
 8007780:	1894      	adds	r4, r2, r2
 8007782:	603c      	str	r4, [r7, #0]
 8007784:	415b      	adcs	r3, r3
 8007786:	607b      	str	r3, [r7, #4]
 8007788:	e9d7 2300 	ldrd	r2, r3, [r7]
 800778c:	1812      	adds	r2, r2, r0
 800778e:	eb41 0303 	adc.w	r3, r1, r3
 8007792:	f04f 0400 	mov.w	r4, #0
 8007796:	f04f 0500 	mov.w	r5, #0
 800779a:	00dd      	lsls	r5, r3, #3
 800779c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80077a0:	00d4      	lsls	r4, r2, #3
 80077a2:	4622      	mov	r2, r4
 80077a4:	462b      	mov	r3, r5
 80077a6:	eb12 0a00 	adds.w	sl, r2, r0
 80077aa:	eb43 0b01 	adc.w	fp, r3, r1
 80077ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	4618      	mov	r0, r3
 80077b4:	f04f 0100 	mov.w	r1, #0
 80077b8:	f04f 0200 	mov.w	r2, #0
 80077bc:	f04f 0300 	mov.w	r3, #0
 80077c0:	008b      	lsls	r3, r1, #2
 80077c2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80077c6:	0082      	lsls	r2, r0, #2
 80077c8:	4650      	mov	r0, sl
 80077ca:	4659      	mov	r1, fp
 80077cc:	f7f9 fa34 	bl	8000c38 <__aeabi_uldivmod>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	4b0e      	ldr	r3, [pc, #56]	; (8007810 <UART_SetConfig+0x38c>)
 80077d6:	fba3 1302 	umull	r1, r3, r3, r2
 80077da:	095b      	lsrs	r3, r3, #5
 80077dc:	2164      	movs	r1, #100	; 0x64
 80077de:	fb01 f303 	mul.w	r3, r1, r3
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	011b      	lsls	r3, r3, #4
 80077e6:	3332      	adds	r3, #50	; 0x32
 80077e8:	4a09      	ldr	r2, [pc, #36]	; (8007810 <UART_SetConfig+0x38c>)
 80077ea:	fba2 2303 	umull	r2, r3, r2, r3
 80077ee:	095b      	lsrs	r3, r3, #5
 80077f0:	f003 020f 	and.w	r2, r3, #15
 80077f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4432      	add	r2, r6
 80077fa:	609a      	str	r2, [r3, #8]
}
 80077fc:	bf00      	nop
 80077fe:	377c      	adds	r7, #124	; 0x7c
 8007800:	46bd      	mov	sp, r7
 8007802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007806:	bf00      	nop
 8007808:	40011000 	.word	0x40011000
 800780c:	40011400 	.word	0x40011400
 8007810:	51eb851f 	.word	0x51eb851f

08007814 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007814:	b084      	sub	sp, #16
 8007816:	b580      	push	{r7, lr}
 8007818:	b084      	sub	sp, #16
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
 800781e:	f107 001c 	add.w	r0, r7, #28
 8007822:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007828:	2b01      	cmp	r3, #1
 800782a:	d122      	bne.n	8007872 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007830:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007840:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007856:	2b01      	cmp	r3, #1
 8007858:	d105      	bne.n	8007866 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 f9a0 	bl	8007bac <USB_CoreReset>
 800786c:	4603      	mov	r3, r0
 800786e:	73fb      	strb	r3, [r7, #15]
 8007870:	e01a      	b.n	80078a8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f994 	bl	8007bac <USB_CoreReset>
 8007884:	4603      	mov	r3, r0
 8007886:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800788a:	2b00      	cmp	r3, #0
 800788c:	d106      	bne.n	800789c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007892:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	639a      	str	r2, [r3, #56]	; 0x38
 800789a:	e005      	b.n	80078a8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80078a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d10b      	bne.n	80078c6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	f043 0206 	orr.w	r2, r3, #6
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	f043 0220 	orr.w	r2, r3, #32
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80078c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3710      	adds	r7, #16
 80078cc:	46bd      	mov	sp, r7
 80078ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80078d2:	b004      	add	sp, #16
 80078d4:	4770      	bx	lr

080078d6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078d6:	b480      	push	{r7}
 80078d8:	b083      	sub	sp, #12
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	f043 0201 	orr.w	r2, r3, #1
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f023 0201 	bic.w	r2, r3, #1
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800790c:	2300      	movs	r3, #0
}
 800790e:	4618      	mov	r0, r3
 8007910:	370c      	adds	r7, #12
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b084      	sub	sp, #16
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
 8007922:	460b      	mov	r3, r1
 8007924:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007936:	78fb      	ldrb	r3, [r7, #3]
 8007938:	2b01      	cmp	r3, #1
 800793a:	d115      	bne.n	8007968 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007948:	2001      	movs	r0, #1
 800794a:	f7fa fd05 	bl	8002358 <HAL_Delay>
      ms++;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	3301      	adds	r3, #1
 8007952:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f91a 	bl	8007b8e <USB_GetMode>
 800795a:	4603      	mov	r3, r0
 800795c:	2b01      	cmp	r3, #1
 800795e:	d01e      	beq.n	800799e <USB_SetCurrentMode+0x84>
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2b31      	cmp	r3, #49	; 0x31
 8007964:	d9f0      	bls.n	8007948 <USB_SetCurrentMode+0x2e>
 8007966:	e01a      	b.n	800799e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007968:	78fb      	ldrb	r3, [r7, #3]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d115      	bne.n	800799a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800797a:	2001      	movs	r0, #1
 800797c:	f7fa fcec 	bl	8002358 <HAL_Delay>
      ms++;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	3301      	adds	r3, #1
 8007984:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 f901 	bl	8007b8e <USB_GetMode>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d005      	beq.n	800799e <USB_SetCurrentMode+0x84>
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2b31      	cmp	r3, #49	; 0x31
 8007996:	d9f0      	bls.n	800797a <USB_SetCurrentMode+0x60>
 8007998:	e001      	b.n	800799e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e005      	b.n	80079aa <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2b32      	cmp	r3, #50	; 0x32
 80079a2:	d101      	bne.n	80079a8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e000      	b.n	80079aa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
	...

080079b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80079be:	2300      	movs	r3, #0
 80079c0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	019b      	lsls	r3, r3, #6
 80079c6:	f043 0220 	orr.w	r2, r3, #32
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	3301      	adds	r3, #1
 80079d2:	60fb      	str	r3, [r7, #12]
 80079d4:	4a08      	ldr	r2, [pc, #32]	; (80079f8 <USB_FlushTxFifo+0x44>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d901      	bls.n	80079de <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e006      	b.n	80079ec <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	f003 0320 	and.w	r3, r3, #32
 80079e6:	2b20      	cmp	r3, #32
 80079e8:	d0f1      	beq.n	80079ce <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3714      	adds	r7, #20
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr
 80079f8:	00030d40 	.word	0x00030d40

080079fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b085      	sub	sp, #20
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a04:	2300      	movs	r3, #0
 8007a06:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2210      	movs	r2, #16
 8007a0c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	3301      	adds	r3, #1
 8007a12:	60fb      	str	r3, [r7, #12]
 8007a14:	4a08      	ldr	r2, [pc, #32]	; (8007a38 <USB_FlushRxFifo+0x3c>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d901      	bls.n	8007a1e <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	e006      	b.n	8007a2c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	f003 0310 	and.w	r3, r3, #16
 8007a26:	2b10      	cmp	r3, #16
 8007a28:	d0f1      	beq.n	8007a0e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3714      	adds	r7, #20
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr
 8007a38:	00030d40 	.word	0x00030d40

08007a3c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b089      	sub	sp, #36	; 0x24
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	4611      	mov	r1, r2
 8007a48:	461a      	mov	r2, r3
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	71fb      	strb	r3, [r7, #7]
 8007a4e:	4613      	mov	r3, r2
 8007a50:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007a5a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d123      	bne.n	8007aaa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007a62:	88bb      	ldrh	r3, [r7, #4]
 8007a64:	3303      	adds	r3, #3
 8007a66:	089b      	lsrs	r3, r3, #2
 8007a68:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	e018      	b.n	8007aa2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007a70:	79fb      	ldrb	r3, [r7, #7]
 8007a72:	031a      	lsls	r2, r3, #12
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	3301      	adds	r3, #1
 8007a88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	3301      	adds	r3, #1
 8007a94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	61bb      	str	r3, [r7, #24]
 8007aa2:	69ba      	ldr	r2, [r7, #24]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d3e2      	bcc.n	8007a70 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3724      	adds	r7, #36	; 0x24
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b08b      	sub	sp, #44	; 0x2c
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	4613      	mov	r3, r2
 8007ac4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007ace:	88fb      	ldrh	r3, [r7, #6]
 8007ad0:	089b      	lsrs	r3, r3, #2
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007ad6:	88fb      	ldrh	r3, [r7, #6]
 8007ad8:	f003 0303 	and.w	r3, r3, #3
 8007adc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007ade:	2300      	movs	r3, #0
 8007ae0:	623b      	str	r3, [r7, #32]
 8007ae2:	e014      	b.n	8007b0e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ae4:	69bb      	ldr	r3, [r7, #24]
 8007ae6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aee:	601a      	str	r2, [r3, #0]
    pDest++;
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	3301      	adds	r3, #1
 8007af4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af8:	3301      	adds	r3, #1
 8007afa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afe:	3301      	adds	r3, #1
 8007b00:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b04:	3301      	adds	r3, #1
 8007b06:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007b08:	6a3b      	ldr	r3, [r7, #32]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	623b      	str	r3, [r7, #32]
 8007b0e:	6a3a      	ldr	r2, [r7, #32]
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d3e6      	bcc.n	8007ae4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007b16:	8bfb      	ldrh	r3, [r7, #30]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d01e      	beq.n	8007b5a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b26:	461a      	mov	r2, r3
 8007b28:	f107 0310 	add.w	r3, r7, #16
 8007b2c:	6812      	ldr	r2, [r2, #0]
 8007b2e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007b30:	693a      	ldr	r2, [r7, #16]
 8007b32:	6a3b      	ldr	r3, [r7, #32]
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	00db      	lsls	r3, r3, #3
 8007b38:	fa22 f303 	lsr.w	r3, r2, r3
 8007b3c:	b2da      	uxtb	r2, r3
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b40:	701a      	strb	r2, [r3, #0]
      i++;
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	3301      	adds	r3, #1
 8007b46:	623b      	str	r3, [r7, #32]
      pDest++;
 8007b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007b4e:	8bfb      	ldrh	r3, [r7, #30]
 8007b50:	3b01      	subs	r3, #1
 8007b52:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007b54:	8bfb      	ldrh	r3, [r7, #30]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1ea      	bne.n	8007b30 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	372c      	adds	r7, #44	; 0x2c
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	695b      	ldr	r3, [r3, #20]
 8007b74:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	699b      	ldr	r3, [r3, #24]
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007b80:	68fb      	ldr	r3, [r7, #12]
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3714      	adds	r7, #20
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr

08007b8e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007b8e:	b480      	push	{r7}
 8007b90:	b083      	sub	sp, #12
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	f003 0301 	and.w	r3, r3, #1
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	370c      	adds	r7, #12
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
	...

08007bac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b085      	sub	sp, #20
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	3301      	adds	r3, #1
 8007bbc:	60fb      	str	r3, [r7, #12]
 8007bbe:	4a13      	ldr	r2, [pc, #76]	; (8007c0c <USB_CoreReset+0x60>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d901      	bls.n	8007bc8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	e01a      	b.n	8007bfe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	691b      	ldr	r3, [r3, #16]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	daf3      	bge.n	8007bb8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	691b      	ldr	r3, [r3, #16]
 8007bd8:	f043 0201 	orr.w	r2, r3, #1
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	3301      	adds	r3, #1
 8007be4:	60fb      	str	r3, [r7, #12]
 8007be6:	4a09      	ldr	r2, [pc, #36]	; (8007c0c <USB_CoreReset+0x60>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d901      	bls.n	8007bf0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8007bec:	2303      	movs	r3, #3
 8007bee:	e006      	b.n	8007bfe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	691b      	ldr	r3, [r3, #16]
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d0f1      	beq.n	8007be0 <USB_CoreReset+0x34>

  return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	00030d40 	.word	0x00030d40

08007c10 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c10:	b084      	sub	sp, #16
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b084      	sub	sp, #16
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	f107 001c 	add.w	r0, r7, #28
 8007c1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	2300      	movs	r3, #0
 8007c30:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c42:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d018      	beq.n	8007c94 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d10a      	bne.n	8007c7e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c76:	f043 0304 	orr.w	r3, r3, #4
 8007c7a:	6013      	str	r3, [r2, #0]
 8007c7c:	e014      	b.n	8007ca8 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68ba      	ldr	r2, [r7, #8]
 8007c88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007c8c:	f023 0304 	bic.w	r3, r3, #4
 8007c90:	6013      	str	r3, [r2, #0]
 8007c92:	e009      	b.n	8007ca8 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ca2:	f023 0304 	bic.w	r3, r3, #4
 8007ca6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8007ca8:	2110      	movs	r1, #16
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f7ff fe82 	bl	80079b4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f7ff fea3 	bl	80079fc <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	60fb      	str	r3, [r7, #12]
 8007cba:	e015      	b.n	8007ce8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	015a      	lsls	r2, r3, #5
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cc8:	461a      	mov	r2, r3
 8007cca:	f04f 33ff 	mov.w	r3, #4294967295
 8007cce:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cdc:	461a      	mov	r2, r3
 8007cde:	2300      	movs	r3, #0
 8007ce0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	60fb      	str	r3, [r7, #12]
 8007ce8:	6a3b      	ldr	r3, [r7, #32]
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d3e5      	bcc.n	8007cbc <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8007cfc:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00b      	beq.n	8007d22 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d10:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a13      	ldr	r2, [pc, #76]	; (8007d64 <USB_HostInit+0x154>)
 8007d16:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a13      	ldr	r2, [pc, #76]	; (8007d68 <USB_HostInit+0x158>)
 8007d1c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007d20:	e009      	b.n	8007d36 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2280      	movs	r2, #128	; 0x80
 8007d26:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	4a10      	ldr	r2, [pc, #64]	; (8007d6c <USB_HostInit+0x15c>)
 8007d2c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a0f      	ldr	r2, [pc, #60]	; (8007d70 <USB_HostInit+0x160>)
 8007d32:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d105      	bne.n	8007d48 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	699b      	ldr	r3, [r3, #24]
 8007d40:	f043 0210 	orr.w	r2, r3, #16
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	699a      	ldr	r2, [r3, #24]
 8007d4c:	4b09      	ldr	r3, [pc, #36]	; (8007d74 <USB_HostInit+0x164>)
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8007d54:	2300      	movs	r3, #0
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3710      	adds	r7, #16
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d60:	b004      	add	sp, #16
 8007d62:	4770      	bx	lr
 8007d64:	01000200 	.word	0x01000200
 8007d68:	00e00300 	.word	0x00e00300
 8007d6c:	00600080 	.word	0x00600080
 8007d70:	004000e0 	.word	0x004000e0
 8007d74:	a3200008 	.word	0xa3200008

08007d78 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b085      	sub	sp, #20
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	460b      	mov	r3, r1
 8007d82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d96:	f023 0303 	bic.w	r3, r3, #3
 8007d9a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	78fb      	ldrb	r3, [r7, #3]
 8007da6:	f003 0303 	and.w	r3, r3, #3
 8007daa:	68f9      	ldr	r1, [r7, #12]
 8007dac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007db0:	4313      	orrs	r3, r2
 8007db2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007db4:	78fb      	ldrb	r3, [r7, #3]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d107      	bne.n	8007dca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007dc6:	6053      	str	r3, [r2, #4]
 8007dc8:	e009      	b.n	8007dde <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007dca:	78fb      	ldrb	r3, [r7, #3]
 8007dcc:	2b02      	cmp	r3, #2
 8007dce:	d106      	bne.n	8007dde <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	f241 7370 	movw	r3, #6000	; 0x1770
 8007ddc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3714      	adds	r7, #20
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr

08007dec <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007e0c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	68fa      	ldr	r2, [r7, #12]
 8007e12:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e1a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007e1c:	2064      	movs	r0, #100	; 0x64
 8007e1e:	f7fa fa9b 	bl	8002358 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007e2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e2e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007e30:	200a      	movs	r0, #10
 8007e32:	f7fa fa91 	bl	8002358 <HAL_Delay>

  return HAL_OK;
 8007e36:	2300      	movs	r3, #0
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3710      	adds	r7, #16
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	460b      	mov	r3, r1
 8007e4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007e50:	2300      	movs	r3, #0
 8007e52:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007e64:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d109      	bne.n	8007e84 <USB_DriveVbus+0x44>
 8007e70:	78fb      	ldrb	r3, [r7, #3]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d106      	bne.n	8007e84 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007e7e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007e82:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e8e:	d109      	bne.n	8007ea4 <USB_DriveVbus+0x64>
 8007e90:	78fb      	ldrb	r3, [r7, #3]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d106      	bne.n	8007ea4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007e9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ea2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3714      	adds	r7, #20
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr

08007eb2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007eb2:	b480      	push	{r7}
 8007eb4:	b085      	sub	sp, #20
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	0c5b      	lsrs	r3, r3, #17
 8007ed0:	f003 0303 	and.w	r3, r3, #3
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3714      	adds	r7, #20
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b085      	sub	sp, #20
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	b29b      	uxth	r3, r3
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3714      	adds	r7, #20
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
	...

08007f04 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b088      	sub	sp, #32
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	4608      	mov	r0, r1
 8007f0e:	4611      	mov	r1, r2
 8007f10:	461a      	mov	r2, r3
 8007f12:	4603      	mov	r3, r0
 8007f14:	70fb      	strb	r3, [r7, #3]
 8007f16:	460b      	mov	r3, r1
 8007f18:	70bb      	strb	r3, [r7, #2]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007f26:	78fb      	ldrb	r3, [r7, #3]
 8007f28:	015a      	lsls	r2, r3, #5
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f32:	461a      	mov	r2, r3
 8007f34:	f04f 33ff 	mov.w	r3, #4294967295
 8007f38:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007f3a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007f3e:	2b03      	cmp	r3, #3
 8007f40:	d87e      	bhi.n	8008040 <USB_HC_Init+0x13c>
 8007f42:	a201      	add	r2, pc, #4	; (adr r2, 8007f48 <USB_HC_Init+0x44>)
 8007f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f48:	08007f59 	.word	0x08007f59
 8007f4c:	08008003 	.word	0x08008003
 8007f50:	08007f59 	.word	0x08007f59
 8007f54:	08007fc5 	.word	0x08007fc5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007f58:	78fb      	ldrb	r3, [r7, #3]
 8007f5a:	015a      	lsls	r2, r3, #5
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	4413      	add	r3, r2
 8007f60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f64:	461a      	mov	r2, r3
 8007f66:	f240 439d 	movw	r3, #1181	; 0x49d
 8007f6a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007f6c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	da10      	bge.n	8007f96 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007f74:	78fb      	ldrb	r3, [r7, #3]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	78fa      	ldrb	r2, [r7, #3]
 8007f84:	0151      	lsls	r1, r2, #5
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	440a      	add	r2, r1
 8007f8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f92:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007f94:	e057      	b.n	8008046 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d051      	beq.n	8008046 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007fa2:	78fb      	ldrb	r3, [r7, #3]
 8007fa4:	015a      	lsls	r2, r3, #5
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	4413      	add	r3, r2
 8007faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	78fa      	ldrb	r2, [r7, #3]
 8007fb2:	0151      	lsls	r1, r2, #5
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	440a      	add	r2, r1
 8007fb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007fbc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007fc0:	60d3      	str	r3, [r2, #12]
      break;
 8007fc2:	e040      	b.n	8008046 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007fc4:	78fb      	ldrb	r3, [r7, #3]
 8007fc6:	015a      	lsls	r2, r3, #5
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	4413      	add	r3, r2
 8007fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	f240 639d 	movw	r3, #1693	; 0x69d
 8007fd6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007fd8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	da34      	bge.n	800804a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007fe0:	78fb      	ldrb	r3, [r7, #3]
 8007fe2:	015a      	lsls	r2, r3, #5
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	78fa      	ldrb	r2, [r7, #3]
 8007ff0:	0151      	lsls	r1, r2, #5
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	440a      	add	r2, r1
 8007ff6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007ffa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ffe:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008000:	e023      	b.n	800804a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008002:	78fb      	ldrb	r3, [r7, #3]
 8008004:	015a      	lsls	r2, r3, #5
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	4413      	add	r3, r2
 800800a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800800e:	461a      	mov	r2, r3
 8008010:	f240 2325 	movw	r3, #549	; 0x225
 8008014:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008016:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800801a:	2b00      	cmp	r3, #0
 800801c:	da17      	bge.n	800804e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800801e:	78fb      	ldrb	r3, [r7, #3]
 8008020:	015a      	lsls	r2, r3, #5
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	4413      	add	r3, r2
 8008026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	78fa      	ldrb	r2, [r7, #3]
 800802e:	0151      	lsls	r1, r2, #5
 8008030:	693a      	ldr	r2, [r7, #16]
 8008032:	440a      	add	r2, r1
 8008034:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008038:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800803c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800803e:	e006      	b.n	800804e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	77fb      	strb	r3, [r7, #31]
      break;
 8008044:	e004      	b.n	8008050 <USB_HC_Init+0x14c>
      break;
 8008046:	bf00      	nop
 8008048:	e002      	b.n	8008050 <USB_HC_Init+0x14c>
      break;
 800804a:	bf00      	nop
 800804c:	e000      	b.n	8008050 <USB_HC_Init+0x14c>
      break;
 800804e:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008056:	699a      	ldr	r2, [r3, #24]
 8008058:	78fb      	ldrb	r3, [r7, #3]
 800805a:	f003 030f 	and.w	r3, r3, #15
 800805e:	2101      	movs	r1, #1
 8008060:	fa01 f303 	lsl.w	r3, r1, r3
 8008064:	6939      	ldr	r1, [r7, #16]
 8008066:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800806a:	4313      	orrs	r3, r2
 800806c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	699b      	ldr	r3, [r3, #24]
 8008072:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800807a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800807e:	2b00      	cmp	r3, #0
 8008080:	da03      	bge.n	800808a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008086:	61bb      	str	r3, [r7, #24]
 8008088:	e001      	b.n	800808e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800808a:	2300      	movs	r3, #0
 800808c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7ff ff0f 	bl	8007eb2 <USB_GetHostSpeed>
 8008094:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008096:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800809a:	2b02      	cmp	r3, #2
 800809c:	d106      	bne.n	80080ac <USB_HC_Init+0x1a8>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d003      	beq.n	80080ac <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80080a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80080a8:	617b      	str	r3, [r7, #20]
 80080aa:	e001      	b.n	80080b0 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80080ac:	2300      	movs	r3, #0
 80080ae:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80080b0:	787b      	ldrb	r3, [r7, #1]
 80080b2:	059b      	lsls	r3, r3, #22
 80080b4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80080b8:	78bb      	ldrb	r3, [r7, #2]
 80080ba:	02db      	lsls	r3, r3, #11
 80080bc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80080c0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80080c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80080c6:	049b      	lsls	r3, r3, #18
 80080c8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80080cc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80080ce:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80080d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80080d4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80080da:	78fb      	ldrb	r3, [r7, #3]
 80080dc:	0159      	lsls	r1, r3, #5
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	440b      	add	r3, r1
 80080e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080e6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80080ec:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80080ee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80080f2:	2b03      	cmp	r3, #3
 80080f4:	d10f      	bne.n	8008116 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80080f6:	78fb      	ldrb	r3, [r7, #3]
 80080f8:	015a      	lsls	r2, r3, #5
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	4413      	add	r3, r2
 80080fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	78fa      	ldrb	r2, [r7, #3]
 8008106:	0151      	lsls	r1, r2, #5
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	440a      	add	r2, r1
 800810c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008110:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008114:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008116:	7ffb      	ldrb	r3, [r7, #31]
}
 8008118:	4618      	mov	r0, r3
 800811a:	3720      	adds	r7, #32
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b08c      	sub	sp, #48	; 0x30
 8008124:	af02      	add	r7, sp, #8
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	4613      	mov	r3, r2
 800812c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	785b      	ldrb	r3, [r3, #1]
 8008136:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008138:	f44f 7380 	mov.w	r3, #256	; 0x100
 800813c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008146:	2b00      	cmp	r3, #0
 8008148:	d02d      	beq.n	80081a6 <USB_HC_StartXfer+0x86>
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	791b      	ldrb	r3, [r3, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d129      	bne.n	80081a6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8008152:	79fb      	ldrb	r3, [r7, #7]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d117      	bne.n	8008188 <USB_HC_StartXfer+0x68>
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	79db      	ldrb	r3, [r3, #7]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d003      	beq.n	8008168 <USB_HC_StartXfer+0x48>
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	79db      	ldrb	r3, [r3, #7]
 8008164:	2b02      	cmp	r3, #2
 8008166:	d10f      	bne.n	8008188 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	015a      	lsls	r2, r3, #5
 800816c:	6a3b      	ldr	r3, [r7, #32]
 800816e:	4413      	add	r3, r2
 8008170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	69fa      	ldr	r2, [r7, #28]
 8008178:	0151      	lsls	r1, r2, #5
 800817a:	6a3a      	ldr	r2, [r7, #32]
 800817c:	440a      	add	r2, r1
 800817e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008186:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008188:	79fb      	ldrb	r3, [r7, #7]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d10b      	bne.n	80081a6 <USB_HC_StartXfer+0x86>
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	795b      	ldrb	r3, [r3, #5]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d107      	bne.n	80081a6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	785b      	ldrb	r3, [r3, #1]
 800819a:	4619      	mov	r1, r3
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f000 fa2f 	bl	8008600 <USB_DoPing>
      return HAL_OK;
 80081a2:	2300      	movs	r3, #0
 80081a4:	e0f8      	b.n	8008398 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	695b      	ldr	r3, [r3, #20]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d018      	beq.n	80081e0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	695b      	ldr	r3, [r3, #20]
 80081b2:	68ba      	ldr	r2, [r7, #8]
 80081b4:	8912      	ldrh	r2, [r2, #8]
 80081b6:	4413      	add	r3, r2
 80081b8:	3b01      	subs	r3, #1
 80081ba:	68ba      	ldr	r2, [r7, #8]
 80081bc:	8912      	ldrh	r2, [r2, #8]
 80081be:	fbb3 f3f2 	udiv	r3, r3, r2
 80081c2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80081c4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80081c6:	8b7b      	ldrh	r3, [r7, #26]
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d90b      	bls.n	80081e4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80081cc:	8b7b      	ldrh	r3, [r7, #26]
 80081ce:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80081d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	8912      	ldrh	r2, [r2, #8]
 80081d6:	fb02 f203 	mul.w	r2, r2, r3
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	611a      	str	r2, [r3, #16]
 80081de:	e001      	b.n	80081e4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80081e0:	2301      	movs	r3, #1
 80081e2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	78db      	ldrb	r3, [r3, #3]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d007      	beq.n	80081fc <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80081ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80081ee:	68ba      	ldr	r2, [r7, #8]
 80081f0:	8912      	ldrh	r2, [r2, #8]
 80081f2:	fb02 f203 	mul.w	r2, r2, r3
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	611a      	str	r2, [r3, #16]
 80081fa:	e003      	b.n	8008204 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	695a      	ldr	r2, [r3, #20]
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	691b      	ldr	r3, [r3, #16]
 8008208:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800820c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800820e:	04d9      	lsls	r1, r3, #19
 8008210:	4b63      	ldr	r3, [pc, #396]	; (80083a0 <USB_HC_StartXfer+0x280>)
 8008212:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008214:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	7a9b      	ldrb	r3, [r3, #10]
 800821a:	075b      	lsls	r3, r3, #29
 800821c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008220:	69f9      	ldr	r1, [r7, #28]
 8008222:	0148      	lsls	r0, r1, #5
 8008224:	6a39      	ldr	r1, [r7, #32]
 8008226:	4401      	add	r1, r0
 8008228:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800822c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800822e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008230:	79fb      	ldrb	r3, [r7, #7]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d009      	beq.n	800824a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	68d9      	ldr	r1, [r3, #12]
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	015a      	lsls	r2, r3, #5
 800823e:	6a3b      	ldr	r3, [r7, #32]
 8008240:	4413      	add	r3, r2
 8008242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008246:	460a      	mov	r2, r1
 8008248:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800824a:	6a3b      	ldr	r3, [r7, #32]
 800824c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	2b00      	cmp	r3, #0
 8008258:	bf0c      	ite	eq
 800825a:	2301      	moveq	r3, #1
 800825c:	2300      	movne	r3, #0
 800825e:	b2db      	uxtb	r3, r3
 8008260:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	015a      	lsls	r2, r3, #5
 8008266:	6a3b      	ldr	r3, [r7, #32]
 8008268:	4413      	add	r3, r2
 800826a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	69fa      	ldr	r2, [r7, #28]
 8008272:	0151      	lsls	r1, r2, #5
 8008274:	6a3a      	ldr	r2, [r7, #32]
 8008276:	440a      	add	r2, r1
 8008278:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800827c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008280:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	015a      	lsls	r2, r3, #5
 8008286:	6a3b      	ldr	r3, [r7, #32]
 8008288:	4413      	add	r3, r2
 800828a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	7e7b      	ldrb	r3, [r7, #25]
 8008292:	075b      	lsls	r3, r3, #29
 8008294:	69f9      	ldr	r1, [r7, #28]
 8008296:	0148      	lsls	r0, r1, #5
 8008298:	6a39      	ldr	r1, [r7, #32]
 800829a:	4401      	add	r1, r0
 800829c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80082a0:	4313      	orrs	r3, r2
 80082a2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	015a      	lsls	r2, r3, #5
 80082a8:	6a3b      	ldr	r3, [r7, #32]
 80082aa:	4413      	add	r3, r2
 80082ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80082ba:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	78db      	ldrb	r3, [r3, #3]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d004      	beq.n	80082ce <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082ca:	613b      	str	r3, [r7, #16]
 80082cc:	e003      	b.n	80082d6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80082d4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80082dc:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	015a      	lsls	r2, r3, #5
 80082e2:	6a3b      	ldr	r3, [r7, #32]
 80082e4:	4413      	add	r3, r2
 80082e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082ea:	461a      	mov	r2, r3
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80082f0:	79fb      	ldrb	r3, [r7, #7]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80082f6:	2300      	movs	r3, #0
 80082f8:	e04e      	b.n	8008398 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	78db      	ldrb	r3, [r3, #3]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d149      	bne.n	8008396 <USB_HC_StartXfer+0x276>
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d045      	beq.n	8008396 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	79db      	ldrb	r3, [r3, #7]
 800830e:	2b03      	cmp	r3, #3
 8008310:	d830      	bhi.n	8008374 <USB_HC_StartXfer+0x254>
 8008312:	a201      	add	r2, pc, #4	; (adr r2, 8008318 <USB_HC_StartXfer+0x1f8>)
 8008314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008318:	08008329 	.word	0x08008329
 800831c:	0800834d 	.word	0x0800834d
 8008320:	08008329 	.word	0x08008329
 8008324:	0800834d 	.word	0x0800834d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	695b      	ldr	r3, [r3, #20]
 800832c:	3303      	adds	r3, #3
 800832e:	089b      	lsrs	r3, r3, #2
 8008330:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008332:	8afa      	ldrh	r2, [r7, #22]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008338:	b29b      	uxth	r3, r3
 800833a:	429a      	cmp	r2, r3
 800833c:	d91c      	bls.n	8008378 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	f043 0220 	orr.w	r2, r3, #32
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	619a      	str	r2, [r3, #24]
        }
        break;
 800834a:	e015      	b.n	8008378 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	695b      	ldr	r3, [r3, #20]
 8008350:	3303      	adds	r3, #3
 8008352:	089b      	lsrs	r3, r3, #2
 8008354:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008356:	8afa      	ldrh	r2, [r7, #22]
 8008358:	6a3b      	ldr	r3, [r7, #32]
 800835a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800835e:	691b      	ldr	r3, [r3, #16]
 8008360:	b29b      	uxth	r3, r3
 8008362:	429a      	cmp	r2, r3
 8008364:	d90a      	bls.n	800837c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	699b      	ldr	r3, [r3, #24]
 800836a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	619a      	str	r2, [r3, #24]
        }
        break;
 8008372:	e003      	b.n	800837c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008374:	bf00      	nop
 8008376:	e002      	b.n	800837e <USB_HC_StartXfer+0x25e>
        break;
 8008378:	bf00      	nop
 800837a:	e000      	b.n	800837e <USB_HC_StartXfer+0x25e>
        break;
 800837c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	68d9      	ldr	r1, [r3, #12]
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	785a      	ldrb	r2, [r3, #1]
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	b29b      	uxth	r3, r3
 800838c:	2000      	movs	r0, #0
 800838e:	9000      	str	r0, [sp, #0]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f7ff fb53 	bl	8007a3c <USB_WritePacket>
  }

  return HAL_OK;
 8008396:	2300      	movs	r3, #0
}
 8008398:	4618      	mov	r0, r3
 800839a:	3728      	adds	r7, #40	; 0x28
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	1ff80000 	.word	0x1ff80000

080083a4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b085      	sub	sp, #20
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80083b6:	695b      	ldr	r3, [r3, #20]
 80083b8:	b29b      	uxth	r3, r3
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr

080083c6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b089      	sub	sp, #36	; 0x24
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
 80083ce:	460b      	mov	r3, r1
 80083d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 80083d6:	78fb      	ldrb	r3, [r7, #3]
 80083d8:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 80083da:	2300      	movs	r3, #0
 80083dc:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	015a      	lsls	r2, r3, #5
 80083e2:	69bb      	ldr	r3, [r7, #24]
 80083e4:	4413      	add	r3, r2
 80083e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	0c9b      	lsrs	r3, r3, #18
 80083ee:	f003 0303 	and.w	r3, r3, #3
 80083f2:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	015a      	lsls	r2, r3, #5
 80083f8:	69bb      	ldr	r3, [r7, #24]
 80083fa:	4413      	add	r3, r2
 80083fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	0fdb      	lsrs	r3, r3, #31
 8008404:	f003 0301 	and.w	r3, r3, #1
 8008408:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	f003 0320 	and.w	r3, r3, #32
 8008412:	2b20      	cmp	r3, #32
 8008414:	d104      	bne.n	8008420 <USB_HC_Halt+0x5a>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d101      	bne.n	8008420 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800841c:	2300      	movs	r3, #0
 800841e:	e0e8      	b.n	80085f2 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d002      	beq.n	800842c <USB_HC_Halt+0x66>
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	2b02      	cmp	r3, #2
 800842a:	d173      	bne.n	8008514 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	015a      	lsls	r2, r3, #5
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	4413      	add	r3, r2
 8008434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	697a      	ldr	r2, [r7, #20]
 800843c:	0151      	lsls	r1, r2, #5
 800843e:	69ba      	ldr	r2, [r7, #24]
 8008440:	440a      	add	r2, r1
 8008442:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008446:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800844a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	f003 0320 	and.w	r3, r3, #32
 8008454:	2b00      	cmp	r3, #0
 8008456:	f040 80cb 	bne.w	80085f0 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800845e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008462:	2b00      	cmp	r3, #0
 8008464:	d143      	bne.n	80084ee <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	015a      	lsls	r2, r3, #5
 800846a:	69bb      	ldr	r3, [r7, #24]
 800846c:	4413      	add	r3, r2
 800846e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	0151      	lsls	r1, r2, #5
 8008478:	69ba      	ldr	r2, [r7, #24]
 800847a:	440a      	add	r2, r1
 800847c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008480:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008484:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	4413      	add	r3, r2
 800848e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	697a      	ldr	r2, [r7, #20]
 8008496:	0151      	lsls	r1, r2, #5
 8008498:	69ba      	ldr	r2, [r7, #24]
 800849a:	440a      	add	r2, r1
 800849c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80084a4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	015a      	lsls	r2, r3, #5
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	4413      	add	r3, r2
 80084ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	697a      	ldr	r2, [r7, #20]
 80084b6:	0151      	lsls	r1, r2, #5
 80084b8:	69ba      	ldr	r2, [r7, #24]
 80084ba:	440a      	add	r2, r1
 80084bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80084c4:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	3301      	adds	r3, #1
 80084ca:	61fb      	str	r3, [r7, #28]
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80084d2:	d81d      	bhi.n	8008510 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	015a      	lsls	r2, r3, #5
 80084d8:	69bb      	ldr	r3, [r7, #24]
 80084da:	4413      	add	r3, r2
 80084dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084ea:	d0ec      	beq.n	80084c6 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80084ec:	e080      	b.n	80085f0 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	69bb      	ldr	r3, [r7, #24]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	697a      	ldr	r2, [r7, #20]
 80084fe:	0151      	lsls	r1, r2, #5
 8008500:	69ba      	ldr	r2, [r7, #24]
 8008502:	440a      	add	r2, r1
 8008504:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008508:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800850c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800850e:	e06f      	b.n	80085f0 <USB_HC_Halt+0x22a>
            break;
 8008510:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008512:	e06d      	b.n	80085f0 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	4413      	add	r3, r2
 800851c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	0151      	lsls	r1, r2, #5
 8008526:	69ba      	ldr	r2, [r7, #24]
 8008528:	440a      	add	r2, r1
 800852a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800852e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008532:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008534:	69bb      	ldr	r3, [r7, #24]
 8008536:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800853a:	691b      	ldr	r3, [r3, #16]
 800853c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008540:	2b00      	cmp	r3, #0
 8008542:	d143      	bne.n	80085cc <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	015a      	lsls	r2, r3, #5
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	4413      	add	r3, r2
 800854c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	0151      	lsls	r1, r2, #5
 8008556:	69ba      	ldr	r2, [r7, #24]
 8008558:	440a      	add	r2, r1
 800855a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800855e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008562:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	015a      	lsls	r2, r3, #5
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	4413      	add	r3, r2
 800856c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	697a      	ldr	r2, [r7, #20]
 8008574:	0151      	lsls	r1, r2, #5
 8008576:	69ba      	ldr	r2, [r7, #24]
 8008578:	440a      	add	r2, r1
 800857a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800857e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008582:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	015a      	lsls	r2, r3, #5
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	4413      	add	r3, r2
 800858c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	697a      	ldr	r2, [r7, #20]
 8008594:	0151      	lsls	r1, r2, #5
 8008596:	69ba      	ldr	r2, [r7, #24]
 8008598:	440a      	add	r2, r1
 800859a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800859e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085a2:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	3301      	adds	r3, #1
 80085a8:	61fb      	str	r3, [r7, #28]
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80085b0:	d81d      	bhi.n	80085ee <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	015a      	lsls	r2, r3, #5
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	4413      	add	r3, r2
 80085ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085c8:	d0ec      	beq.n	80085a4 <USB_HC_Halt+0x1de>
 80085ca:	e011      	b.n	80085f0 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	697a      	ldr	r2, [r7, #20]
 80085dc:	0151      	lsls	r1, r2, #5
 80085de:	69ba      	ldr	r2, [r7, #24]
 80085e0:	440a      	add	r2, r1
 80085e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085ea:	6013      	str	r3, [r2, #0]
 80085ec:	e000      	b.n	80085f0 <USB_HC_Halt+0x22a>
          break;
 80085ee:	bf00      	nop
    }
  }

  return HAL_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3724      	adds	r7, #36	; 0x24
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr
	...

08008600 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	460b      	mov	r3, r1
 800860a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008610:	78fb      	ldrb	r3, [r7, #3]
 8008612:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008614:	2301      	movs	r3, #1
 8008616:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	04da      	lsls	r2, r3, #19
 800861c:	4b15      	ldr	r3, [pc, #84]	; (8008674 <USB_DoPing+0x74>)
 800861e:	4013      	ands	r3, r2
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	0151      	lsls	r1, r2, #5
 8008624:	697a      	ldr	r2, [r7, #20]
 8008626:	440a      	add	r2, r1
 8008628:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800862c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008630:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	015a      	lsls	r2, r3, #5
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	4413      	add	r3, r2
 800863a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008648:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008650:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	015a      	lsls	r2, r3, #5
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	4413      	add	r3, r2
 800865a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800865e:	461a      	mov	r2, r3
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	371c      	adds	r7, #28
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	1ff80000 	.word	0x1ff80000

08008678 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b086      	sub	sp, #24
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008684:	2300      	movs	r3, #0
 8008686:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f7ff f935 	bl	80078f8 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800868e:	2110      	movs	r1, #16
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f7ff f98f 	bl	80079b4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f7ff f9b0 	bl	80079fc <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800869c:	2300      	movs	r3, #0
 800869e:	613b      	str	r3, [r7, #16]
 80086a0:	e01f      	b.n	80086e2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	015a      	lsls	r2, r3, #5
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	4413      	add	r3, r2
 80086aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086b8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086c0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80086c8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	015a      	lsls	r2, r3, #5
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	4413      	add	r3, r2
 80086d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086d6:	461a      	mov	r2, r3
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	3301      	adds	r3, #1
 80086e0:	613b      	str	r3, [r7, #16]
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	2b0f      	cmp	r3, #15
 80086e6:	d9dc      	bls.n	80086a2 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80086e8:	2300      	movs	r3, #0
 80086ea:	613b      	str	r3, [r7, #16]
 80086ec:	e034      	b.n	8008758 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	015a      	lsls	r2, r3, #5
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	4413      	add	r3, r2
 80086f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008704:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800870c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008714:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	4413      	add	r3, r2
 800871e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008722:	461a      	mov	r2, r3
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	3301      	adds	r3, #1
 800872c:	617b      	str	r3, [r7, #20]
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008734:	d80c      	bhi.n	8008750 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	015a      	lsls	r2, r3, #5
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	4413      	add	r3, r2
 800873e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008748:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800874c:	d0ec      	beq.n	8008728 <USB_StopHost+0xb0>
 800874e:	e000      	b.n	8008752 <USB_StopHost+0xda>
        break;
 8008750:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	3301      	adds	r3, #1
 8008756:	613b      	str	r3, [r7, #16]
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	2b0f      	cmp	r3, #15
 800875c:	d9c7      	bls.n	80086ee <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008764:	461a      	mov	r2, r3
 8008766:	f04f 33ff 	mov.w	r3, #4294967295
 800876a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f04f 32ff 	mov.w	r2, #4294967295
 8008772:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f7ff f8ae 	bl	80078d6 <USB_EnableGlobalInt>

  return HAL_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	3718      	adds	r7, #24
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008784:	b590      	push	{r4, r7, lr}
 8008786:	b089      	sub	sp, #36	; 0x24
 8008788:	af04      	add	r7, sp, #16
 800878a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800878c:	2301      	movs	r3, #1
 800878e:	2202      	movs	r2, #2
 8008790:	2102      	movs	r1, #2
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fc66 	bl	8009064 <USBH_FindInterface>
 8008798:	4603      	mov	r3, r0
 800879a:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800879c:	7bfb      	ldrb	r3, [r7, #15]
 800879e:	2bff      	cmp	r3, #255	; 0xff
 80087a0:	d002      	beq.n	80087a8 <USBH_CDC_InterfaceInit+0x24>
 80087a2:	7bfb      	ldrb	r3, [r7, #15]
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d901      	bls.n	80087ac <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80087a8:	2302      	movs	r3, #2
 80087aa:	e13d      	b.n	8008a28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80087ac:	7bfb      	ldrb	r3, [r7, #15]
 80087ae:	4619      	mov	r1, r3
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 fc3b 	bl	800902c <USBH_SelectInterface>
 80087b6:	4603      	mov	r3, r0
 80087b8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80087ba:	7bbb      	ldrb	r3, [r7, #14]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d001      	beq.n	80087c4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80087c0:	2302      	movs	r3, #2
 80087c2:	e131      	b.n	8008a28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80087ca:	2050      	movs	r0, #80	; 0x50
 80087cc:	f002 fa04 	bl	800abd8 <malloc>
 80087d0:	4603      	mov	r3, r0
 80087d2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80087da:	69db      	ldr	r3, [r3, #28]
 80087dc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d101      	bne.n	80087e8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80087e4:	2302      	movs	r3, #2
 80087e6:	e11f      	b.n	8008a28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80087e8:	2250      	movs	r2, #80	; 0x50
 80087ea:	2100      	movs	r1, #0
 80087ec:	68b8      	ldr	r0, [r7, #8]
 80087ee:	f002 fa03 	bl	800abf8 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80087f2:	7bfb      	ldrb	r3, [r7, #15]
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	211a      	movs	r1, #26
 80087f8:	fb01 f303 	mul.w	r3, r1, r3
 80087fc:	4413      	add	r3, r2
 80087fe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	b25b      	sxtb	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	da15      	bge.n	8008836 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800880a:	7bfb      	ldrb	r3, [r7, #15]
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	211a      	movs	r1, #26
 8008810:	fb01 f303 	mul.w	r3, r1, r3
 8008814:	4413      	add	r3, r2
 8008816:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800881a:	781a      	ldrb	r2, [r3, #0]
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008820:	7bfb      	ldrb	r3, [r7, #15]
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	211a      	movs	r1, #26
 8008826:	fb01 f303 	mul.w	r3, r1, r3
 800882a:	4413      	add	r3, r2
 800882c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008830:	881a      	ldrh	r2, [r3, #0]
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	785b      	ldrb	r3, [r3, #1]
 800883a:	4619      	mov	r1, r3
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f001 fe32 	bl	800a4a6 <USBH_AllocPipe>
 8008842:	4603      	mov	r3, r0
 8008844:	461a      	mov	r2, r3
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	7819      	ldrb	r1, [r3, #0]
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	7858      	ldrb	r0, [r3, #1]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	8952      	ldrh	r2, [r2, #10]
 8008862:	9202      	str	r2, [sp, #8]
 8008864:	2203      	movs	r2, #3
 8008866:	9201      	str	r2, [sp, #4]
 8008868:	9300      	str	r3, [sp, #0]
 800886a:	4623      	mov	r3, r4
 800886c:	4602      	mov	r2, r0
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f001 fdea 	bl	800a448 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	2200      	movs	r2, #0
 800887a:	4619      	mov	r1, r3
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f002 f8f9 	bl	800aa74 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008882:	2300      	movs	r3, #0
 8008884:	2200      	movs	r2, #0
 8008886:	210a      	movs	r1, #10
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 fbeb 	bl	8009064 <USBH_FindInterface>
 800888e:	4603      	mov	r3, r0
 8008890:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008892:	7bfb      	ldrb	r3, [r7, #15]
 8008894:	2bff      	cmp	r3, #255	; 0xff
 8008896:	d002      	beq.n	800889e <USBH_CDC_InterfaceInit+0x11a>
 8008898:	7bfb      	ldrb	r3, [r7, #15]
 800889a:	2b01      	cmp	r3, #1
 800889c:	d901      	bls.n	80088a2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800889e:	2302      	movs	r3, #2
 80088a0:	e0c2      	b.n	8008a28 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80088a2:	7bfb      	ldrb	r3, [r7, #15]
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	211a      	movs	r1, #26
 80088a8:	fb01 f303 	mul.w	r3, r1, r3
 80088ac:	4413      	add	r3, r2
 80088ae:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	b25b      	sxtb	r3, r3
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	da16      	bge.n	80088e8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80088ba:	7bfb      	ldrb	r3, [r7, #15]
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	211a      	movs	r1, #26
 80088c0:	fb01 f303 	mul.w	r3, r1, r3
 80088c4:	4413      	add	r3, r2
 80088c6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80088ca:	781a      	ldrb	r2, [r3, #0]
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	211a      	movs	r1, #26
 80088d6:	fb01 f303 	mul.w	r3, r1, r3
 80088da:	4413      	add	r3, r2
 80088dc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80088e0:	881a      	ldrh	r2, [r3, #0]
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	835a      	strh	r2, [r3, #26]
 80088e6:	e015      	b.n	8008914 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
 80088ea:	687a      	ldr	r2, [r7, #4]
 80088ec:	211a      	movs	r1, #26
 80088ee:	fb01 f303 	mul.w	r3, r1, r3
 80088f2:	4413      	add	r3, r2
 80088f4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80088f8:	781a      	ldrb	r2, [r3, #0]
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80088fe:	7bfb      	ldrb	r3, [r7, #15]
 8008900:	687a      	ldr	r2, [r7, #4]
 8008902:	211a      	movs	r1, #26
 8008904:	fb01 f303 	mul.w	r3, r1, r3
 8008908:	4413      	add	r3, r2
 800890a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800890e:	881a      	ldrh	r2, [r3, #0]
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8008914:	7bfb      	ldrb	r3, [r7, #15]
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	211a      	movs	r1, #26
 800891a:	fb01 f303 	mul.w	r3, r1, r3
 800891e:	4413      	add	r3, r2
 8008920:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	b25b      	sxtb	r3, r3
 8008928:	2b00      	cmp	r3, #0
 800892a:	da16      	bge.n	800895a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800892c:	7bfb      	ldrb	r3, [r7, #15]
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	211a      	movs	r1, #26
 8008932:	fb01 f303 	mul.w	r3, r1, r3
 8008936:	4413      	add	r3, r2
 8008938:	f203 3356 	addw	r3, r3, #854	; 0x356
 800893c:	781a      	ldrb	r2, [r3, #0]
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008942:	7bfb      	ldrb	r3, [r7, #15]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	211a      	movs	r1, #26
 8008948:	fb01 f303 	mul.w	r3, r1, r3
 800894c:	4413      	add	r3, r2
 800894e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008952:	881a      	ldrh	r2, [r3, #0]
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	835a      	strh	r2, [r3, #26]
 8008958:	e015      	b.n	8008986 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800895a:	7bfb      	ldrb	r3, [r7, #15]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	211a      	movs	r1, #26
 8008960:	fb01 f303 	mul.w	r3, r1, r3
 8008964:	4413      	add	r3, r2
 8008966:	f203 3356 	addw	r3, r3, #854	; 0x356
 800896a:	781a      	ldrb	r2, [r3, #0]
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008970:	7bfb      	ldrb	r3, [r7, #15]
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	211a      	movs	r1, #26
 8008976:	fb01 f303 	mul.w	r3, r1, r3
 800897a:	4413      	add	r3, r2
 800897c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008980:	881a      	ldrh	r2, [r3, #0]
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	7b9b      	ldrb	r3, [r3, #14]
 800898a:	4619      	mov	r1, r3
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f001 fd8a 	bl	800a4a6 <USBH_AllocPipe>
 8008992:	4603      	mov	r3, r0
 8008994:	461a      	mov	r2, r3
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	7bdb      	ldrb	r3, [r3, #15]
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f001 fd80 	bl	800a4a6 <USBH_AllocPipe>
 80089a6:	4603      	mov	r3, r0
 80089a8:	461a      	mov	r2, r3
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	7b59      	ldrb	r1, [r3, #13]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	7b98      	ldrb	r0, [r3, #14]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	8b12      	ldrh	r2, [r2, #24]
 80089c6:	9202      	str	r2, [sp, #8]
 80089c8:	2202      	movs	r2, #2
 80089ca:	9201      	str	r2, [sp, #4]
 80089cc:	9300      	str	r3, [sp, #0]
 80089ce:	4623      	mov	r3, r4
 80089d0:	4602      	mov	r2, r0
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f001 fd38 	bl	800a448 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	7b19      	ldrb	r1, [r3, #12]
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	7bd8      	ldrb	r0, [r3, #15]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80089ec:	68ba      	ldr	r2, [r7, #8]
 80089ee:	8b52      	ldrh	r2, [r2, #26]
 80089f0:	9202      	str	r2, [sp, #8]
 80089f2:	2202      	movs	r2, #2
 80089f4:	9201      	str	r2, [sp, #4]
 80089f6:	9300      	str	r3, [sp, #0]
 80089f8:	4623      	mov	r3, r4
 80089fa:	4602      	mov	r2, r0
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f001 fd23 	bl	800a448 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	7b5b      	ldrb	r3, [r3, #13]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	4619      	mov	r1, r3
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f002 f82e 	bl	800aa74 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	7b1b      	ldrb	r3, [r3, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	4619      	mov	r1, r3
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f002 f827 	bl	800aa74 <USBH_LL_SetToggle>

  return USBH_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3714      	adds	r7, #20
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd90      	pop	{r4, r7, pc}

08008a30 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a3e:	69db      	ldr	r3, [r3, #28]
 8008a40:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d00e      	beq.n	8008a68 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	4619      	mov	r1, r3
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f001 fd18 	bl	800a486 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f001 fd43 	bl	800a4e8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	7b1b      	ldrb	r3, [r3, #12]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00e      	beq.n	8008a8e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	7b1b      	ldrb	r3, [r3, #12]
 8008a74:	4619      	mov	r1, r3
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f001 fd05 	bl	800a486 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	7b1b      	ldrb	r3, [r3, #12]
 8008a80:	4619      	mov	r1, r3
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f001 fd30 	bl	800a4e8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	7b5b      	ldrb	r3, [r3, #13]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d00e      	beq.n	8008ab4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	7b5b      	ldrb	r3, [r3, #13]
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f001 fcf2 	bl	800a486 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	7b5b      	ldrb	r3, [r3, #13]
 8008aa6:	4619      	mov	r1, r3
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f001 fd1d 	bl	800a4e8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008aba:	69db      	ldr	r3, [r3, #28]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00b      	beq.n	8008ad8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f002 f88d 	bl	800abe8 <free>
    phost->pActiveClass->pData = 0U;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008ad8:	2300      	movs	r3, #0
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3710      	adds	r7, #16
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b084      	sub	sp, #16
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008af0:	69db      	ldr	r3, [r3, #28]
 8008af2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	3340      	adds	r3, #64	; 0x40
 8008af8:	4619      	mov	r1, r3
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 f8b1 	bl	8008c62 <GetLineCoding>
 8008b00:	4603      	mov	r3, r0
 8008b02:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008b04:	7afb      	ldrb	r3, [r7, #11]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d105      	bne.n	8008b16 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008b10:	2102      	movs	r1, #2
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008b16:	7afb      	ldrb	r3, [r7, #11]
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b084      	sub	sp, #16
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008b28:	2301      	movs	r3, #1
 8008b2a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b36:	69db      	ldr	r3, [r3, #28]
 8008b38:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008b40:	2b04      	cmp	r3, #4
 8008b42:	d877      	bhi.n	8008c34 <USBH_CDC_Process+0x114>
 8008b44:	a201      	add	r2, pc, #4	; (adr r2, 8008b4c <USBH_CDC_Process+0x2c>)
 8008b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b4a:	bf00      	nop
 8008b4c:	08008b61 	.word	0x08008b61
 8008b50:	08008b67 	.word	0x08008b67
 8008b54:	08008b97 	.word	0x08008b97
 8008b58:	08008c0b 	.word	0x08008c0b
 8008b5c:	08008c19 	.word	0x08008c19
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008b60:	2300      	movs	r3, #0
 8008b62:	73fb      	strb	r3, [r7, #15]
      break;
 8008b64:	e06d      	b.n	8008c42 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f000 f897 	bl	8008ca0 <SetLineCoding>
 8008b72:	4603      	mov	r3, r0
 8008b74:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008b76:	7bbb      	ldrb	r3, [r7, #14]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d104      	bne.n	8008b86 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	2202      	movs	r2, #2
 8008b80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008b84:	e058      	b.n	8008c38 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008b86:	7bbb      	ldrb	r3, [r7, #14]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d055      	beq.n	8008c38 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	2204      	movs	r2, #4
 8008b90:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008b94:	e050      	b.n	8008c38 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	3340      	adds	r3, #64	; 0x40
 8008b9a:	4619      	mov	r1, r3
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f000 f860 	bl	8008c62 <GetLineCoding>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008ba6:	7bbb      	ldrb	r3, [r7, #14]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d126      	bne.n	8008bfa <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008bbe:	791b      	ldrb	r3, [r3, #4]
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d13b      	bne.n	8008c3c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008bce:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d133      	bne.n	8008c3c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008bde:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008be0:	429a      	cmp	r2, r3
 8008be2:	d12b      	bne.n	8008c3c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008bec:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008bee:	429a      	cmp	r2, r3
 8008bf0:	d124      	bne.n	8008c3c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f958 	bl	8008ea8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008bf8:	e020      	b.n	8008c3c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008bfa:	7bbb      	ldrb	r3, [r7, #14]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d01d      	beq.n	8008c3c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	2204      	movs	r2, #4
 8008c04:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008c08:	e018      	b.n	8008c3c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f867 	bl	8008cde <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 f8da 	bl	8008dca <CDC_ProcessReception>
      break;
 8008c16:	e014      	b.n	8008c42 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008c18:	2100      	movs	r1, #0
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 ffe3 	bl	8009be6 <USBH_ClrFeature>
 8008c20:	4603      	mov	r3, r0
 8008c22:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008c24:	7bbb      	ldrb	r3, [r7, #14]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10a      	bne.n	8008c40 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8008c32:	e005      	b.n	8008c40 <USBH_CDC_Process+0x120>

    default:
      break;
 8008c34:	bf00      	nop
 8008c36:	e004      	b.n	8008c42 <USBH_CDC_Process+0x122>
      break;
 8008c38:	bf00      	nop
 8008c3a:	e002      	b.n	8008c42 <USBH_CDC_Process+0x122>
      break;
 8008c3c:	bf00      	nop
 8008c3e:	e000      	b.n	8008c42 <USBH_CDC_Process+0x122>
      break;
 8008c40:	bf00      	nop

  }

  return status;
 8008c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3710      	adds	r7, #16
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008c54:	2300      	movs	r3, #0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	370c      	adds	r7, #12
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b082      	sub	sp, #8
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
 8008c6a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	22a1      	movs	r2, #161	; 0xa1
 8008c70:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2221      	movs	r2, #33	; 0x21
 8008c76:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2207      	movs	r2, #7
 8008c88:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	2207      	movs	r2, #7
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f001 f988 	bl	8009fa6 <USBH_CtlReq>
 8008c96:	4603      	mov	r3, r0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3708      	adds	r7, #8
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b082      	sub	sp, #8
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2221      	movs	r2, #33	; 0x21
 8008cae:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2220      	movs	r2, #32
 8008cb4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2207      	movs	r2, #7
 8008cc6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	2207      	movs	r2, #7
 8008ccc:	4619      	mov	r1, r3
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f001 f969 	bl	8009fa6 <USBH_CtlReq>
 8008cd4:	4603      	mov	r3, r0
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3708      	adds	r7, #8
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b086      	sub	sp, #24
 8008ce2:	af02      	add	r7, sp, #8
 8008ce4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cec:	69db      	ldr	r3, [r3, #28]
 8008cee:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d002      	beq.n	8008d04 <CDC_ProcessTransmission+0x26>
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d023      	beq.n	8008d4a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008d02:	e05e      	b.n	8008dc2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d08:	68fa      	ldr	r2, [r7, #12]
 8008d0a:	8b12      	ldrh	r2, [r2, #24]
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d90b      	bls.n	8008d28 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	69d9      	ldr	r1, [r3, #28]
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	8b1a      	ldrh	r2, [r3, #24]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	7b5b      	ldrb	r3, [r3, #13]
 8008d1c:	2001      	movs	r0, #1
 8008d1e:	9000      	str	r0, [sp, #0]
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f001 fb4e 	bl	800a3c2 <USBH_BulkSendData>
 8008d26:	e00b      	b.n	8008d40 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8008d30:	b29a      	uxth	r2, r3
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	7b5b      	ldrb	r3, [r3, #13]
 8008d36:	2001      	movs	r0, #1
 8008d38:	9000      	str	r0, [sp, #0]
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f001 fb41 	bl	800a3c2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2202      	movs	r2, #2
 8008d44:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008d48:	e03b      	b.n	8008dc2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	7b5b      	ldrb	r3, [r3, #13]
 8008d4e:	4619      	mov	r1, r3
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f001 fe65 	bl	800aa20 <USBH_LL_GetURBState>
 8008d56:	4603      	mov	r3, r0
 8008d58:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008d5a:	7afb      	ldrb	r3, [r7, #11]
 8008d5c:	2b01      	cmp	r3, #1
 8008d5e:	d128      	bne.n	8008db2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d64:	68fa      	ldr	r2, [r7, #12]
 8008d66:	8b12      	ldrh	r2, [r2, #24]
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d90e      	bls.n	8008d8a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d70:	68fa      	ldr	r2, [r7, #12]
 8008d72:	8b12      	ldrh	r2, [r2, #24]
 8008d74:	1a9a      	subs	r2, r3, r2
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	69db      	ldr	r3, [r3, #28]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	8b12      	ldrh	r2, [r2, #24]
 8008d82:	441a      	add	r2, r3
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	61da      	str	r2, [r3, #28]
 8008d88:	e002      	b.n	8008d90 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d004      	beq.n	8008da2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008da0:	e00e      	b.n	8008dc0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 f868 	bl	8008e80 <USBH_CDC_TransmitCallback>
      break;
 8008db0:	e006      	b.n	8008dc0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008db2:	7afb      	ldrb	r3, [r7, #11]
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d103      	bne.n	8008dc0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008dc0:	bf00      	nop
  }
}
 8008dc2:	bf00      	nop
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b086      	sub	sp, #24
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008dd8:	69db      	ldr	r3, [r3, #28]
 8008dda:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8008de6:	2b03      	cmp	r3, #3
 8008de8:	d002      	beq.n	8008df0 <CDC_ProcessReception+0x26>
 8008dea:	2b04      	cmp	r3, #4
 8008dec:	d00e      	beq.n	8008e0c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008dee:	e043      	b.n	8008e78 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	6a19      	ldr	r1, [r3, #32]
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	8b5a      	ldrh	r2, [r3, #26]
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	7b1b      	ldrb	r3, [r3, #12]
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f001 fb05 	bl	800a40c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2204      	movs	r2, #4
 8008e06:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008e0a:	e035      	b.n	8008e78 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	7b1b      	ldrb	r3, [r3, #12]
 8008e10:	4619      	mov	r1, r3
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f001 fe04 	bl	800aa20 <USBH_LL_GetURBState>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008e1c:	7cfb      	ldrb	r3, [r7, #19]
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d129      	bne.n	8008e76 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	7b1b      	ldrb	r3, [r3, #12]
 8008e26:	4619      	mov	r1, r3
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f001 fd67 	bl	800a8fc <USBH_LL_GetLastXferSize>
 8008e2e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d016      	beq.n	8008e68 <CDC_ProcessReception+0x9e>
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	8b5b      	ldrh	r3, [r3, #26]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d910      	bls.n	8008e68 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	1ad2      	subs	r2, r2, r3
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	6a1a      	ldr	r2, [r3, #32]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	441a      	add	r2, r3
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	2203      	movs	r2, #3
 8008e62:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008e66:	e006      	b.n	8008e76 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f000 f80f 	bl	8008e94 <USBH_CDC_ReceiveCallback>
      break;
 8008e76:	bf00      	nop
  }
}
 8008e78:	bf00      	nop
 8008e7a:	3718      	adds	r7, #24
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}

08008e80 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	60f8      	str	r0, [r7, #12]
 8008ec4:	60b9      	str	r1, [r7, #8]
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d101      	bne.n	8008ed4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008ed0:	2302      	movs	r3, #2
 8008ed2:	e029      	b.n	8008f28 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	79fa      	ldrb	r2, [r7, #7]
 8008ed8:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	f000 f81f 	bl	8008f30 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d003      	beq.n	8008f20 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	68ba      	ldr	r2, [r7, #8]
 8008f1c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f001 fc37 	bl	800a794 <USBH_LL_Init>

  return USBH_OK;
 8008f26:	2300      	movs	r3, #0
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3710      	adds	r7, #16
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b085      	sub	sp, #20
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	60fb      	str	r3, [r7, #12]
 8008f40:	e009      	b.n	8008f56 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008f42:	687a      	ldr	r2, [r7, #4]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	33e0      	adds	r3, #224	; 0xe0
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	4413      	add	r3, r2
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	3301      	adds	r3, #1
 8008f54:	60fb      	str	r3, [r7, #12]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2b0e      	cmp	r3, #14
 8008f5a:	d9f2      	bls.n	8008f42 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	60fb      	str	r3, [r7, #12]
 8008f60:	e009      	b.n	8008f76 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	4413      	add	r3, r2
 8008f68:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	3301      	adds	r3, #1
 8008f74:	60fb      	str	r3, [r7, #12]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f7c:	d3f1      	bcc.n	8008f62 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2240      	movs	r2, #64	; 0x40
 8008fa2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b085      	sub	sp, #20
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d016      	beq.n	800901a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10e      	bne.n	8009014 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008ffc:	1c59      	adds	r1, r3, #1
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	33de      	adds	r3, #222	; 0xde
 8009008:	6839      	ldr	r1, [r7, #0]
 800900a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800900e:	2300      	movs	r3, #0
 8009010:	73fb      	strb	r3, [r7, #15]
 8009012:	e004      	b.n	800901e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009014:	2302      	movs	r3, #2
 8009016:	73fb      	strb	r3, [r7, #15]
 8009018:	e001      	b.n	800901e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800901a:	2302      	movs	r3, #2
 800901c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800901e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009020:	4618      	mov	r0, r3
 8009022:	3714      	adds	r7, #20
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr

0800902c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800902c:	b480      	push	{r7}
 800902e:	b085      	sub	sp, #20
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	460b      	mov	r3, r1
 8009036:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009038:	2300      	movs	r3, #0
 800903a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8009042:	78fa      	ldrb	r2, [r7, #3]
 8009044:	429a      	cmp	r2, r3
 8009046:	d204      	bcs.n	8009052 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	78fa      	ldrb	r2, [r7, #3]
 800904c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009050:	e001      	b.n	8009056 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009052:	2302      	movs	r3, #2
 8009054:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009056:	7bfb      	ldrb	r3, [r7, #15]
}
 8009058:	4618      	mov	r0, r3
 800905a:	3714      	adds	r7, #20
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009064:	b480      	push	{r7}
 8009066:	b087      	sub	sp, #28
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	4608      	mov	r0, r1
 800906e:	4611      	mov	r1, r2
 8009070:	461a      	mov	r2, r3
 8009072:	4603      	mov	r3, r0
 8009074:	70fb      	strb	r3, [r7, #3]
 8009076:	460b      	mov	r3, r1
 8009078:	70bb      	strb	r3, [r7, #2]
 800907a:	4613      	mov	r3, r2
 800907c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800907e:	2300      	movs	r3, #0
 8009080:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8009082:	2300      	movs	r3, #0
 8009084:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800908c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800908e:	e025      	b.n	80090dc <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009090:	7dfb      	ldrb	r3, [r7, #23]
 8009092:	221a      	movs	r2, #26
 8009094:	fb02 f303 	mul.w	r3, r2, r3
 8009098:	3308      	adds	r3, #8
 800909a:	68fa      	ldr	r2, [r7, #12]
 800909c:	4413      	add	r3, r2
 800909e:	3302      	adds	r3, #2
 80090a0:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	795b      	ldrb	r3, [r3, #5]
 80090a6:	78fa      	ldrb	r2, [r7, #3]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d002      	beq.n	80090b2 <USBH_FindInterface+0x4e>
 80090ac:	78fb      	ldrb	r3, [r7, #3]
 80090ae:	2bff      	cmp	r3, #255	; 0xff
 80090b0:	d111      	bne.n	80090d6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80090b6:	78ba      	ldrb	r2, [r7, #2]
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d002      	beq.n	80090c2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80090bc:	78bb      	ldrb	r3, [r7, #2]
 80090be:	2bff      	cmp	r3, #255	; 0xff
 80090c0:	d109      	bne.n	80090d6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80090c6:	787a      	ldrb	r2, [r7, #1]
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d002      	beq.n	80090d2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80090cc:	787b      	ldrb	r3, [r7, #1]
 80090ce:	2bff      	cmp	r3, #255	; 0xff
 80090d0:	d101      	bne.n	80090d6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80090d2:	7dfb      	ldrb	r3, [r7, #23]
 80090d4:	e006      	b.n	80090e4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80090d6:	7dfb      	ldrb	r3, [r7, #23]
 80090d8:	3301      	adds	r3, #1
 80090da:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80090dc:	7dfb      	ldrb	r3, [r7, #23]
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d9d6      	bls.n	8009090 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80090e2:	23ff      	movs	r3, #255	; 0xff
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	371c      	adds	r7, #28
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f001 fb87 	bl	800a80c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80090fe:	2101      	movs	r1, #1
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f001 fca0 	bl	800aa46 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009106:	2300      	movs	r3, #0
}
 8009108:	4618      	mov	r0, r3
 800910a:	3708      	adds	r7, #8
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b088      	sub	sp, #32
 8009114:	af04      	add	r7, sp, #16
 8009116:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009118:	2302      	movs	r3, #2
 800911a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800911c:	2300      	movs	r3, #0
 800911e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b01      	cmp	r3, #1
 800912a:	d102      	bne.n	8009132 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2203      	movs	r2, #3
 8009130:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	b2db      	uxtb	r3, r3
 8009138:	2b0b      	cmp	r3, #11
 800913a:	f200 81b3 	bhi.w	80094a4 <USBH_Process+0x394>
 800913e:	a201      	add	r2, pc, #4	; (adr r2, 8009144 <USBH_Process+0x34>)
 8009140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009144:	08009175 	.word	0x08009175
 8009148:	080091a7 	.word	0x080091a7
 800914c:	0800920f 	.word	0x0800920f
 8009150:	0800943f 	.word	0x0800943f
 8009154:	080094a5 	.word	0x080094a5
 8009158:	080092b3 	.word	0x080092b3
 800915c:	080093e5 	.word	0x080093e5
 8009160:	080092e9 	.word	0x080092e9
 8009164:	08009309 	.word	0x08009309
 8009168:	08009329 	.word	0x08009329
 800916c:	08009357 	.word	0x08009357
 8009170:	08009427 	.word	0x08009427
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800917a:	b2db      	uxtb	r3, r3
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 8193 	beq.w	80094a8 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2201      	movs	r2, #1
 8009186:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009188:	20c8      	movs	r0, #200	; 0xc8
 800918a:	f001 fca3 	bl	800aad4 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f001 fb99 	bl	800a8c6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2200      	movs	r2, #0
 80091a0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80091a4:	e180      	b.n	80094a8 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d107      	bne.n	80091c0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2202      	movs	r2, #2
 80091bc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80091be:	e182      	b.n	80094c6 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80091c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80091ca:	d914      	bls.n	80091f6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80091d2:	3301      	adds	r3, #1
 80091d4:	b2da      	uxtb	r2, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80091e2:	2b03      	cmp	r3, #3
 80091e4:	d903      	bls.n	80091ee <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	220d      	movs	r2, #13
 80091ea:	701a      	strb	r2, [r3, #0]
      break;
 80091ec:	e16b      	b.n	80094c6 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	701a      	strb	r2, [r3, #0]
      break;
 80091f4:	e167      	b.n	80094c6 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80091fc:	f103 020a 	add.w	r2, r3, #10
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009206:	200a      	movs	r0, #10
 8009208:	f001 fc64 	bl	800aad4 <USBH_Delay>
      break;
 800920c:	e15b      	b.n	80094c6 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009214:	2b00      	cmp	r3, #0
 8009216:	d005      	beq.n	8009224 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800921e:	2104      	movs	r1, #4
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009224:	2064      	movs	r0, #100	; 0x64
 8009226:	f001 fc55 	bl	800aad4 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f001 fb24 	bl	800a878 <USBH_LL_GetSpeed>
 8009230:	4603      	mov	r3, r0
 8009232:	461a      	mov	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2205      	movs	r2, #5
 800923e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009240:	2100      	movs	r1, #0
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f001 f92f 	bl	800a4a6 <USBH_AllocPipe>
 8009248:	4603      	mov	r3, r0
 800924a:	461a      	mov	r2, r3
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009250:	2180      	movs	r1, #128	; 0x80
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f001 f927 	bl	800a4a6 <USBH_AllocPipe>
 8009258:	4603      	mov	r3, r0
 800925a:	461a      	mov	r2, r3
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	7919      	ldrb	r1, [r3, #4]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009274:	b292      	uxth	r2, r2
 8009276:	9202      	str	r2, [sp, #8]
 8009278:	2200      	movs	r2, #0
 800927a:	9201      	str	r2, [sp, #4]
 800927c:	9300      	str	r3, [sp, #0]
 800927e:	4603      	mov	r3, r0
 8009280:	2280      	movs	r2, #128	; 0x80
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f001 f8e0 	bl	800a448 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	7959      	ldrb	r1, [r3, #5]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800929c:	b292      	uxth	r2, r2
 800929e:	9202      	str	r2, [sp, #8]
 80092a0:	2200      	movs	r2, #0
 80092a2:	9201      	str	r2, [sp, #4]
 80092a4:	9300      	str	r3, [sp, #0]
 80092a6:	4603      	mov	r3, r0
 80092a8:	2200      	movs	r2, #0
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f001 f8cc 	bl	800a448 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80092b0:	e109      	b.n	80094c6 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 f90c 	bl	80094d0 <USBH_HandleEnum>
 80092b8:	4603      	mov	r3, r0
 80092ba:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80092bc:	7bbb      	ldrb	r3, [r7, #14]
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	f040 80f3 	bne.w	80094ac <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d103      	bne.n	80092e0 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2208      	movs	r2, #8
 80092dc:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80092de:	e0e5      	b.n	80094ac <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2207      	movs	r2, #7
 80092e4:	701a      	strb	r2, [r3, #0]
      break;
 80092e6:	e0e1      	b.n	80094ac <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	f000 80de 	beq.w	80094b0 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80092fa:	2101      	movs	r1, #1
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2208      	movs	r2, #8
 8009304:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009306:	e0d3      	b.n	80094b0 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800930e:	b29b      	uxth	r3, r3
 8009310:	4619      	mov	r1, r3
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 fc20 	bl	8009b58 <USBH_SetCfg>
 8009318:	4603      	mov	r3, r0
 800931a:	2b00      	cmp	r3, #0
 800931c:	f040 80ca 	bne.w	80094b4 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2209      	movs	r2, #9
 8009324:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009326:	e0c5      	b.n	80094b4 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800932e:	f003 0320 	and.w	r3, r3, #32
 8009332:	2b00      	cmp	r3, #0
 8009334:	d00b      	beq.n	800934e <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009336:	2101      	movs	r1, #1
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 fc30 	bl	8009b9e <USBH_SetFeature>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	f040 80b9 	bne.w	80094b8 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	220a      	movs	r2, #10
 800934a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800934c:	e0b4      	b.n	80094b8 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	220a      	movs	r2, #10
 8009352:	701a      	strb	r2, [r3, #0]
      break;
 8009354:	e0b0      	b.n	80094b8 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800935c:	2b00      	cmp	r3, #0
 800935e:	f000 80ad 	beq.w	80094bc <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2200      	movs	r2, #0
 8009366:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800936a:	2300      	movs	r3, #0
 800936c:	73fb      	strb	r3, [r7, #15]
 800936e:	e016      	b.n	800939e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009370:	7bfa      	ldrb	r2, [r7, #15]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	32de      	adds	r2, #222	; 0xde
 8009376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800937a:	791a      	ldrb	r2, [r3, #4]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009382:	429a      	cmp	r2, r3
 8009384:	d108      	bne.n	8009398 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009386:	7bfa      	ldrb	r2, [r7, #15]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	32de      	adds	r2, #222	; 0xde
 800938c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009396:	e005      	b.n	80093a4 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009398:	7bfb      	ldrb	r3, [r7, #15]
 800939a:	3301      	adds	r3, #1
 800939c:	73fb      	strb	r3, [r7, #15]
 800939e:	7bfb      	ldrb	r3, [r7, #15]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d0e5      	beq.n	8009370 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d016      	beq.n	80093dc <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093b4:	689b      	ldr	r3, [r3, #8]
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	4798      	blx	r3
 80093ba:	4603      	mov	r3, r0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d109      	bne.n	80093d4 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2206      	movs	r2, #6
 80093c4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80093cc:	2103      	movs	r1, #3
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80093d2:	e073      	b.n	80094bc <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	220d      	movs	r2, #13
 80093d8:	701a      	strb	r2, [r3, #0]
      break;
 80093da:	e06f      	b.n	80094bc <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	220d      	movs	r2, #13
 80093e0:	701a      	strb	r2, [r3, #0]
      break;
 80093e2:	e06b      	b.n	80094bc <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d017      	beq.n	800941e <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	4798      	blx	r3
 80093fa:	4603      	mov	r3, r0
 80093fc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80093fe:	7bbb      	ldrb	r3, [r7, #14]
 8009400:	b2db      	uxtb	r3, r3
 8009402:	2b00      	cmp	r3, #0
 8009404:	d103      	bne.n	800940e <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	220b      	movs	r2, #11
 800940a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800940c:	e058      	b.n	80094c0 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800940e:	7bbb      	ldrb	r3, [r7, #14]
 8009410:	b2db      	uxtb	r3, r3
 8009412:	2b02      	cmp	r3, #2
 8009414:	d154      	bne.n	80094c0 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	220d      	movs	r2, #13
 800941a:	701a      	strb	r2, [r3, #0]
      break;
 800941c:	e050      	b.n	80094c0 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	220d      	movs	r2, #13
 8009422:	701a      	strb	r2, [r3, #0]
      break;
 8009424:	e04c      	b.n	80094c0 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800942c:	2b00      	cmp	r3, #0
 800942e:	d049      	beq.n	80094c4 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009436:	695b      	ldr	r3, [r3, #20]
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	4798      	blx	r3
      }
      break;
 800943c:	e042      	b.n	80094c4 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7ff fd72 	bl	8008f30 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009452:	2b00      	cmp	r3, #0
 8009454:	d009      	beq.n	800946a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800945c:	68db      	ldr	r3, [r3, #12]
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009470:	2b00      	cmp	r3, #0
 8009472:	d005      	beq.n	8009480 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800947a:	2105      	movs	r1, #5
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009486:	b2db      	uxtb	r3, r3
 8009488:	2b01      	cmp	r3, #1
 800948a:	d107      	bne.n	800949c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2200      	movs	r2, #0
 8009490:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f7ff fe2b 	bl	80090f0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800949a:	e014      	b.n	80094c6 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f001 f9b5 	bl	800a80c <USBH_LL_Start>
      break;
 80094a2:	e010      	b.n	80094c6 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 80094a4:	bf00      	nop
 80094a6:	e00e      	b.n	80094c6 <USBH_Process+0x3b6>
      break;
 80094a8:	bf00      	nop
 80094aa:	e00c      	b.n	80094c6 <USBH_Process+0x3b6>
      break;
 80094ac:	bf00      	nop
 80094ae:	e00a      	b.n	80094c6 <USBH_Process+0x3b6>
    break;
 80094b0:	bf00      	nop
 80094b2:	e008      	b.n	80094c6 <USBH_Process+0x3b6>
      break;
 80094b4:	bf00      	nop
 80094b6:	e006      	b.n	80094c6 <USBH_Process+0x3b6>
      break;
 80094b8:	bf00      	nop
 80094ba:	e004      	b.n	80094c6 <USBH_Process+0x3b6>
      break;
 80094bc:	bf00      	nop
 80094be:	e002      	b.n	80094c6 <USBH_Process+0x3b6>
      break;
 80094c0:	bf00      	nop
 80094c2:	e000      	b.n	80094c6 <USBH_Process+0x3b6>
      break;
 80094c4:	bf00      	nop
  }
  return USBH_OK;
 80094c6:	2300      	movs	r3, #0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b088      	sub	sp, #32
 80094d4:	af04      	add	r7, sp, #16
 80094d6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80094d8:	2301      	movs	r3, #1
 80094da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80094dc:	2301      	movs	r3, #1
 80094de:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	785b      	ldrb	r3, [r3, #1]
 80094e4:	2b07      	cmp	r3, #7
 80094e6:	f200 81c1 	bhi.w	800986c <USBH_HandleEnum+0x39c>
 80094ea:	a201      	add	r2, pc, #4	; (adr r2, 80094f0 <USBH_HandleEnum+0x20>)
 80094ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f0:	08009511 	.word	0x08009511
 80094f4:	080095cf 	.word	0x080095cf
 80094f8:	08009639 	.word	0x08009639
 80094fc:	080096c7 	.word	0x080096c7
 8009500:	08009731 	.word	0x08009731
 8009504:	080097a1 	.word	0x080097a1
 8009508:	080097e7 	.word	0x080097e7
 800950c:	0800982d 	.word	0x0800982d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009510:	2108      	movs	r1, #8
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fa50 	bl	80099b8 <USBH_Get_DevDesc>
 8009518:	4603      	mov	r3, r0
 800951a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800951c:	7bbb      	ldrb	r3, [r7, #14]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d130      	bne.n	8009584 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2201      	movs	r2, #1
 8009530:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	7919      	ldrb	r1, [r3, #4]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009546:	b292      	uxth	r2, r2
 8009548:	9202      	str	r2, [sp, #8]
 800954a:	2200      	movs	r2, #0
 800954c:	9201      	str	r2, [sp, #4]
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	4603      	mov	r3, r0
 8009552:	2280      	movs	r2, #128	; 0x80
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 ff77 	bl	800a448 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	7959      	ldrb	r1, [r3, #5]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800956e:	b292      	uxth	r2, r2
 8009570:	9202      	str	r2, [sp, #8]
 8009572:	2200      	movs	r2, #0
 8009574:	9201      	str	r2, [sp, #4]
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	4603      	mov	r3, r0
 800957a:	2200      	movs	r2, #0
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 ff63 	bl	800a448 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009582:	e175      	b.n	8009870 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009584:	7bbb      	ldrb	r3, [r7, #14]
 8009586:	2b03      	cmp	r3, #3
 8009588:	f040 8172 	bne.w	8009870 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009592:	3301      	adds	r3, #1
 8009594:	b2da      	uxtb	r2, r3
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80095a2:	2b03      	cmp	r3, #3
 80095a4:	d903      	bls.n	80095ae <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	220d      	movs	r2, #13
 80095aa:	701a      	strb	r2, [r3, #0]
      break;
 80095ac:	e160      	b.n	8009870 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	795b      	ldrb	r3, [r3, #5]
 80095b2:	4619      	mov	r1, r3
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f000 ff97 	bl	800a4e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	791b      	ldrb	r3, [r3, #4]
 80095be:	4619      	mov	r1, r3
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 ff91 	bl	800a4e8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2200      	movs	r2, #0
 80095ca:	701a      	strb	r2, [r3, #0]
      break;
 80095cc:	e150      	b.n	8009870 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80095ce:	2112      	movs	r1, #18
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 f9f1 	bl	80099b8 <USBH_Get_DevDesc>
 80095d6:	4603      	mov	r3, r0
 80095d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80095da:	7bbb      	ldrb	r3, [r7, #14]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d103      	bne.n	80095e8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2202      	movs	r2, #2
 80095e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80095e6:	e145      	b.n	8009874 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80095e8:	7bbb      	ldrb	r3, [r7, #14]
 80095ea:	2b03      	cmp	r3, #3
 80095ec:	f040 8142 	bne.w	8009874 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80095f6:	3301      	adds	r3, #1
 80095f8:	b2da      	uxtb	r2, r3
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009606:	2b03      	cmp	r3, #3
 8009608:	d903      	bls.n	8009612 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	220d      	movs	r2, #13
 800960e:	701a      	strb	r2, [r3, #0]
      break;
 8009610:	e130      	b.n	8009874 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	795b      	ldrb	r3, [r3, #5]
 8009616:	4619      	mov	r1, r3
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 ff65 	bl	800a4e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	791b      	ldrb	r3, [r3, #4]
 8009622:	4619      	mov	r1, r3
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 ff5f 	bl	800a4e8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2200      	movs	r2, #0
 800962e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2200      	movs	r2, #0
 8009634:	701a      	strb	r2, [r3, #0]
      break;
 8009636:	e11d      	b.n	8009874 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009638:	2101      	movs	r1, #1
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 fa68 	bl	8009b10 <USBH_SetAddress>
 8009640:	4603      	mov	r3, r0
 8009642:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009644:	7bbb      	ldrb	r3, [r7, #14]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d132      	bne.n	80096b0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800964a:	2002      	movs	r0, #2
 800964c:	f001 fa42 	bl	800aad4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2203      	movs	r2, #3
 800965c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	7919      	ldrb	r1, [r3, #4]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009672:	b292      	uxth	r2, r2
 8009674:	9202      	str	r2, [sp, #8]
 8009676:	2200      	movs	r2, #0
 8009678:	9201      	str	r2, [sp, #4]
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	4603      	mov	r3, r0
 800967e:	2280      	movs	r2, #128	; 0x80
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 fee1 	bl	800a448 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	7959      	ldrb	r1, [r3, #5]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009696:	687a      	ldr	r2, [r7, #4]
 8009698:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800969a:	b292      	uxth	r2, r2
 800969c:	9202      	str	r2, [sp, #8]
 800969e:	2200      	movs	r2, #0
 80096a0:	9201      	str	r2, [sp, #4]
 80096a2:	9300      	str	r3, [sp, #0]
 80096a4:	4603      	mov	r3, r0
 80096a6:	2200      	movs	r2, #0
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 fecd 	bl	800a448 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80096ae:	e0e3      	b.n	8009878 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80096b0:	7bbb      	ldrb	r3, [r7, #14]
 80096b2:	2b03      	cmp	r3, #3
 80096b4:	f040 80e0 	bne.w	8009878 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	220d      	movs	r2, #13
 80096bc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	705a      	strb	r2, [r3, #1]
      break;
 80096c4:	e0d8      	b.n	8009878 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80096c6:	2109      	movs	r1, #9
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 f99d 	bl	8009a08 <USBH_Get_CfgDesc>
 80096ce:	4603      	mov	r3, r0
 80096d0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80096d2:	7bbb      	ldrb	r3, [r7, #14]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d103      	bne.n	80096e0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2204      	movs	r2, #4
 80096dc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80096de:	e0cd      	b.n	800987c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80096e0:	7bbb      	ldrb	r3, [r7, #14]
 80096e2:	2b03      	cmp	r3, #3
 80096e4:	f040 80ca 	bne.w	800987c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80096ee:	3301      	adds	r3, #1
 80096f0:	b2da      	uxtb	r2, r3
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80096fe:	2b03      	cmp	r3, #3
 8009700:	d903      	bls.n	800970a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	220d      	movs	r2, #13
 8009706:	701a      	strb	r2, [r3, #0]
      break;
 8009708:	e0b8      	b.n	800987c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	795b      	ldrb	r3, [r3, #5]
 800970e:	4619      	mov	r1, r3
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fee9 	bl	800a4e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	791b      	ldrb	r3, [r3, #4]
 800971a:	4619      	mov	r1, r3
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f000 fee3 	bl	800a4e8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2200      	movs	r2, #0
 800972c:	701a      	strb	r2, [r3, #0]
      break;
 800972e:	e0a5      	b.n	800987c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8009736:	4619      	mov	r1, r3
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f000 f965 	bl	8009a08 <USBH_Get_CfgDesc>
 800973e:	4603      	mov	r3, r0
 8009740:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009742:	7bbb      	ldrb	r3, [r7, #14]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d103      	bne.n	8009750 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2205      	movs	r2, #5
 800974c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800974e:	e097      	b.n	8009880 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009750:	7bbb      	ldrb	r3, [r7, #14]
 8009752:	2b03      	cmp	r3, #3
 8009754:	f040 8094 	bne.w	8009880 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800975e:	3301      	adds	r3, #1
 8009760:	b2da      	uxtb	r2, r3
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800976e:	2b03      	cmp	r3, #3
 8009770:	d903      	bls.n	800977a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	220d      	movs	r2, #13
 8009776:	701a      	strb	r2, [r3, #0]
      break;
 8009778:	e082      	b.n	8009880 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	795b      	ldrb	r3, [r3, #5]
 800977e:	4619      	mov	r1, r3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 feb1 	bl	800a4e8 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	791b      	ldrb	r3, [r3, #4]
 800978a:	4619      	mov	r1, r3
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f000 feab 	bl	800a4e8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2200      	movs	r2, #0
 8009796:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	701a      	strb	r2, [r3, #0]
      break;
 800979e:	e06f      	b.n	8009880 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d019      	beq.n	80097de <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80097b6:	23ff      	movs	r3, #255	; 0xff
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 f949 	bl	8009a50 <USBH_Get_StringDesc>
 80097be:	4603      	mov	r3, r0
 80097c0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80097c2:	7bbb      	ldrb	r3, [r7, #14]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d103      	bne.n	80097d0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2206      	movs	r2, #6
 80097cc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80097ce:	e059      	b.n	8009884 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80097d0:	7bbb      	ldrb	r3, [r7, #14]
 80097d2:	2b03      	cmp	r3, #3
 80097d4:	d156      	bne.n	8009884 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2206      	movs	r2, #6
 80097da:	705a      	strb	r2, [r3, #1]
      break;
 80097dc:	e052      	b.n	8009884 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2206      	movs	r2, #6
 80097e2:	705a      	strb	r2, [r3, #1]
      break;
 80097e4:	e04e      	b.n	8009884 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d019      	beq.n	8009824 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80097fc:	23ff      	movs	r3, #255	; 0xff
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f926 	bl	8009a50 <USBH_Get_StringDesc>
 8009804:	4603      	mov	r3, r0
 8009806:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009808:	7bbb      	ldrb	r3, [r7, #14]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d103      	bne.n	8009816 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2207      	movs	r2, #7
 8009812:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009814:	e038      	b.n	8009888 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009816:	7bbb      	ldrb	r3, [r7, #14]
 8009818:	2b03      	cmp	r3, #3
 800981a:	d135      	bne.n	8009888 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2207      	movs	r2, #7
 8009820:	705a      	strb	r2, [r3, #1]
      break;
 8009822:	e031      	b.n	8009888 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2207      	movs	r2, #7
 8009828:	705a      	strb	r2, [r3, #1]
      break;
 800982a:	e02d      	b.n	8009888 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8009832:	2b00      	cmp	r3, #0
 8009834:	d017      	beq.n	8009866 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009842:	23ff      	movs	r3, #255	; 0xff
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 f903 	bl	8009a50 <USBH_Get_StringDesc>
 800984a:	4603      	mov	r3, r0
 800984c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800984e:	7bbb      	ldrb	r3, [r7, #14]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d102      	bne.n	800985a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009854:	2300      	movs	r3, #0
 8009856:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009858:	e018      	b.n	800988c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800985a:	7bbb      	ldrb	r3, [r7, #14]
 800985c:	2b03      	cmp	r3, #3
 800985e:	d115      	bne.n	800988c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8009860:	2300      	movs	r3, #0
 8009862:	73fb      	strb	r3, [r7, #15]
      break;
 8009864:	e012      	b.n	800988c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009866:	2300      	movs	r3, #0
 8009868:	73fb      	strb	r3, [r7, #15]
      break;
 800986a:	e00f      	b.n	800988c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800986c:	bf00      	nop
 800986e:	e00e      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 8009870:	bf00      	nop
 8009872:	e00c      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 8009874:	bf00      	nop
 8009876:	e00a      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 8009878:	bf00      	nop
 800987a:	e008      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 800987c:	bf00      	nop
 800987e:	e006      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 8009880:	bf00      	nop
 8009882:	e004      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 8009884:	bf00      	nop
 8009886:	e002      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 8009888:	bf00      	nop
 800988a:	e000      	b.n	800988e <USBH_HandleEnum+0x3be>
      break;
 800988c:	bf00      	nop
  }
  return Status;
 800988e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009890:	4618      	mov	r0, r3
 8009892:	3710      	adds	r7, #16
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	683a      	ldr	r2, [r7, #0]
 80098a6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80098aa:	bf00      	nop
 80098ac:	370c      	adds	r7, #12
 80098ae:	46bd      	mov	sp, r7
 80098b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b4:	4770      	bx	lr

080098b6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80098b6:	b580      	push	{r7, lr}
 80098b8:	b082      	sub	sp, #8
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80098c4:	1c5a      	adds	r2, r3, #1
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f000 f804 	bl	80098da <USBH_HandleSof>
}
 80098d2:	bf00      	nop
 80098d4:	3708      	adds	r7, #8
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80098da:	b580      	push	{r7, lr}
 80098dc:	b082      	sub	sp, #8
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	2b0b      	cmp	r3, #11
 80098ea:	d10a      	bne.n	8009902 <USBH_HandleSof+0x28>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d005      	beq.n	8009902 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098fc:	699b      	ldr	r3, [r3, #24]
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	4798      	blx	r3
  }
}
 8009902:	bf00      	nop
 8009904:	3708      	adds	r7, #8
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800990a:	b480      	push	{r7}
 800990c:	b083      	sub	sp, #12
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2201      	movs	r2, #1
 8009916:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800991a:	bf00      	nop
}
 800991c:	370c      	adds	r7, #12
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr

08009926 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009926:	b480      	push	{r7}
 8009928:	b083      	sub	sp, #12
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2200      	movs	r2, #0
 8009932:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8009936:	bf00      	nop
}
 8009938:	370c      	adds	r7, #12
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr

08009942 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009942:	b480      	push	{r7}
 8009944:	b083      	sub	sp, #12
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2201      	movs	r2, #1
 800994e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2200      	movs	r2, #0
 8009956:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009962:	2300      	movs	r3, #0
}
 8009964:	4618      	mov	r0, r3
 8009966:	370c      	adds	r7, #12
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr

08009970 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2201      	movs	r2, #1
 800997c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2200      	movs	r2, #0
 8009984:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f000 ff56 	bl	800a842 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	791b      	ldrb	r3, [r3, #4]
 800999a:	4619      	mov	r1, r3
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fda3 	bl	800a4e8 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	795b      	ldrb	r3, [r3, #5]
 80099a6:	4619      	mov	r1, r3
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 fd9d 	bl	800a4e8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b086      	sub	sp, #24
 80099bc:	af02      	add	r7, sp, #8
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	460b      	mov	r3, r1
 80099c2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 80099ca:	78fb      	ldrb	r3, [r7, #3]
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	4613      	mov	r3, r2
 80099d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80099d6:	2100      	movs	r1, #0
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 f864 	bl	8009aa6 <USBH_GetDescriptor>
 80099de:	4603      	mov	r3, r0
 80099e0:	73fb      	strb	r3, [r7, #15]
 80099e2:	7bfb      	ldrb	r3, [r7, #15]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d10a      	bne.n	80099fe <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f203 3026 	addw	r0, r3, #806	; 0x326
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80099f4:	78fa      	ldrb	r2, [r7, #3]
 80099f6:	b292      	uxth	r2, r2
 80099f8:	4619      	mov	r1, r3
 80099fa:	f000 f918 	bl	8009c2e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80099fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3710      	adds	r7, #16
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b086      	sub	sp, #24
 8009a0c:	af02      	add	r7, sp, #8
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	460b      	mov	r3, r1
 8009a12:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	331c      	adds	r3, #28
 8009a18:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009a1a:	887b      	ldrh	r3, [r7, #2]
 8009a1c:	9300      	str	r3, [sp, #0]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a24:	2100      	movs	r1, #0
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f83d 	bl	8009aa6 <USBH_GetDescriptor>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	72fb      	strb	r3, [r7, #11]
 8009a30:	7afb      	ldrb	r3, [r7, #11]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d107      	bne.n	8009a46 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009a3c:	887a      	ldrh	r2, [r7, #2]
 8009a3e:	68f9      	ldr	r1, [r7, #12]
 8009a40:	4618      	mov	r0, r3
 8009a42:	f000 f964 	bl	8009d0e <USBH_ParseCfgDesc>
  }

  return status;
 8009a46:	7afb      	ldrb	r3, [r7, #11]
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3710      	adds	r7, #16
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}

08009a50 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b088      	sub	sp, #32
 8009a54:	af02      	add	r7, sp, #8
 8009a56:	60f8      	str	r0, [r7, #12]
 8009a58:	607a      	str	r2, [r7, #4]
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	72fb      	strb	r3, [r7, #11]
 8009a60:	4613      	mov	r3, r2
 8009a62:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8009a64:	7afb      	ldrb	r3, [r7, #11]
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009a6c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009a74:	893b      	ldrh	r3, [r7, #8]
 8009a76:	9300      	str	r3, [sp, #0]
 8009a78:	460b      	mov	r3, r1
 8009a7a:	2100      	movs	r1, #0
 8009a7c:	68f8      	ldr	r0, [r7, #12]
 8009a7e:	f000 f812 	bl	8009aa6 <USBH_GetDescriptor>
 8009a82:	4603      	mov	r3, r0
 8009a84:	75fb      	strb	r3, [r7, #23]
 8009a86:	7dfb      	ldrb	r3, [r7, #23]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d107      	bne.n	8009a9c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009a92:	893a      	ldrh	r2, [r7, #8]
 8009a94:	6879      	ldr	r1, [r7, #4]
 8009a96:	4618      	mov	r0, r3
 8009a98:	f000 fa37 	bl	8009f0a <USBH_ParseStringDesc>
  }

  return status;
 8009a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3718      	adds	r7, #24
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009aa6:	b580      	push	{r7, lr}
 8009aa8:	b084      	sub	sp, #16
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	60f8      	str	r0, [r7, #12]
 8009aae:	607b      	str	r3, [r7, #4]
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	72fb      	strb	r3, [r7, #11]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	789b      	ldrb	r3, [r3, #2]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d11c      	bne.n	8009afa <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009ac0:	7afb      	ldrb	r3, [r7, #11]
 8009ac2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009ac6:	b2da      	uxtb	r2, r3
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2206      	movs	r2, #6
 8009ad0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	893a      	ldrh	r2, [r7, #8]
 8009ad6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009ad8:	893b      	ldrh	r3, [r7, #8]
 8009ada:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009ade:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ae2:	d104      	bne.n	8009aee <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f240 4209 	movw	r2, #1033	; 0x409
 8009aea:	829a      	strh	r2, [r3, #20]
 8009aec:	e002      	b.n	8009af4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2200      	movs	r2, #0
 8009af2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	8b3a      	ldrh	r2, [r7, #24]
 8009af8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009afa:	8b3b      	ldrh	r3, [r7, #24]
 8009afc:	461a      	mov	r2, r3
 8009afe:	6879      	ldr	r1, [r7, #4]
 8009b00:	68f8      	ldr	r0, [r7, #12]
 8009b02:	f000 fa50 	bl	8009fa6 <USBH_CtlReq>
 8009b06:	4603      	mov	r3, r0
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b082      	sub	sp, #8
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	460b      	mov	r3, r1
 8009b1a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	789b      	ldrb	r3, [r3, #2]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d10f      	bne.n	8009b44 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2205      	movs	r2, #5
 8009b2e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009b30:	78fb      	ldrb	r3, [r7, #3]
 8009b32:	b29a      	uxth	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2200      	movs	r2, #0
 8009b42:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009b44:	2200      	movs	r2, #0
 8009b46:	2100      	movs	r1, #0
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 fa2c 	bl	8009fa6 <USBH_CtlReq>
 8009b4e:	4603      	mov	r3, r0
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3708      	adds	r7, #8
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b082      	sub	sp, #8
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	460b      	mov	r3, r1
 8009b62:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	789b      	ldrb	r3, [r3, #2]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d10e      	bne.n	8009b8a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2209      	movs	r2, #9
 8009b76:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	887a      	ldrh	r2, [r7, #2]
 8009b7c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	2100      	movs	r1, #0
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f000 fa09 	bl	8009fa6 <USBH_CtlReq>
 8009b94:	4603      	mov	r3, r0
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3708      	adds	r7, #8
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b082      	sub	sp, #8
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	6078      	str	r0, [r7, #4]
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	789b      	ldrb	r3, [r3, #2]
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d10f      	bne.n	8009bd2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2203      	movs	r2, #3
 8009bbc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009bbe:	78fb      	ldrb	r3, [r7, #3]
 8009bc0:	b29a      	uxth	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 f9e5 	bl	8009fa6 <USBH_CtlReq>
 8009bdc:	4603      	mov	r3, r0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3708      	adds	r7, #8
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}

08009be6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b082      	sub	sp, #8
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	6078      	str	r0, [r7, #4]
 8009bee:	460b      	mov	r3, r1
 8009bf0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	789b      	ldrb	r3, [r3, #2]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d10f      	bne.n	8009c1a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2202      	movs	r2, #2
 8009bfe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2201      	movs	r2, #1
 8009c04:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009c0c:	78fb      	ldrb	r3, [r7, #3]
 8009c0e:	b29a      	uxth	r2, r3
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 f9c1 	bl	8009fa6 <USBH_CtlReq>
 8009c24:	4603      	mov	r3, r0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3708      	adds	r7, #8
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8009c2e:	b480      	push	{r7}
 8009c30:	b085      	sub	sp, #20
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	60f8      	str	r0, [r7, #12]
 8009c36:	60b9      	str	r1, [r7, #8]
 8009c38:	4613      	mov	r3, r2
 8009c3a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	781a      	ldrb	r2, [r3, #0]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	785a      	ldrb	r2, [r3, #1]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	3302      	adds	r3, #2
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	b29a      	uxth	r2, r3
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	3303      	adds	r3, #3
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	021b      	lsls	r3, r3, #8
 8009c5e:	b29b      	uxth	r3, r3
 8009c60:	4313      	orrs	r3, r2
 8009c62:	b29a      	uxth	r2, r3
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	791a      	ldrb	r2, [r3, #4]
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	795a      	ldrb	r2, [r3, #5]
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	799a      	ldrb	r2, [r3, #6]
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	79da      	ldrb	r2, [r3, #7]
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8009c88:	88fb      	ldrh	r3, [r7, #6]
 8009c8a:	2b08      	cmp	r3, #8
 8009c8c:	d939      	bls.n	8009d02 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	3308      	adds	r3, #8
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	3309      	adds	r3, #9
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	b29b      	uxth	r3, r3
 8009c9e:	021b      	lsls	r3, r3, #8
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	b29a      	uxth	r2, r3
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	330a      	adds	r3, #10
 8009cae:	781b      	ldrb	r3, [r3, #0]
 8009cb0:	b29a      	uxth	r2, r3
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	330b      	adds	r3, #11
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	021b      	lsls	r3, r3, #8
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	b29a      	uxth	r2, r3
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	330c      	adds	r3, #12
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	b29a      	uxth	r2, r3
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	330d      	adds	r3, #13
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	b29b      	uxth	r3, r3
 8009cd6:	021b      	lsls	r3, r3, #8
 8009cd8:	b29b      	uxth	r3, r3
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	b29a      	uxth	r2, r3
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	7b9a      	ldrb	r2, [r3, #14]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	7bda      	ldrb	r2, [r3, #15]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	7c1a      	ldrb	r2, [r3, #16]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	7c5a      	ldrb	r2, [r3, #17]
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	745a      	strb	r2, [r3, #17]
  }
}
 8009d02:	bf00      	nop
 8009d04:	3714      	adds	r7, #20
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr

08009d0e <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8009d0e:	b580      	push	{r7, lr}
 8009d10:	b08a      	sub	sp, #40	; 0x28
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	60f8      	str	r0, [r7, #12]
 8009d16:	60b9      	str	r1, [r7, #8]
 8009d18:	4613      	mov	r3, r2
 8009d1a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009d20:	2300      	movs	r3, #0
 8009d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8009d26:	2300      	movs	r3, #0
 8009d28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	781a      	ldrb	r2, [r3, #0]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	785a      	ldrb	r2, [r3, #1]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	3302      	adds	r3, #2
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	3303      	adds	r3, #3
 8009d4c:	781b      	ldrb	r3, [r3, #0]
 8009d4e:	b29b      	uxth	r3, r3
 8009d50:	021b      	lsls	r3, r3, #8
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	4313      	orrs	r3, r2
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	791a      	ldrb	r2, [r3, #4]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	795a      	ldrb	r2, [r3, #5]
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	799a      	ldrb	r2, [r3, #6]
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	79da      	ldrb	r2, [r3, #7]
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	7a1a      	ldrb	r2, [r3, #8]
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009d84:	88fb      	ldrh	r3, [r7, #6]
 8009d86:	2b09      	cmp	r3, #9
 8009d88:	d95f      	bls.n	8009e4a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8009d8a:	2309      	movs	r3, #9
 8009d8c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009d92:	e051      	b.n	8009e38 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009d94:	f107 0316 	add.w	r3, r7, #22
 8009d98:	4619      	mov	r1, r3
 8009d9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009d9c:	f000 f8e8 	bl	8009f70 <USBH_GetNextDesc>
 8009da0:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8009da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da4:	785b      	ldrb	r3, [r3, #1]
 8009da6:	2b04      	cmp	r3, #4
 8009da8:	d146      	bne.n	8009e38 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8009daa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009dae:	221a      	movs	r2, #26
 8009db0:	fb02 f303 	mul.w	r3, r2, r3
 8009db4:	3308      	adds	r3, #8
 8009db6:	68fa      	ldr	r2, [r7, #12]
 8009db8:	4413      	add	r3, r2
 8009dba:	3302      	adds	r3, #2
 8009dbc:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009dbe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009dc0:	69f8      	ldr	r0, [r7, #28]
 8009dc2:	f000 f846 	bl	8009e52 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009dd0:	e022      	b.n	8009e18 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009dd2:	f107 0316 	add.w	r3, r7, #22
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009dda:	f000 f8c9 	bl	8009f70 <USBH_GetNextDesc>
 8009dde:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8009de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de2:	785b      	ldrb	r3, [r3, #1]
 8009de4:	2b05      	cmp	r3, #5
 8009de6:	d117      	bne.n	8009e18 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009de8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009dec:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009df0:	3201      	adds	r2, #1
 8009df2:	00d2      	lsls	r2, r2, #3
 8009df4:	211a      	movs	r1, #26
 8009df6:	fb01 f303 	mul.w	r3, r1, r3
 8009dfa:	4413      	add	r3, r2
 8009dfc:	3308      	adds	r3, #8
 8009dfe:	68fa      	ldr	r2, [r7, #12]
 8009e00:	4413      	add	r3, r2
 8009e02:	3304      	adds	r3, #4
 8009e04:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8009e06:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e08:	69b8      	ldr	r0, [r7, #24]
 8009e0a:	f000 f851 	bl	8009eb0 <USBH_ParseEPDesc>
            ep_ix++;
 8009e0e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009e12:	3301      	adds	r3, #1
 8009e14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009e18:	69fb      	ldr	r3, [r7, #28]
 8009e1a:	791b      	ldrb	r3, [r3, #4]
 8009e1c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d204      	bcs.n	8009e2e <USBH_ParseCfgDesc+0x120>
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	885a      	ldrh	r2, [r3, #2]
 8009e28:	8afb      	ldrh	r3, [r7, #22]
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d8d1      	bhi.n	8009dd2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8009e2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e32:	3301      	adds	r3, #1
 8009e34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009e38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d804      	bhi.n	8009e4a <USBH_ParseCfgDesc+0x13c>
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	885a      	ldrh	r2, [r3, #2]
 8009e44:	8afb      	ldrh	r3, [r7, #22]
 8009e46:	429a      	cmp	r2, r3
 8009e48:	d8a4      	bhi.n	8009d94 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8009e4a:	bf00      	nop
 8009e4c:	3728      	adds	r7, #40	; 0x28
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}

08009e52 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8009e52:	b480      	push	{r7}
 8009e54:	b083      	sub	sp, #12
 8009e56:	af00      	add	r7, sp, #0
 8009e58:	6078      	str	r0, [r7, #4]
 8009e5a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	781a      	ldrb	r2, [r3, #0]
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	785a      	ldrb	r2, [r3, #1]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	789a      	ldrb	r2, [r3, #2]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	78da      	ldrb	r2, [r3, #3]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	791a      	ldrb	r2, [r3, #4]
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	795a      	ldrb	r2, [r3, #5]
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	799a      	ldrb	r2, [r3, #6]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	79da      	ldrb	r2, [r3, #7]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	7a1a      	ldrb	r2, [r3, #8]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	721a      	strb	r2, [r3, #8]
}
 8009ea4:	bf00      	nop
 8009ea6:	370c      	adds	r7, #12
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr

08009eb0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	781a      	ldrb	r2, [r3, #0]
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	785a      	ldrb	r2, [r3, #1]
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	789a      	ldrb	r2, [r3, #2]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	78da      	ldrb	r2, [r3, #3]
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	3304      	adds	r3, #4
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	b29a      	uxth	r2, r3
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	3305      	adds	r3, #5
 8009ee6:	781b      	ldrb	r3, [r3, #0]
 8009ee8:	b29b      	uxth	r3, r3
 8009eea:	021b      	lsls	r3, r3, #8
 8009eec:	b29b      	uxth	r3, r3
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	b29a      	uxth	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	799a      	ldrb	r2, [r3, #6]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	719a      	strb	r2, [r3, #6]
}
 8009efe:	bf00      	nop
 8009f00:	370c      	adds	r7, #12
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009f0a:	b480      	push	{r7}
 8009f0c:	b087      	sub	sp, #28
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	60f8      	str	r0, [r7, #12]
 8009f12:	60b9      	str	r1, [r7, #8]
 8009f14:	4613      	mov	r3, r2
 8009f16:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	2b03      	cmp	r3, #3
 8009f20:	d120      	bne.n	8009f64 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	1e9a      	subs	r2, r3, #2
 8009f28:	88fb      	ldrh	r3, [r7, #6]
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	bf28      	it	cs
 8009f2e:	4613      	movcs	r3, r2
 8009f30:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	3302      	adds	r3, #2
 8009f36:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009f38:	2300      	movs	r3, #0
 8009f3a:	82fb      	strh	r3, [r7, #22]
 8009f3c:	e00b      	b.n	8009f56 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009f3e:	8afb      	ldrh	r3, [r7, #22]
 8009f40:	68fa      	ldr	r2, [r7, #12]
 8009f42:	4413      	add	r3, r2
 8009f44:	781a      	ldrb	r2, [r3, #0]
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009f50:	8afb      	ldrh	r3, [r7, #22]
 8009f52:	3302      	adds	r3, #2
 8009f54:	82fb      	strh	r3, [r7, #22]
 8009f56:	8afa      	ldrh	r2, [r7, #22]
 8009f58:	8abb      	ldrh	r3, [r7, #20]
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d3ef      	bcc.n	8009f3e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	2200      	movs	r2, #0
 8009f62:	701a      	strb	r2, [r3, #0]
  }
}
 8009f64:	bf00      	nop
 8009f66:	371c      	adds	r7, #28
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b085      	sub	sp, #20
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	881a      	ldrh	r2, [r3, #0]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	781b      	ldrb	r3, [r3, #0]
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	4413      	add	r3, r2
 8009f86:	b29a      	uxth	r2, r3
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	781b      	ldrb	r3, [r3, #0]
 8009f90:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	4413      	add	r3, r2
 8009f96:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009f98:	68fb      	ldr	r3, [r7, #12]
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3714      	adds	r7, #20
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b086      	sub	sp, #24
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	60f8      	str	r0, [r7, #12]
 8009fae:	60b9      	str	r1, [r7, #8]
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	789b      	ldrb	r3, [r3, #2]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d002      	beq.n	8009fc6 <USBH_CtlReq+0x20>
 8009fc0:	2b02      	cmp	r3, #2
 8009fc2:	d00f      	beq.n	8009fe4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009fc4:	e027      	b.n	800a016 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	68ba      	ldr	r2, [r7, #8]
 8009fca:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	88fa      	ldrh	r2, [r7, #6]
 8009fd0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2202      	movs	r2, #2
 8009fdc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	75fb      	strb	r3, [r7, #23]
      break;
 8009fe2:	e018      	b.n	800a016 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f000 f81b 	bl	800a020 <USBH_HandleControl>
 8009fea:	4603      	mov	r3, r0
 8009fec:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d002      	beq.n	8009ffa <USBH_CtlReq+0x54>
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
 8009ff6:	2b03      	cmp	r3, #3
 8009ff8:	d106      	bne.n	800a008 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2200      	movs	r2, #0
 800a004:	761a      	strb	r2, [r3, #24]
      break;
 800a006:	e005      	b.n	800a014 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a008:	7dfb      	ldrb	r3, [r7, #23]
 800a00a:	2b02      	cmp	r3, #2
 800a00c:	d102      	bne.n	800a014 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2201      	movs	r2, #1
 800a012:	709a      	strb	r2, [r3, #2]
      break;
 800a014:	bf00      	nop
  }
  return status;
 800a016:	7dfb      	ldrb	r3, [r7, #23]
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3718      	adds	r7, #24
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b086      	sub	sp, #24
 800a024:	af02      	add	r7, sp, #8
 800a026:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a028:	2301      	movs	r3, #1
 800a02a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a02c:	2300      	movs	r3, #0
 800a02e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	7e1b      	ldrb	r3, [r3, #24]
 800a034:	3b01      	subs	r3, #1
 800a036:	2b0a      	cmp	r3, #10
 800a038:	f200 8156 	bhi.w	800a2e8 <USBH_HandleControl+0x2c8>
 800a03c:	a201      	add	r2, pc, #4	; (adr r2, 800a044 <USBH_HandleControl+0x24>)
 800a03e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a042:	bf00      	nop
 800a044:	0800a071 	.word	0x0800a071
 800a048:	0800a08b 	.word	0x0800a08b
 800a04c:	0800a0f5 	.word	0x0800a0f5
 800a050:	0800a11b 	.word	0x0800a11b
 800a054:	0800a153 	.word	0x0800a153
 800a058:	0800a17d 	.word	0x0800a17d
 800a05c:	0800a1cf 	.word	0x0800a1cf
 800a060:	0800a1f1 	.word	0x0800a1f1
 800a064:	0800a22d 	.word	0x0800a22d
 800a068:	0800a253 	.word	0x0800a253
 800a06c:	0800a291 	.word	0x0800a291
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f103 0110 	add.w	r1, r3, #16
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	795b      	ldrb	r3, [r3, #5]
 800a07a:	461a      	mov	r2, r3
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f000 f943 	bl	800a308 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2202      	movs	r2, #2
 800a086:	761a      	strb	r2, [r3, #24]
      break;
 800a088:	e139      	b.n	800a2fe <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	795b      	ldrb	r3, [r3, #5]
 800a08e:	4619      	mov	r1, r3
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 fcc5 	bl	800aa20 <USBH_LL_GetURBState>
 800a096:	4603      	mov	r3, r0
 800a098:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a09a:	7bbb      	ldrb	r3, [r7, #14]
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d11e      	bne.n	800a0de <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	7c1b      	ldrb	r3, [r3, #16]
 800a0a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a0a8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	8adb      	ldrh	r3, [r3, #22]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00a      	beq.n	800a0c8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a0b2:	7b7b      	ldrb	r3, [r7, #13]
 800a0b4:	2b80      	cmp	r3, #128	; 0x80
 800a0b6:	d103      	bne.n	800a0c0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2203      	movs	r2, #3
 800a0bc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a0be:	e115      	b.n	800a2ec <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2205      	movs	r2, #5
 800a0c4:	761a      	strb	r2, [r3, #24]
      break;
 800a0c6:	e111      	b.n	800a2ec <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a0c8:	7b7b      	ldrb	r3, [r7, #13]
 800a0ca:	2b80      	cmp	r3, #128	; 0x80
 800a0cc:	d103      	bne.n	800a0d6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2209      	movs	r2, #9
 800a0d2:	761a      	strb	r2, [r3, #24]
      break;
 800a0d4:	e10a      	b.n	800a2ec <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2207      	movs	r2, #7
 800a0da:	761a      	strb	r2, [r3, #24]
      break;
 800a0dc:	e106      	b.n	800a2ec <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a0de:	7bbb      	ldrb	r3, [r7, #14]
 800a0e0:	2b04      	cmp	r3, #4
 800a0e2:	d003      	beq.n	800a0ec <USBH_HandleControl+0xcc>
 800a0e4:	7bbb      	ldrb	r3, [r7, #14]
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	f040 8100 	bne.w	800a2ec <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	220b      	movs	r2, #11
 800a0f0:	761a      	strb	r2, [r3, #24]
      break;
 800a0f2:	e0fb      	b.n	800a2ec <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a0fa:	b29a      	uxth	r2, r3
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6899      	ldr	r1, [r3, #8]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	899a      	ldrh	r2, [r3, #12]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	791b      	ldrb	r3, [r3, #4]
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f000 f93a 	bl	800a386 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2204      	movs	r2, #4
 800a116:	761a      	strb	r2, [r3, #24]
      break;
 800a118:	e0f1      	b.n	800a2fe <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	791b      	ldrb	r3, [r3, #4]
 800a11e:	4619      	mov	r1, r3
 800a120:	6878      	ldr	r0, [r7, #4]
 800a122:	f000 fc7d 	bl	800aa20 <USBH_LL_GetURBState>
 800a126:	4603      	mov	r3, r0
 800a128:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a12a:	7bbb      	ldrb	r3, [r7, #14]
 800a12c:	2b01      	cmp	r3, #1
 800a12e:	d102      	bne.n	800a136 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2209      	movs	r2, #9
 800a134:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a136:	7bbb      	ldrb	r3, [r7, #14]
 800a138:	2b05      	cmp	r3, #5
 800a13a:	d102      	bne.n	800a142 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a13c:	2303      	movs	r3, #3
 800a13e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a140:	e0d6      	b.n	800a2f0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	2b04      	cmp	r3, #4
 800a146:	f040 80d3 	bne.w	800a2f0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	220b      	movs	r2, #11
 800a14e:	761a      	strb	r2, [r3, #24]
      break;
 800a150:	e0ce      	b.n	800a2f0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6899      	ldr	r1, [r3, #8]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	899a      	ldrh	r2, [r3, #12]
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	795b      	ldrb	r3, [r3, #5]
 800a15e:	2001      	movs	r0, #1
 800a160:	9000      	str	r0, [sp, #0]
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 f8ea 	bl	800a33c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a16e:	b29a      	uxth	r2, r3
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2206      	movs	r2, #6
 800a178:	761a      	strb	r2, [r3, #24]
      break;
 800a17a:	e0c0      	b.n	800a2fe <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	795b      	ldrb	r3, [r3, #5]
 800a180:	4619      	mov	r1, r3
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fc4c 	bl	800aa20 <USBH_LL_GetURBState>
 800a188:	4603      	mov	r3, r0
 800a18a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a18c:	7bbb      	ldrb	r3, [r7, #14]
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d103      	bne.n	800a19a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2207      	movs	r2, #7
 800a196:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a198:	e0ac      	b.n	800a2f4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a19a:	7bbb      	ldrb	r3, [r7, #14]
 800a19c:	2b05      	cmp	r3, #5
 800a19e:	d105      	bne.n	800a1ac <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	220c      	movs	r2, #12
 800a1a4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a1a6:	2303      	movs	r3, #3
 800a1a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a1aa:	e0a3      	b.n	800a2f4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a1ac:	7bbb      	ldrb	r3, [r7, #14]
 800a1ae:	2b02      	cmp	r3, #2
 800a1b0:	d103      	bne.n	800a1ba <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2205      	movs	r2, #5
 800a1b6:	761a      	strb	r2, [r3, #24]
      break;
 800a1b8:	e09c      	b.n	800a2f4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a1ba:	7bbb      	ldrb	r3, [r7, #14]
 800a1bc:	2b04      	cmp	r3, #4
 800a1be:	f040 8099 	bne.w	800a2f4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	220b      	movs	r2, #11
 800a1c6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a1c8:	2302      	movs	r3, #2
 800a1ca:	73fb      	strb	r3, [r7, #15]
      break;
 800a1cc:	e092      	b.n	800a2f4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	791b      	ldrb	r3, [r3, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f000 f8d5 	bl	800a386 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2208      	movs	r2, #8
 800a1ec:	761a      	strb	r2, [r3, #24]

      break;
 800a1ee:	e086      	b.n	800a2fe <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	791b      	ldrb	r3, [r3, #4]
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f000 fc12 	bl	800aa20 <USBH_LL_GetURBState>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a200:	7bbb      	ldrb	r3, [r7, #14]
 800a202:	2b01      	cmp	r3, #1
 800a204:	d105      	bne.n	800a212 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	220d      	movs	r2, #13
 800a20a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a20c:	2300      	movs	r3, #0
 800a20e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a210:	e072      	b.n	800a2f8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a212:	7bbb      	ldrb	r3, [r7, #14]
 800a214:	2b04      	cmp	r3, #4
 800a216:	d103      	bne.n	800a220 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	220b      	movs	r2, #11
 800a21c:	761a      	strb	r2, [r3, #24]
      break;
 800a21e:	e06b      	b.n	800a2f8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a220:	7bbb      	ldrb	r3, [r7, #14]
 800a222:	2b05      	cmp	r3, #5
 800a224:	d168      	bne.n	800a2f8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a226:	2303      	movs	r3, #3
 800a228:	73fb      	strb	r3, [r7, #15]
      break;
 800a22a:	e065      	b.n	800a2f8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	795b      	ldrb	r3, [r3, #5]
 800a230:	2201      	movs	r2, #1
 800a232:	9200      	str	r2, [sp, #0]
 800a234:	2200      	movs	r2, #0
 800a236:	2100      	movs	r1, #0
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f000 f87f 	bl	800a33c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a244:	b29a      	uxth	r2, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	220a      	movs	r2, #10
 800a24e:	761a      	strb	r2, [r3, #24]
      break;
 800a250:	e055      	b.n	800a2fe <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	795b      	ldrb	r3, [r3, #5]
 800a256:	4619      	mov	r1, r3
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 fbe1 	bl	800aa20 <USBH_LL_GetURBState>
 800a25e:	4603      	mov	r3, r0
 800a260:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a262:	7bbb      	ldrb	r3, [r7, #14]
 800a264:	2b01      	cmp	r3, #1
 800a266:	d105      	bne.n	800a274 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a268:	2300      	movs	r3, #0
 800a26a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	220d      	movs	r2, #13
 800a270:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a272:	e043      	b.n	800a2fc <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a274:	7bbb      	ldrb	r3, [r7, #14]
 800a276:	2b02      	cmp	r3, #2
 800a278:	d103      	bne.n	800a282 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2209      	movs	r2, #9
 800a27e:	761a      	strb	r2, [r3, #24]
      break;
 800a280:	e03c      	b.n	800a2fc <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	2b04      	cmp	r3, #4
 800a286:	d139      	bne.n	800a2fc <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	220b      	movs	r2, #11
 800a28c:	761a      	strb	r2, [r3, #24]
      break;
 800a28e:	e035      	b.n	800a2fc <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	7e5b      	ldrb	r3, [r3, #25]
 800a294:	3301      	adds	r3, #1
 800a296:	b2da      	uxtb	r2, r3
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	765a      	strb	r2, [r3, #25]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	7e5b      	ldrb	r3, [r3, #25]
 800a2a0:	2b02      	cmp	r3, #2
 800a2a2:	d806      	bhi.n	800a2b2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2201      	movs	r2, #1
 800a2ae:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a2b0:	e025      	b.n	800a2fe <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a2b8:	2106      	movs	r1, #6
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	795b      	ldrb	r3, [r3, #5]
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 f90c 	bl	800a4e8 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	791b      	ldrb	r3, [r3, #4]
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 f906 	bl	800a4e8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a2e2:	2302      	movs	r3, #2
 800a2e4:	73fb      	strb	r3, [r7, #15]
      break;
 800a2e6:	e00a      	b.n	800a2fe <USBH_HandleControl+0x2de>

    default:
      break;
 800a2e8:	bf00      	nop
 800a2ea:	e008      	b.n	800a2fe <USBH_HandleControl+0x2de>
      break;
 800a2ec:	bf00      	nop
 800a2ee:	e006      	b.n	800a2fe <USBH_HandleControl+0x2de>
      break;
 800a2f0:	bf00      	nop
 800a2f2:	e004      	b.n	800a2fe <USBH_HandleControl+0x2de>
      break;
 800a2f4:	bf00      	nop
 800a2f6:	e002      	b.n	800a2fe <USBH_HandleControl+0x2de>
      break;
 800a2f8:	bf00      	nop
 800a2fa:	e000      	b.n	800a2fe <USBH_HandleControl+0x2de>
      break;
 800a2fc:	bf00      	nop
  }

  return status;
 800a2fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800a300:	4618      	mov	r0, r3
 800a302:	3710      	adds	r7, #16
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b088      	sub	sp, #32
 800a30c:	af04      	add	r7, sp, #16
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	4613      	mov	r3, r2
 800a314:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a316:	79f9      	ldrb	r1, [r7, #7]
 800a318:	2300      	movs	r3, #0
 800a31a:	9303      	str	r3, [sp, #12]
 800a31c:	2308      	movs	r3, #8
 800a31e:	9302      	str	r3, [sp, #8]
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	9301      	str	r3, [sp, #4]
 800a324:	2300      	movs	r3, #0
 800a326:	9300      	str	r3, [sp, #0]
 800a328:	2300      	movs	r3, #0
 800a32a:	2200      	movs	r2, #0
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f000 fb46 	bl	800a9be <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800a332:	2300      	movs	r3, #0
}
 800a334:	4618      	mov	r0, r3
 800a336:	3710      	adds	r7, #16
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b088      	sub	sp, #32
 800a340:	af04      	add	r7, sp, #16
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	4611      	mov	r1, r2
 800a348:	461a      	mov	r2, r3
 800a34a:	460b      	mov	r3, r1
 800a34c:	80fb      	strh	r3, [r7, #6]
 800a34e:	4613      	mov	r3, r2
 800a350:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d001      	beq.n	800a360 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a35c:	2300      	movs	r3, #0
 800a35e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a360:	7979      	ldrb	r1, [r7, #5]
 800a362:	7e3b      	ldrb	r3, [r7, #24]
 800a364:	9303      	str	r3, [sp, #12]
 800a366:	88fb      	ldrh	r3, [r7, #6]
 800a368:	9302      	str	r3, [sp, #8]
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	9301      	str	r3, [sp, #4]
 800a36e:	2301      	movs	r3, #1
 800a370:	9300      	str	r3, [sp, #0]
 800a372:	2300      	movs	r3, #0
 800a374:	2200      	movs	r2, #0
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f000 fb21 	bl	800a9be <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a37c:	2300      	movs	r3, #0
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b088      	sub	sp, #32
 800a38a:	af04      	add	r7, sp, #16
 800a38c:	60f8      	str	r0, [r7, #12]
 800a38e:	60b9      	str	r1, [r7, #8]
 800a390:	4611      	mov	r1, r2
 800a392:	461a      	mov	r2, r3
 800a394:	460b      	mov	r3, r1
 800a396:	80fb      	strh	r3, [r7, #6]
 800a398:	4613      	mov	r3, r2
 800a39a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a39c:	7979      	ldrb	r1, [r7, #5]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	9303      	str	r3, [sp, #12]
 800a3a2:	88fb      	ldrh	r3, [r7, #6]
 800a3a4:	9302      	str	r3, [sp, #8]
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	9301      	str	r3, [sp, #4]
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	9300      	str	r3, [sp, #0]
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	2201      	movs	r2, #1
 800a3b2:	68f8      	ldr	r0, [r7, #12]
 800a3b4:	f000 fb03 	bl	800a9be <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a3b8:	2300      	movs	r3, #0

}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3710      	adds	r7, #16
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}

0800a3c2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a3c2:	b580      	push	{r7, lr}
 800a3c4:	b088      	sub	sp, #32
 800a3c6:	af04      	add	r7, sp, #16
 800a3c8:	60f8      	str	r0, [r7, #12]
 800a3ca:	60b9      	str	r1, [r7, #8]
 800a3cc:	4611      	mov	r1, r2
 800a3ce:	461a      	mov	r2, r3
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	80fb      	strh	r3, [r7, #6]
 800a3d4:	4613      	mov	r3, r2
 800a3d6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d001      	beq.n	800a3e6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a3e6:	7979      	ldrb	r1, [r7, #5]
 800a3e8:	7e3b      	ldrb	r3, [r7, #24]
 800a3ea:	9303      	str	r3, [sp, #12]
 800a3ec:	88fb      	ldrh	r3, [r7, #6]
 800a3ee:	9302      	str	r3, [sp, #8]
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	9301      	str	r3, [sp, #4]
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	9300      	str	r3, [sp, #0]
 800a3f8:	2302      	movs	r3, #2
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	68f8      	ldr	r0, [r7, #12]
 800a3fe:	f000 fade 	bl	800a9be <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b088      	sub	sp, #32
 800a410:	af04      	add	r7, sp, #16
 800a412:	60f8      	str	r0, [r7, #12]
 800a414:	60b9      	str	r1, [r7, #8]
 800a416:	4611      	mov	r1, r2
 800a418:	461a      	mov	r2, r3
 800a41a:	460b      	mov	r3, r1
 800a41c:	80fb      	strh	r3, [r7, #6]
 800a41e:	4613      	mov	r3, r2
 800a420:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a422:	7979      	ldrb	r1, [r7, #5]
 800a424:	2300      	movs	r3, #0
 800a426:	9303      	str	r3, [sp, #12]
 800a428:	88fb      	ldrh	r3, [r7, #6]
 800a42a:	9302      	str	r3, [sp, #8]
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	9301      	str	r3, [sp, #4]
 800a430:	2301      	movs	r3, #1
 800a432:	9300      	str	r3, [sp, #0]
 800a434:	2302      	movs	r3, #2
 800a436:	2201      	movs	r2, #1
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	f000 fac0 	bl	800a9be <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a43e:	2300      	movs	r3, #0
}
 800a440:	4618      	mov	r0, r3
 800a442:	3710      	adds	r7, #16
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b086      	sub	sp, #24
 800a44c:	af04      	add	r7, sp, #16
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	4608      	mov	r0, r1
 800a452:	4611      	mov	r1, r2
 800a454:	461a      	mov	r2, r3
 800a456:	4603      	mov	r3, r0
 800a458:	70fb      	strb	r3, [r7, #3]
 800a45a:	460b      	mov	r3, r1
 800a45c:	70bb      	strb	r3, [r7, #2]
 800a45e:	4613      	mov	r3, r2
 800a460:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a462:	7878      	ldrb	r0, [r7, #1]
 800a464:	78ba      	ldrb	r2, [r7, #2]
 800a466:	78f9      	ldrb	r1, [r7, #3]
 800a468:	8b3b      	ldrh	r3, [r7, #24]
 800a46a:	9302      	str	r3, [sp, #8]
 800a46c:	7d3b      	ldrb	r3, [r7, #20]
 800a46e:	9301      	str	r3, [sp, #4]
 800a470:	7c3b      	ldrb	r3, [r7, #16]
 800a472:	9300      	str	r3, [sp, #0]
 800a474:	4603      	mov	r3, r0
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 fa53 	bl	800a922 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a47c:	2300      	movs	r3, #0
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3708      	adds	r7, #8
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}

0800a486 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a486:	b580      	push	{r7, lr}
 800a488:	b082      	sub	sp, #8
 800a48a:	af00      	add	r7, sp, #0
 800a48c:	6078      	str	r0, [r7, #4]
 800a48e:	460b      	mov	r3, r1
 800a490:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800a492:	78fb      	ldrb	r3, [r7, #3]
 800a494:	4619      	mov	r1, r3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 fa72 	bl	800a980 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a49c:	2300      	movs	r3, #0
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3708      	adds	r7, #8
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}

0800a4a6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a4a6:	b580      	push	{r7, lr}
 800a4a8:	b084      	sub	sp, #16
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 f836 	bl	800a524 <USBH_GetFreePipe>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a4bc:	89fb      	ldrh	r3, [r7, #14]
 800a4be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d00a      	beq.n	800a4dc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800a4c6:	78fa      	ldrb	r2, [r7, #3]
 800a4c8:	89fb      	ldrh	r3, [r7, #14]
 800a4ca:	f003 030f 	and.w	r3, r3, #15
 800a4ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a4d2:	6879      	ldr	r1, [r7, #4]
 800a4d4:	33e0      	adds	r3, #224	; 0xe0
 800a4d6:	009b      	lsls	r3, r3, #2
 800a4d8:	440b      	add	r3, r1
 800a4da:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a4dc:	89fb      	ldrh	r3, [r7, #14]
 800a4de:	b2db      	uxtb	r3, r3
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3710      	adds	r7, #16
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}

0800a4e8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800a4f4:	78fb      	ldrb	r3, [r7, #3]
 800a4f6:	2b0a      	cmp	r3, #10
 800a4f8:	d80d      	bhi.n	800a516 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a4fa:	78fb      	ldrb	r3, [r7, #3]
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	33e0      	adds	r3, #224	; 0xe0
 800a500:	009b      	lsls	r3, r3, #2
 800a502:	4413      	add	r3, r2
 800a504:	685a      	ldr	r2, [r3, #4]
 800a506:	78fb      	ldrb	r3, [r7, #3]
 800a508:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a50c:	6879      	ldr	r1, [r7, #4]
 800a50e:	33e0      	adds	r3, #224	; 0xe0
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	440b      	add	r3, r1
 800a514:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a516:	2300      	movs	r3, #0
}
 800a518:	4618      	mov	r0, r3
 800a51a:	370c      	adds	r7, #12
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr

0800a524 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a524:	b480      	push	{r7}
 800a526:	b085      	sub	sp, #20
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a52c:	2300      	movs	r3, #0
 800a52e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800a530:	2300      	movs	r3, #0
 800a532:	73fb      	strb	r3, [r7, #15]
 800a534:	e00f      	b.n	800a556 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a536:	7bfb      	ldrb	r3, [r7, #15]
 800a538:	687a      	ldr	r2, [r7, #4]
 800a53a:	33e0      	adds	r3, #224	; 0xe0
 800a53c:	009b      	lsls	r3, r3, #2
 800a53e:	4413      	add	r3, r2
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a546:	2b00      	cmp	r3, #0
 800a548:	d102      	bne.n	800a550 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a54a:	7bfb      	ldrb	r3, [r7, #15]
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	e007      	b.n	800a560 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800a550:	7bfb      	ldrb	r3, [r7, #15]
 800a552:	3301      	adds	r3, #1
 800a554:	73fb      	strb	r3, [r7, #15]
 800a556:	7bfb      	ldrb	r3, [r7, #15]
 800a558:	2b0a      	cmp	r3, #10
 800a55a:	d9ec      	bls.n	800a536 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a55c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a560:	4618      	mov	r0, r3
 800a562:	3714      	adds	r7, #20
 800a564:	46bd      	mov	sp, r7
 800a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56a:	4770      	bx	lr

0800a56c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a570:	2201      	movs	r2, #1
 800a572:	490e      	ldr	r1, [pc, #56]	; (800a5ac <MX_USB_HOST_Init+0x40>)
 800a574:	480e      	ldr	r0, [pc, #56]	; (800a5b0 <MX_USB_HOST_Init+0x44>)
 800a576:	f7fe fca1 	bl	8008ebc <USBH_Init>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d001      	beq.n	800a584 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a580:	f7f7 fb66 	bl	8001c50 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a584:	490b      	ldr	r1, [pc, #44]	; (800a5b4 <MX_USB_HOST_Init+0x48>)
 800a586:	480a      	ldr	r0, [pc, #40]	; (800a5b0 <MX_USB_HOST_Init+0x44>)
 800a588:	f7fe fd26 	bl	8008fd8 <USBH_RegisterClass>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d001      	beq.n	800a596 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a592:	f7f7 fb5d 	bl	8001c50 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a596:	4806      	ldr	r0, [pc, #24]	; (800a5b0 <MX_USB_HOST_Init+0x44>)
 800a598:	f7fe fdaa 	bl	80090f0 <USBH_Start>
 800a59c:	4603      	mov	r3, r0
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d001      	beq.n	800a5a6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a5a2:	f7f7 fb55 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a5a6:	bf00      	nop
 800a5a8:	bd80      	pop	{r7, pc}
 800a5aa:	bf00      	nop
 800a5ac:	0800a5cd 	.word	0x0800a5cd
 800a5b0:	2000412c 	.word	0x2000412c
 800a5b4:	20000044 	.word	0x20000044

0800a5b8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a5bc:	4802      	ldr	r0, [pc, #8]	; (800a5c8 <MX_USB_HOST_Process+0x10>)
 800a5be:	f7fe fda7 	bl	8009110 <USBH_Process>
}
 800a5c2:	bf00      	nop
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	2000412c 	.word	0x2000412c

0800a5cc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a5d8:	78fb      	ldrb	r3, [r7, #3]
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	2b04      	cmp	r3, #4
 800a5de:	d819      	bhi.n	800a614 <USBH_UserProcess+0x48>
 800a5e0:	a201      	add	r2, pc, #4	; (adr r2, 800a5e8 <USBH_UserProcess+0x1c>)
 800a5e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e6:	bf00      	nop
 800a5e8:	0800a615 	.word	0x0800a615
 800a5ec:	0800a605 	.word	0x0800a605
 800a5f0:	0800a615 	.word	0x0800a615
 800a5f4:	0800a60d 	.word	0x0800a60d
 800a5f8:	0800a5fd 	.word	0x0800a5fd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a5fc:	4b09      	ldr	r3, [pc, #36]	; (800a624 <USBH_UserProcess+0x58>)
 800a5fe:	2203      	movs	r2, #3
 800a600:	701a      	strb	r2, [r3, #0]
  break;
 800a602:	e008      	b.n	800a616 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a604:	4b07      	ldr	r3, [pc, #28]	; (800a624 <USBH_UserProcess+0x58>)
 800a606:	2202      	movs	r2, #2
 800a608:	701a      	strb	r2, [r3, #0]
  break;
 800a60a:	e004      	b.n	800a616 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a60c:	4b05      	ldr	r3, [pc, #20]	; (800a624 <USBH_UserProcess+0x58>)
 800a60e:	2201      	movs	r2, #1
 800a610:	701a      	strb	r2, [r3, #0]
  break;
 800a612:	e000      	b.n	800a616 <USBH_UserProcess+0x4a>

  default:
  break;
 800a614:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a616:	bf00      	nop
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr
 800a622:	bf00      	nop
 800a624:	200000ec 	.word	0x200000ec

0800a628 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b08a      	sub	sp, #40	; 0x28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a630:	f107 0314 	add.w	r3, r7, #20
 800a634:	2200      	movs	r2, #0
 800a636:	601a      	str	r2, [r3, #0]
 800a638:	605a      	str	r2, [r3, #4]
 800a63a:	609a      	str	r2, [r3, #8]
 800a63c:	60da      	str	r2, [r3, #12]
 800a63e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a648:	d147      	bne.n	800a6da <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a64a:	2300      	movs	r3, #0
 800a64c:	613b      	str	r3, [r7, #16]
 800a64e:	4b25      	ldr	r3, [pc, #148]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a652:	4a24      	ldr	r2, [pc, #144]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a654:	f043 0301 	orr.w	r3, r3, #1
 800a658:	6313      	str	r3, [r2, #48]	; 0x30
 800a65a:	4b22      	ldr	r3, [pc, #136]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a65c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a65e:	f003 0301 	and.w	r3, r3, #1
 800a662:	613b      	str	r3, [r7, #16]
 800a664:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a666:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a66a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a66c:	2300      	movs	r3, #0
 800a66e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a670:	2300      	movs	r3, #0
 800a672:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a674:	f107 0314 	add.w	r3, r7, #20
 800a678:	4619      	mov	r1, r3
 800a67a:	481b      	ldr	r0, [pc, #108]	; (800a6e8 <HAL_HCD_MspInit+0xc0>)
 800a67c:	f7f8 f834 	bl	80026e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a680:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800a684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a686:	2302      	movs	r3, #2
 800a688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a68a:	2300      	movs	r3, #0
 800a68c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a68e:	2300      	movs	r3, #0
 800a690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a692:	230a      	movs	r3, #10
 800a694:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a696:	f107 0314 	add.w	r3, r7, #20
 800a69a:	4619      	mov	r1, r3
 800a69c:	4812      	ldr	r0, [pc, #72]	; (800a6e8 <HAL_HCD_MspInit+0xc0>)
 800a69e:	f7f8 f823 	bl	80026e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a6a2:	4b10      	ldr	r3, [pc, #64]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a6a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6a6:	4a0f      	ldr	r2, [pc, #60]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a6a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6ac:	6353      	str	r3, [r2, #52]	; 0x34
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	60fb      	str	r3, [r7, #12]
 800a6b2:	4b0c      	ldr	r3, [pc, #48]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a6b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6b6:	4a0b      	ldr	r2, [pc, #44]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a6b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a6bc:	6453      	str	r3, [r2, #68]	; 0x44
 800a6be:	4b09      	ldr	r3, [pc, #36]	; (800a6e4 <HAL_HCD_MspInit+0xbc>)
 800a6c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a6c6:	60fb      	str	r3, [r7, #12]
 800a6c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	2043      	movs	r0, #67	; 0x43
 800a6d0:	f7f7 ff41 	bl	8002556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a6d4:	2043      	movs	r0, #67	; 0x43
 800a6d6:	f7f7 ff5a 	bl	800258e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a6da:	bf00      	nop
 800a6dc:	3728      	adds	r7, #40	; 0x28
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}
 800a6e2:	bf00      	nop
 800a6e4:	40023800 	.word	0x40023800
 800a6e8:	40020000 	.word	0x40020000

0800a6ec <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f7ff f8db 	bl	80098b6 <USBH_LL_IncTimer>
}
 800a700:	bf00      	nop
 800a702:	3708      	adds	r7, #8
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}

0800a708 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b082      	sub	sp, #8
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a716:	4618      	mov	r0, r3
 800a718:	f7ff f913 	bl	8009942 <USBH_LL_Connect>
}
 800a71c:	bf00      	nop
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a732:	4618      	mov	r0, r3
 800a734:	f7ff f91c 	bl	8009970 <USBH_LL_Disconnect>
}
 800a738:	bf00      	nop
 800a73a:	3708      	adds	r7, #8
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a740:	b480      	push	{r7}
 800a742:	b083      	sub	sp, #12
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	460b      	mov	r3, r1
 800a74a:	70fb      	strb	r3, [r7, #3]
 800a74c:	4613      	mov	r3, r2
 800a74e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a750:	bf00      	nop
 800a752:	370c      	adds	r7, #12
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7ff f8cd 	bl	800990a <USBH_LL_PortEnabled>
}
 800a770:	bf00      	nop
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a786:	4618      	mov	r0, r3
 800a788:	f7ff f8cd 	bl	8009926 <USBH_LL_PortDisabled>
}
 800a78c:	bf00      	nop
 800a78e:	3708      	adds	r7, #8
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b082      	sub	sp, #8
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d12a      	bne.n	800a7fc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a7a6:	4a18      	ldr	r2, [pc, #96]	; (800a808 <USBH_LL_Init+0x74>)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a15      	ldr	r2, [pc, #84]	; (800a808 <USBH_LL_Init+0x74>)
 800a7b2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a7b6:	4b14      	ldr	r3, [pc, #80]	; (800a808 <USBH_LL_Init+0x74>)
 800a7b8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a7bc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a7be:	4b12      	ldr	r3, [pc, #72]	; (800a808 <USBH_LL_Init+0x74>)
 800a7c0:	2208      	movs	r2, #8
 800a7c2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a7c4:	4b10      	ldr	r3, [pc, #64]	; (800a808 <USBH_LL_Init+0x74>)
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a7ca:	4b0f      	ldr	r3, [pc, #60]	; (800a808 <USBH_LL_Init+0x74>)
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a7d0:	4b0d      	ldr	r3, [pc, #52]	; (800a808 <USBH_LL_Init+0x74>)
 800a7d2:	2202      	movs	r2, #2
 800a7d4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a7d6:	4b0c      	ldr	r3, [pc, #48]	; (800a808 <USBH_LL_Init+0x74>)
 800a7d8:	2200      	movs	r2, #0
 800a7da:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a7dc:	480a      	ldr	r0, [pc, #40]	; (800a808 <USBH_LL_Init+0x74>)
 800a7de:	f7f8 f938 	bl	8002a52 <HAL_HCD_Init>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d001      	beq.n	800a7ec <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a7e8:	f7f7 fa32 	bl	8001c50 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a7ec:	4806      	ldr	r0, [pc, #24]	; (800a808 <USBH_LL_Init+0x74>)
 800a7ee:	f7f8 fd1c 	bl	800322a <HAL_HCD_GetCurrentFrame>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f7ff f84e 	bl	8009898 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3708      	adds	r7, #8
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	20004504 	.word	0x20004504

0800a80c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b084      	sub	sp, #16
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a818:	2300      	movs	r3, #0
 800a81a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a822:	4618      	mov	r0, r3
 800a824:	f7f8 fc8b 	bl	800313e <HAL_HCD_Start>
 800a828:	4603      	mov	r3, r0
 800a82a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a82c:	7bfb      	ldrb	r3, [r7, #15]
 800a82e:	4618      	mov	r0, r3
 800a830:	f000 f95c 	bl	800aaec <USBH_Get_USB_Status>
 800a834:	4603      	mov	r3, r0
 800a836:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a838:	7bbb      	ldrb	r3, [r7, #14]
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	3710      	adds	r7, #16
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}

0800a842 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a842:	b580      	push	{r7, lr}
 800a844:	b084      	sub	sp, #16
 800a846:	af00      	add	r7, sp, #0
 800a848:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a84a:	2300      	movs	r3, #0
 800a84c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a84e:	2300      	movs	r3, #0
 800a850:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a858:	4618      	mov	r0, r3
 800a85a:	f7f8 fc93 	bl	8003184 <HAL_HCD_Stop>
 800a85e:	4603      	mov	r3, r0
 800a860:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a862:	7bfb      	ldrb	r3, [r7, #15]
 800a864:	4618      	mov	r0, r3
 800a866:	f000 f941 	bl	800aaec <USBH_Get_USB_Status>
 800a86a:	4603      	mov	r3, r0
 800a86c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a86e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a870:	4618      	mov	r0, r3
 800a872:	3710      	adds	r7, #16
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b084      	sub	sp, #16
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a880:	2301      	movs	r3, #1
 800a882:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7f8 fcdb 	bl	8003246 <HAL_HCD_GetCurrentSpeed>
 800a890:	4603      	mov	r3, r0
 800a892:	2b02      	cmp	r3, #2
 800a894:	d00c      	beq.n	800a8b0 <USBH_LL_GetSpeed+0x38>
 800a896:	2b02      	cmp	r3, #2
 800a898:	d80d      	bhi.n	800a8b6 <USBH_LL_GetSpeed+0x3e>
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d002      	beq.n	800a8a4 <USBH_LL_GetSpeed+0x2c>
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	d003      	beq.n	800a8aa <USBH_LL_GetSpeed+0x32>
 800a8a2:	e008      	b.n	800a8b6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	73fb      	strb	r3, [r7, #15]
    break;
 800a8a8:	e008      	b.n	800a8bc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	73fb      	strb	r3, [r7, #15]
    break;
 800a8ae:	e005      	b.n	800a8bc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a8b0:	2302      	movs	r3, #2
 800a8b2:	73fb      	strb	r3, [r7, #15]
    break;
 800a8b4:	e002      	b.n	800a8bc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	73fb      	strb	r3, [r7, #15]
    break;
 800a8ba:	bf00      	nop
  }
  return  speed;
 800a8bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b084      	sub	sp, #16
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7f8 fc6e 	bl	80031be <HAL_HCD_ResetPort>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a8e6:	7bfb      	ldrb	r3, [r7, #15]
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	f000 f8ff 	bl	800aaec <USBH_Get_USB_Status>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3710      	adds	r7, #16
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	460b      	mov	r3, r1
 800a906:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a90e:	78fa      	ldrb	r2, [r7, #3]
 800a910:	4611      	mov	r1, r2
 800a912:	4618      	mov	r0, r3
 800a914:	f7f8 fc75 	bl	8003202 <HAL_HCD_HC_GetXferCount>
 800a918:	4603      	mov	r3, r0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}

0800a922 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a922:	b590      	push	{r4, r7, lr}
 800a924:	b089      	sub	sp, #36	; 0x24
 800a926:	af04      	add	r7, sp, #16
 800a928:	6078      	str	r0, [r7, #4]
 800a92a:	4608      	mov	r0, r1
 800a92c:	4611      	mov	r1, r2
 800a92e:	461a      	mov	r2, r3
 800a930:	4603      	mov	r3, r0
 800a932:	70fb      	strb	r3, [r7, #3]
 800a934:	460b      	mov	r3, r1
 800a936:	70bb      	strb	r3, [r7, #2]
 800a938:	4613      	mov	r3, r2
 800a93a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a93c:	2300      	movs	r3, #0
 800a93e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a940:	2300      	movs	r3, #0
 800a942:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a94a:	787c      	ldrb	r4, [r7, #1]
 800a94c:	78ba      	ldrb	r2, [r7, #2]
 800a94e:	78f9      	ldrb	r1, [r7, #3]
 800a950:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a952:	9302      	str	r3, [sp, #8]
 800a954:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a958:	9301      	str	r3, [sp, #4]
 800a95a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a95e:	9300      	str	r3, [sp, #0]
 800a960:	4623      	mov	r3, r4
 800a962:	f7f8 f8d8 	bl	8002b16 <HAL_HCD_HC_Init>
 800a966:	4603      	mov	r3, r0
 800a968:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a96a:	7bfb      	ldrb	r3, [r7, #15]
 800a96c:	4618      	mov	r0, r3
 800a96e:	f000 f8bd 	bl	800aaec <USBH_Get_USB_Status>
 800a972:	4603      	mov	r3, r0
 800a974:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a976:	7bbb      	ldrb	r3, [r7, #14]
}
 800a978:	4618      	mov	r0, r3
 800a97a:	3714      	adds	r7, #20
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd90      	pop	{r4, r7, pc}

0800a980 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b084      	sub	sp, #16
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	460b      	mov	r3, r1
 800a98a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a98c:	2300      	movs	r3, #0
 800a98e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a990:	2300      	movs	r3, #0
 800a992:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a99a:	78fa      	ldrb	r2, [r7, #3]
 800a99c:	4611      	mov	r1, r2
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7f8 f948 	bl	8002c34 <HAL_HCD_HC_Halt>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a9a8:	7bfb      	ldrb	r3, [r7, #15]
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f000 f89e 	bl	800aaec <USBH_Get_USB_Status>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a9be:	b590      	push	{r4, r7, lr}
 800a9c0:	b089      	sub	sp, #36	; 0x24
 800a9c2:	af04      	add	r7, sp, #16
 800a9c4:	6078      	str	r0, [r7, #4]
 800a9c6:	4608      	mov	r0, r1
 800a9c8:	4611      	mov	r1, r2
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	70fb      	strb	r3, [r7, #3]
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	70bb      	strb	r3, [r7, #2]
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a9e6:	787c      	ldrb	r4, [r7, #1]
 800a9e8:	78ba      	ldrb	r2, [r7, #2]
 800a9ea:	78f9      	ldrb	r1, [r7, #3]
 800a9ec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a9f0:	9303      	str	r3, [sp, #12]
 800a9f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a9f4:	9302      	str	r3, [sp, #8]
 800a9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f8:	9301      	str	r3, [sp, #4]
 800a9fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a9fe:	9300      	str	r3, [sp, #0]
 800aa00:	4623      	mov	r3, r4
 800aa02:	f7f8 f93b 	bl	8002c7c <HAL_HCD_HC_SubmitRequest>
 800aa06:	4603      	mov	r3, r0
 800aa08:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800aa0a:	7bfb      	ldrb	r3, [r7, #15]
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f000 f86d 	bl	800aaec <USBH_Get_USB_Status>
 800aa12:	4603      	mov	r3, r0
 800aa14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa16:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3714      	adds	r7, #20
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	bd90      	pop	{r4, r7, pc}

0800aa20 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b082      	sub	sp, #8
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	460b      	mov	r3, r1
 800aa2a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aa32:	78fa      	ldrb	r2, [r7, #3]
 800aa34:	4611      	mov	r1, r2
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7f8 fbcf 	bl	80031da <HAL_HCD_HC_GetURBState>
 800aa3c:	4603      	mov	r3, r0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3708      	adds	r7, #8
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}

0800aa46 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800aa46:	b580      	push	{r7, lr}
 800aa48:	b082      	sub	sp, #8
 800aa4a:	af00      	add	r7, sp, #0
 800aa4c:	6078      	str	r0, [r7, #4]
 800aa4e:	460b      	mov	r3, r1
 800aa50:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d103      	bne.n	800aa64 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800aa5c:	78fb      	ldrb	r3, [r7, #3]
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f000 f870 	bl	800ab44 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800aa64:	20c8      	movs	r0, #200	; 0xc8
 800aa66:	f7f7 fc77 	bl	8002358 <HAL_Delay>
  return USBH_OK;
 800aa6a:	2300      	movs	r3, #0
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3708      	adds	r7, #8
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}

0800aa74 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800aa74:	b480      	push	{r7}
 800aa76:	b085      	sub	sp, #20
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	460b      	mov	r3, r1
 800aa7e:	70fb      	strb	r3, [r7, #3]
 800aa80:	4613      	mov	r3, r2
 800aa82:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aa8a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800aa8c:	78fb      	ldrb	r3, [r7, #3]
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	212c      	movs	r1, #44	; 0x2c
 800aa92:	fb01 f303 	mul.w	r3, r1, r3
 800aa96:	4413      	add	r3, r2
 800aa98:	333b      	adds	r3, #59	; 0x3b
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d009      	beq.n	800aab4 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800aaa0:	78fb      	ldrb	r3, [r7, #3]
 800aaa2:	68fa      	ldr	r2, [r7, #12]
 800aaa4:	212c      	movs	r1, #44	; 0x2c
 800aaa6:	fb01 f303 	mul.w	r3, r1, r3
 800aaaa:	4413      	add	r3, r2
 800aaac:	3354      	adds	r3, #84	; 0x54
 800aaae:	78ba      	ldrb	r2, [r7, #2]
 800aab0:	701a      	strb	r2, [r3, #0]
 800aab2:	e008      	b.n	800aac6 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800aab4:	78fb      	ldrb	r3, [r7, #3]
 800aab6:	68fa      	ldr	r2, [r7, #12]
 800aab8:	212c      	movs	r1, #44	; 0x2c
 800aaba:	fb01 f303 	mul.w	r3, r1, r3
 800aabe:	4413      	add	r3, r2
 800aac0:	3355      	adds	r3, #85	; 0x55
 800aac2:	78ba      	ldrb	r2, [r7, #2]
 800aac4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800aac6:	2300      	movs	r3, #0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3714      	adds	r7, #20
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b082      	sub	sp, #8
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f7f7 fc3b 	bl	8002358 <HAL_Delay>
}
 800aae2:	bf00      	nop
 800aae4:	3708      	adds	r7, #8
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
	...

0800aaec <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b085      	sub	sp, #20
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aafa:	79fb      	ldrb	r3, [r7, #7]
 800aafc:	2b03      	cmp	r3, #3
 800aafe:	d817      	bhi.n	800ab30 <USBH_Get_USB_Status+0x44>
 800ab00:	a201      	add	r2, pc, #4	; (adr r2, 800ab08 <USBH_Get_USB_Status+0x1c>)
 800ab02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab06:	bf00      	nop
 800ab08:	0800ab19 	.word	0x0800ab19
 800ab0c:	0800ab1f 	.word	0x0800ab1f
 800ab10:	0800ab25 	.word	0x0800ab25
 800ab14:	0800ab2b 	.word	0x0800ab2b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	73fb      	strb	r3, [r7, #15]
    break;
 800ab1c:	e00b      	b.n	800ab36 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ab1e:	2302      	movs	r3, #2
 800ab20:	73fb      	strb	r3, [r7, #15]
    break;
 800ab22:	e008      	b.n	800ab36 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ab24:	2301      	movs	r3, #1
 800ab26:	73fb      	strb	r3, [r7, #15]
    break;
 800ab28:	e005      	b.n	800ab36 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ab2a:	2302      	movs	r3, #2
 800ab2c:	73fb      	strb	r3, [r7, #15]
    break;
 800ab2e:	e002      	b.n	800ab36 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ab30:	2302      	movs	r3, #2
 800ab32:	73fb      	strb	r3, [r7, #15]
    break;
 800ab34:	bf00      	nop
  }
  return usb_status;
 800ab36:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3714      	adds	r7, #20
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ab4e:	79fb      	ldrb	r3, [r7, #7]
 800ab50:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ab52:	79fb      	ldrb	r3, [r7, #7]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d102      	bne.n	800ab5e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	73fb      	strb	r3, [r7, #15]
 800ab5c:	e001      	b.n	800ab62 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ab62:	7bfb      	ldrb	r3, [r7, #15]
 800ab64:	461a      	mov	r2, r3
 800ab66:	2101      	movs	r1, #1
 800ab68:	4803      	ldr	r0, [pc, #12]	; (800ab78 <MX_DriverVbusFS+0x34>)
 800ab6a:	f7f7 ff59 	bl	8002a20 <HAL_GPIO_WritePin>
}
 800ab6e:	bf00      	nop
 800ab70:	3710      	adds	r7, #16
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}
 800ab76:	bf00      	nop
 800ab78:	40020800 	.word	0x40020800

0800ab7c <atoi>:
 800ab7c:	220a      	movs	r2, #10
 800ab7e:	2100      	movs	r1, #0
 800ab80:	f000 b9dc 	b.w	800af3c <strtol>

0800ab84 <__errno>:
 800ab84:	4b01      	ldr	r3, [pc, #4]	; (800ab8c <__errno+0x8>)
 800ab86:	6818      	ldr	r0, [r3, #0]
 800ab88:	4770      	bx	lr
 800ab8a:	bf00      	nop
 800ab8c:	20000064 	.word	0x20000064

0800ab90 <__libc_init_array>:
 800ab90:	b570      	push	{r4, r5, r6, lr}
 800ab92:	4d0d      	ldr	r5, [pc, #52]	; (800abc8 <__libc_init_array+0x38>)
 800ab94:	4c0d      	ldr	r4, [pc, #52]	; (800abcc <__libc_init_array+0x3c>)
 800ab96:	1b64      	subs	r4, r4, r5
 800ab98:	10a4      	asrs	r4, r4, #2
 800ab9a:	2600      	movs	r6, #0
 800ab9c:	42a6      	cmp	r6, r4
 800ab9e:	d109      	bne.n	800abb4 <__libc_init_array+0x24>
 800aba0:	4d0b      	ldr	r5, [pc, #44]	; (800abd0 <__libc_init_array+0x40>)
 800aba2:	4c0c      	ldr	r4, [pc, #48]	; (800abd4 <__libc_init_array+0x44>)
 800aba4:	f003 f82e 	bl	800dc04 <_init>
 800aba8:	1b64      	subs	r4, r4, r5
 800abaa:	10a4      	asrs	r4, r4, #2
 800abac:	2600      	movs	r6, #0
 800abae:	42a6      	cmp	r6, r4
 800abb0:	d105      	bne.n	800abbe <__libc_init_array+0x2e>
 800abb2:	bd70      	pop	{r4, r5, r6, pc}
 800abb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800abb8:	4798      	blx	r3
 800abba:	3601      	adds	r6, #1
 800abbc:	e7ee      	b.n	800ab9c <__libc_init_array+0xc>
 800abbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800abc2:	4798      	blx	r3
 800abc4:	3601      	adds	r6, #1
 800abc6:	e7f2      	b.n	800abae <__libc_init_array+0x1e>
 800abc8:	0800e0b0 	.word	0x0800e0b0
 800abcc:	0800e0b0 	.word	0x0800e0b0
 800abd0:	0800e0b0 	.word	0x0800e0b0
 800abd4:	0800e0b4 	.word	0x0800e0b4

0800abd8 <malloc>:
 800abd8:	4b02      	ldr	r3, [pc, #8]	; (800abe4 <malloc+0xc>)
 800abda:	4601      	mov	r1, r0
 800abdc:	6818      	ldr	r0, [r3, #0]
 800abde:	f000 b863 	b.w	800aca8 <_malloc_r>
 800abe2:	bf00      	nop
 800abe4:	20000064 	.word	0x20000064

0800abe8 <free>:
 800abe8:	4b02      	ldr	r3, [pc, #8]	; (800abf4 <free+0xc>)
 800abea:	4601      	mov	r1, r0
 800abec:	6818      	ldr	r0, [r3, #0]
 800abee:	f000 b80b 	b.w	800ac08 <_free_r>
 800abf2:	bf00      	nop
 800abf4:	20000064 	.word	0x20000064

0800abf8 <memset>:
 800abf8:	4402      	add	r2, r0
 800abfa:	4603      	mov	r3, r0
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d100      	bne.n	800ac02 <memset+0xa>
 800ac00:	4770      	bx	lr
 800ac02:	f803 1b01 	strb.w	r1, [r3], #1
 800ac06:	e7f9      	b.n	800abfc <memset+0x4>

0800ac08 <_free_r>:
 800ac08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac0a:	2900      	cmp	r1, #0
 800ac0c:	d048      	beq.n	800aca0 <_free_r+0x98>
 800ac0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac12:	9001      	str	r0, [sp, #4]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	f1a1 0404 	sub.w	r4, r1, #4
 800ac1a:	bfb8      	it	lt
 800ac1c:	18e4      	addlt	r4, r4, r3
 800ac1e:	f000 f9c7 	bl	800afb0 <__malloc_lock>
 800ac22:	4a20      	ldr	r2, [pc, #128]	; (800aca4 <_free_r+0x9c>)
 800ac24:	9801      	ldr	r0, [sp, #4]
 800ac26:	6813      	ldr	r3, [r2, #0]
 800ac28:	4615      	mov	r5, r2
 800ac2a:	b933      	cbnz	r3, 800ac3a <_free_r+0x32>
 800ac2c:	6063      	str	r3, [r4, #4]
 800ac2e:	6014      	str	r4, [r2, #0]
 800ac30:	b003      	add	sp, #12
 800ac32:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac36:	f000 b9c1 	b.w	800afbc <__malloc_unlock>
 800ac3a:	42a3      	cmp	r3, r4
 800ac3c:	d90b      	bls.n	800ac56 <_free_r+0x4e>
 800ac3e:	6821      	ldr	r1, [r4, #0]
 800ac40:	1862      	adds	r2, r4, r1
 800ac42:	4293      	cmp	r3, r2
 800ac44:	bf04      	itt	eq
 800ac46:	681a      	ldreq	r2, [r3, #0]
 800ac48:	685b      	ldreq	r3, [r3, #4]
 800ac4a:	6063      	str	r3, [r4, #4]
 800ac4c:	bf04      	itt	eq
 800ac4e:	1852      	addeq	r2, r2, r1
 800ac50:	6022      	streq	r2, [r4, #0]
 800ac52:	602c      	str	r4, [r5, #0]
 800ac54:	e7ec      	b.n	800ac30 <_free_r+0x28>
 800ac56:	461a      	mov	r2, r3
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	b10b      	cbz	r3, 800ac60 <_free_r+0x58>
 800ac5c:	42a3      	cmp	r3, r4
 800ac5e:	d9fa      	bls.n	800ac56 <_free_r+0x4e>
 800ac60:	6811      	ldr	r1, [r2, #0]
 800ac62:	1855      	adds	r5, r2, r1
 800ac64:	42a5      	cmp	r5, r4
 800ac66:	d10b      	bne.n	800ac80 <_free_r+0x78>
 800ac68:	6824      	ldr	r4, [r4, #0]
 800ac6a:	4421      	add	r1, r4
 800ac6c:	1854      	adds	r4, r2, r1
 800ac6e:	42a3      	cmp	r3, r4
 800ac70:	6011      	str	r1, [r2, #0]
 800ac72:	d1dd      	bne.n	800ac30 <_free_r+0x28>
 800ac74:	681c      	ldr	r4, [r3, #0]
 800ac76:	685b      	ldr	r3, [r3, #4]
 800ac78:	6053      	str	r3, [r2, #4]
 800ac7a:	4421      	add	r1, r4
 800ac7c:	6011      	str	r1, [r2, #0]
 800ac7e:	e7d7      	b.n	800ac30 <_free_r+0x28>
 800ac80:	d902      	bls.n	800ac88 <_free_r+0x80>
 800ac82:	230c      	movs	r3, #12
 800ac84:	6003      	str	r3, [r0, #0]
 800ac86:	e7d3      	b.n	800ac30 <_free_r+0x28>
 800ac88:	6825      	ldr	r5, [r4, #0]
 800ac8a:	1961      	adds	r1, r4, r5
 800ac8c:	428b      	cmp	r3, r1
 800ac8e:	bf04      	itt	eq
 800ac90:	6819      	ldreq	r1, [r3, #0]
 800ac92:	685b      	ldreq	r3, [r3, #4]
 800ac94:	6063      	str	r3, [r4, #4]
 800ac96:	bf04      	itt	eq
 800ac98:	1949      	addeq	r1, r1, r5
 800ac9a:	6021      	streq	r1, [r4, #0]
 800ac9c:	6054      	str	r4, [r2, #4]
 800ac9e:	e7c7      	b.n	800ac30 <_free_r+0x28>
 800aca0:	b003      	add	sp, #12
 800aca2:	bd30      	pop	{r4, r5, pc}
 800aca4:	200000f0 	.word	0x200000f0

0800aca8 <_malloc_r>:
 800aca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acaa:	1ccd      	adds	r5, r1, #3
 800acac:	f025 0503 	bic.w	r5, r5, #3
 800acb0:	3508      	adds	r5, #8
 800acb2:	2d0c      	cmp	r5, #12
 800acb4:	bf38      	it	cc
 800acb6:	250c      	movcc	r5, #12
 800acb8:	2d00      	cmp	r5, #0
 800acba:	4606      	mov	r6, r0
 800acbc:	db01      	blt.n	800acc2 <_malloc_r+0x1a>
 800acbe:	42a9      	cmp	r1, r5
 800acc0:	d903      	bls.n	800acca <_malloc_r+0x22>
 800acc2:	230c      	movs	r3, #12
 800acc4:	6033      	str	r3, [r6, #0]
 800acc6:	2000      	movs	r0, #0
 800acc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acca:	f000 f971 	bl	800afb0 <__malloc_lock>
 800acce:	4921      	ldr	r1, [pc, #132]	; (800ad54 <_malloc_r+0xac>)
 800acd0:	680a      	ldr	r2, [r1, #0]
 800acd2:	4614      	mov	r4, r2
 800acd4:	b99c      	cbnz	r4, 800acfe <_malloc_r+0x56>
 800acd6:	4f20      	ldr	r7, [pc, #128]	; (800ad58 <_malloc_r+0xb0>)
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	b923      	cbnz	r3, 800ace6 <_malloc_r+0x3e>
 800acdc:	4621      	mov	r1, r4
 800acde:	4630      	mov	r0, r6
 800ace0:	f000 f83c 	bl	800ad5c <_sbrk_r>
 800ace4:	6038      	str	r0, [r7, #0]
 800ace6:	4629      	mov	r1, r5
 800ace8:	4630      	mov	r0, r6
 800acea:	f000 f837 	bl	800ad5c <_sbrk_r>
 800acee:	1c43      	adds	r3, r0, #1
 800acf0:	d123      	bne.n	800ad3a <_malloc_r+0x92>
 800acf2:	230c      	movs	r3, #12
 800acf4:	6033      	str	r3, [r6, #0]
 800acf6:	4630      	mov	r0, r6
 800acf8:	f000 f960 	bl	800afbc <__malloc_unlock>
 800acfc:	e7e3      	b.n	800acc6 <_malloc_r+0x1e>
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	1b5b      	subs	r3, r3, r5
 800ad02:	d417      	bmi.n	800ad34 <_malloc_r+0x8c>
 800ad04:	2b0b      	cmp	r3, #11
 800ad06:	d903      	bls.n	800ad10 <_malloc_r+0x68>
 800ad08:	6023      	str	r3, [r4, #0]
 800ad0a:	441c      	add	r4, r3
 800ad0c:	6025      	str	r5, [r4, #0]
 800ad0e:	e004      	b.n	800ad1a <_malloc_r+0x72>
 800ad10:	6863      	ldr	r3, [r4, #4]
 800ad12:	42a2      	cmp	r2, r4
 800ad14:	bf0c      	ite	eq
 800ad16:	600b      	streq	r3, [r1, #0]
 800ad18:	6053      	strne	r3, [r2, #4]
 800ad1a:	4630      	mov	r0, r6
 800ad1c:	f000 f94e 	bl	800afbc <__malloc_unlock>
 800ad20:	f104 000b 	add.w	r0, r4, #11
 800ad24:	1d23      	adds	r3, r4, #4
 800ad26:	f020 0007 	bic.w	r0, r0, #7
 800ad2a:	1ac2      	subs	r2, r0, r3
 800ad2c:	d0cc      	beq.n	800acc8 <_malloc_r+0x20>
 800ad2e:	1a1b      	subs	r3, r3, r0
 800ad30:	50a3      	str	r3, [r4, r2]
 800ad32:	e7c9      	b.n	800acc8 <_malloc_r+0x20>
 800ad34:	4622      	mov	r2, r4
 800ad36:	6864      	ldr	r4, [r4, #4]
 800ad38:	e7cc      	b.n	800acd4 <_malloc_r+0x2c>
 800ad3a:	1cc4      	adds	r4, r0, #3
 800ad3c:	f024 0403 	bic.w	r4, r4, #3
 800ad40:	42a0      	cmp	r0, r4
 800ad42:	d0e3      	beq.n	800ad0c <_malloc_r+0x64>
 800ad44:	1a21      	subs	r1, r4, r0
 800ad46:	4630      	mov	r0, r6
 800ad48:	f000 f808 	bl	800ad5c <_sbrk_r>
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	d1dd      	bne.n	800ad0c <_malloc_r+0x64>
 800ad50:	e7cf      	b.n	800acf2 <_malloc_r+0x4a>
 800ad52:	bf00      	nop
 800ad54:	200000f0 	.word	0x200000f0
 800ad58:	200000f4 	.word	0x200000f4

0800ad5c <_sbrk_r>:
 800ad5c:	b538      	push	{r3, r4, r5, lr}
 800ad5e:	4d06      	ldr	r5, [pc, #24]	; (800ad78 <_sbrk_r+0x1c>)
 800ad60:	2300      	movs	r3, #0
 800ad62:	4604      	mov	r4, r0
 800ad64:	4608      	mov	r0, r1
 800ad66:	602b      	str	r3, [r5, #0]
 800ad68:	f7f7 fa12 	bl	8002190 <_sbrk>
 800ad6c:	1c43      	adds	r3, r0, #1
 800ad6e:	d102      	bne.n	800ad76 <_sbrk_r+0x1a>
 800ad70:	682b      	ldr	r3, [r5, #0]
 800ad72:	b103      	cbz	r3, 800ad76 <_sbrk_r+0x1a>
 800ad74:	6023      	str	r3, [r4, #0]
 800ad76:	bd38      	pop	{r3, r4, r5, pc}
 800ad78:	20004808 	.word	0x20004808

0800ad7c <strtok>:
 800ad7c:	4b16      	ldr	r3, [pc, #88]	; (800add8 <strtok+0x5c>)
 800ad7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad80:	681e      	ldr	r6, [r3, #0]
 800ad82:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800ad84:	4605      	mov	r5, r0
 800ad86:	b9fc      	cbnz	r4, 800adc8 <strtok+0x4c>
 800ad88:	2050      	movs	r0, #80	; 0x50
 800ad8a:	9101      	str	r1, [sp, #4]
 800ad8c:	f7ff ff24 	bl	800abd8 <malloc>
 800ad90:	9901      	ldr	r1, [sp, #4]
 800ad92:	65b0      	str	r0, [r6, #88]	; 0x58
 800ad94:	4602      	mov	r2, r0
 800ad96:	b920      	cbnz	r0, 800ada2 <strtok+0x26>
 800ad98:	4b10      	ldr	r3, [pc, #64]	; (800addc <strtok+0x60>)
 800ad9a:	4811      	ldr	r0, [pc, #68]	; (800ade0 <strtok+0x64>)
 800ad9c:	2157      	movs	r1, #87	; 0x57
 800ad9e:	f000 f8d7 	bl	800af50 <__assert_func>
 800ada2:	e9c0 4400 	strd	r4, r4, [r0]
 800ada6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800adaa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800adae:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800adb2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800adb6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800adba:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800adbe:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800adc2:	6184      	str	r4, [r0, #24]
 800adc4:	7704      	strb	r4, [r0, #28]
 800adc6:	6244      	str	r4, [r0, #36]	; 0x24
 800adc8:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800adca:	2301      	movs	r3, #1
 800adcc:	4628      	mov	r0, r5
 800adce:	b002      	add	sp, #8
 800add0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800add4:	f000 b806 	b.w	800ade4 <__strtok_r>
 800add8:	20000064 	.word	0x20000064
 800addc:	0800dc48 	.word	0x0800dc48
 800ade0:	0800dc5f 	.word	0x0800dc5f

0800ade4 <__strtok_r>:
 800ade4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ade6:	b908      	cbnz	r0, 800adec <__strtok_r+0x8>
 800ade8:	6810      	ldr	r0, [r2, #0]
 800adea:	b188      	cbz	r0, 800ae10 <__strtok_r+0x2c>
 800adec:	4604      	mov	r4, r0
 800adee:	4620      	mov	r0, r4
 800adf0:	f814 5b01 	ldrb.w	r5, [r4], #1
 800adf4:	460f      	mov	r7, r1
 800adf6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800adfa:	b91e      	cbnz	r6, 800ae04 <__strtok_r+0x20>
 800adfc:	b965      	cbnz	r5, 800ae18 <__strtok_r+0x34>
 800adfe:	6015      	str	r5, [r2, #0]
 800ae00:	4628      	mov	r0, r5
 800ae02:	e005      	b.n	800ae10 <__strtok_r+0x2c>
 800ae04:	42b5      	cmp	r5, r6
 800ae06:	d1f6      	bne.n	800adf6 <__strtok_r+0x12>
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d1f0      	bne.n	800adee <__strtok_r+0xa>
 800ae0c:	6014      	str	r4, [r2, #0]
 800ae0e:	7003      	strb	r3, [r0, #0]
 800ae10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae12:	461c      	mov	r4, r3
 800ae14:	e00c      	b.n	800ae30 <__strtok_r+0x4c>
 800ae16:	b915      	cbnz	r5, 800ae1e <__strtok_r+0x3a>
 800ae18:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ae1c:	460e      	mov	r6, r1
 800ae1e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800ae22:	42ab      	cmp	r3, r5
 800ae24:	d1f7      	bne.n	800ae16 <__strtok_r+0x32>
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d0f3      	beq.n	800ae12 <__strtok_r+0x2e>
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ae30:	6014      	str	r4, [r2, #0]
 800ae32:	e7ed      	b.n	800ae10 <__strtok_r+0x2c>

0800ae34 <_strtol_l.isra.0>:
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae3a:	d001      	beq.n	800ae40 <_strtol_l.isra.0+0xc>
 800ae3c:	2b24      	cmp	r3, #36	; 0x24
 800ae3e:	d906      	bls.n	800ae4e <_strtol_l.isra.0+0x1a>
 800ae40:	f7ff fea0 	bl	800ab84 <__errno>
 800ae44:	2316      	movs	r3, #22
 800ae46:	6003      	str	r3, [r0, #0]
 800ae48:	2000      	movs	r0, #0
 800ae4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae4e:	4f3a      	ldr	r7, [pc, #232]	; (800af38 <_strtol_l.isra.0+0x104>)
 800ae50:	468e      	mov	lr, r1
 800ae52:	4676      	mov	r6, lr
 800ae54:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ae58:	5de5      	ldrb	r5, [r4, r7]
 800ae5a:	f015 0508 	ands.w	r5, r5, #8
 800ae5e:	d1f8      	bne.n	800ae52 <_strtol_l.isra.0+0x1e>
 800ae60:	2c2d      	cmp	r4, #45	; 0x2d
 800ae62:	d134      	bne.n	800aece <_strtol_l.isra.0+0x9a>
 800ae64:	f89e 4000 	ldrb.w	r4, [lr]
 800ae68:	f04f 0801 	mov.w	r8, #1
 800ae6c:	f106 0e02 	add.w	lr, r6, #2
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d05c      	beq.n	800af2e <_strtol_l.isra.0+0xfa>
 800ae74:	2b10      	cmp	r3, #16
 800ae76:	d10c      	bne.n	800ae92 <_strtol_l.isra.0+0x5e>
 800ae78:	2c30      	cmp	r4, #48	; 0x30
 800ae7a:	d10a      	bne.n	800ae92 <_strtol_l.isra.0+0x5e>
 800ae7c:	f89e 4000 	ldrb.w	r4, [lr]
 800ae80:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ae84:	2c58      	cmp	r4, #88	; 0x58
 800ae86:	d14d      	bne.n	800af24 <_strtol_l.isra.0+0xf0>
 800ae88:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ae8c:	2310      	movs	r3, #16
 800ae8e:	f10e 0e02 	add.w	lr, lr, #2
 800ae92:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ae96:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ae9a:	2600      	movs	r6, #0
 800ae9c:	fbbc f9f3 	udiv	r9, ip, r3
 800aea0:	4635      	mov	r5, r6
 800aea2:	fb03 ca19 	mls	sl, r3, r9, ip
 800aea6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800aeaa:	2f09      	cmp	r7, #9
 800aeac:	d818      	bhi.n	800aee0 <_strtol_l.isra.0+0xac>
 800aeae:	463c      	mov	r4, r7
 800aeb0:	42a3      	cmp	r3, r4
 800aeb2:	dd24      	ble.n	800aefe <_strtol_l.isra.0+0xca>
 800aeb4:	2e00      	cmp	r6, #0
 800aeb6:	db1f      	blt.n	800aef8 <_strtol_l.isra.0+0xc4>
 800aeb8:	45a9      	cmp	r9, r5
 800aeba:	d31d      	bcc.n	800aef8 <_strtol_l.isra.0+0xc4>
 800aebc:	d101      	bne.n	800aec2 <_strtol_l.isra.0+0x8e>
 800aebe:	45a2      	cmp	sl, r4
 800aec0:	db1a      	blt.n	800aef8 <_strtol_l.isra.0+0xc4>
 800aec2:	fb05 4503 	mla	r5, r5, r3, r4
 800aec6:	2601      	movs	r6, #1
 800aec8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800aecc:	e7eb      	b.n	800aea6 <_strtol_l.isra.0+0x72>
 800aece:	2c2b      	cmp	r4, #43	; 0x2b
 800aed0:	bf08      	it	eq
 800aed2:	f89e 4000 	ldrbeq.w	r4, [lr]
 800aed6:	46a8      	mov	r8, r5
 800aed8:	bf08      	it	eq
 800aeda:	f106 0e02 	addeq.w	lr, r6, #2
 800aede:	e7c7      	b.n	800ae70 <_strtol_l.isra.0+0x3c>
 800aee0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800aee4:	2f19      	cmp	r7, #25
 800aee6:	d801      	bhi.n	800aeec <_strtol_l.isra.0+0xb8>
 800aee8:	3c37      	subs	r4, #55	; 0x37
 800aeea:	e7e1      	b.n	800aeb0 <_strtol_l.isra.0+0x7c>
 800aeec:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800aef0:	2f19      	cmp	r7, #25
 800aef2:	d804      	bhi.n	800aefe <_strtol_l.isra.0+0xca>
 800aef4:	3c57      	subs	r4, #87	; 0x57
 800aef6:	e7db      	b.n	800aeb0 <_strtol_l.isra.0+0x7c>
 800aef8:	f04f 36ff 	mov.w	r6, #4294967295
 800aefc:	e7e4      	b.n	800aec8 <_strtol_l.isra.0+0x94>
 800aefe:	2e00      	cmp	r6, #0
 800af00:	da05      	bge.n	800af0e <_strtol_l.isra.0+0xda>
 800af02:	2322      	movs	r3, #34	; 0x22
 800af04:	6003      	str	r3, [r0, #0]
 800af06:	4665      	mov	r5, ip
 800af08:	b942      	cbnz	r2, 800af1c <_strtol_l.isra.0+0xe8>
 800af0a:	4628      	mov	r0, r5
 800af0c:	e79d      	b.n	800ae4a <_strtol_l.isra.0+0x16>
 800af0e:	f1b8 0f00 	cmp.w	r8, #0
 800af12:	d000      	beq.n	800af16 <_strtol_l.isra.0+0xe2>
 800af14:	426d      	negs	r5, r5
 800af16:	2a00      	cmp	r2, #0
 800af18:	d0f7      	beq.n	800af0a <_strtol_l.isra.0+0xd6>
 800af1a:	b10e      	cbz	r6, 800af20 <_strtol_l.isra.0+0xec>
 800af1c:	f10e 31ff 	add.w	r1, lr, #4294967295
 800af20:	6011      	str	r1, [r2, #0]
 800af22:	e7f2      	b.n	800af0a <_strtol_l.isra.0+0xd6>
 800af24:	2430      	movs	r4, #48	; 0x30
 800af26:	2b00      	cmp	r3, #0
 800af28:	d1b3      	bne.n	800ae92 <_strtol_l.isra.0+0x5e>
 800af2a:	2308      	movs	r3, #8
 800af2c:	e7b1      	b.n	800ae92 <_strtol_l.isra.0+0x5e>
 800af2e:	2c30      	cmp	r4, #48	; 0x30
 800af30:	d0a4      	beq.n	800ae7c <_strtol_l.isra.0+0x48>
 800af32:	230a      	movs	r3, #10
 800af34:	e7ad      	b.n	800ae92 <_strtol_l.isra.0+0x5e>
 800af36:	bf00      	nop
 800af38:	0800dcfd 	.word	0x0800dcfd

0800af3c <strtol>:
 800af3c:	4613      	mov	r3, r2
 800af3e:	460a      	mov	r2, r1
 800af40:	4601      	mov	r1, r0
 800af42:	4802      	ldr	r0, [pc, #8]	; (800af4c <strtol+0x10>)
 800af44:	6800      	ldr	r0, [r0, #0]
 800af46:	f7ff bf75 	b.w	800ae34 <_strtol_l.isra.0>
 800af4a:	bf00      	nop
 800af4c:	20000064 	.word	0x20000064

0800af50 <__assert_func>:
 800af50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af52:	4614      	mov	r4, r2
 800af54:	461a      	mov	r2, r3
 800af56:	4b09      	ldr	r3, [pc, #36]	; (800af7c <__assert_func+0x2c>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4605      	mov	r5, r0
 800af5c:	68d8      	ldr	r0, [r3, #12]
 800af5e:	b14c      	cbz	r4, 800af74 <__assert_func+0x24>
 800af60:	4b07      	ldr	r3, [pc, #28]	; (800af80 <__assert_func+0x30>)
 800af62:	9100      	str	r1, [sp, #0]
 800af64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af68:	4906      	ldr	r1, [pc, #24]	; (800af84 <__assert_func+0x34>)
 800af6a:	462b      	mov	r3, r5
 800af6c:	f000 f80e 	bl	800af8c <fiprintf>
 800af70:	f000 fbd8 	bl	800b724 <abort>
 800af74:	4b04      	ldr	r3, [pc, #16]	; (800af88 <__assert_func+0x38>)
 800af76:	461c      	mov	r4, r3
 800af78:	e7f3      	b.n	800af62 <__assert_func+0x12>
 800af7a:	bf00      	nop
 800af7c:	20000064 	.word	0x20000064
 800af80:	0800dcc0 	.word	0x0800dcc0
 800af84:	0800dccd 	.word	0x0800dccd
 800af88:	0800dcfb 	.word	0x0800dcfb

0800af8c <fiprintf>:
 800af8c:	b40e      	push	{r1, r2, r3}
 800af8e:	b503      	push	{r0, r1, lr}
 800af90:	4601      	mov	r1, r0
 800af92:	ab03      	add	r3, sp, #12
 800af94:	4805      	ldr	r0, [pc, #20]	; (800afac <fiprintf+0x20>)
 800af96:	f853 2b04 	ldr.w	r2, [r3], #4
 800af9a:	6800      	ldr	r0, [r0, #0]
 800af9c:	9301      	str	r3, [sp, #4]
 800af9e:	f000 f83d 	bl	800b01c <_vfiprintf_r>
 800afa2:	b002      	add	sp, #8
 800afa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800afa8:	b003      	add	sp, #12
 800afaa:	4770      	bx	lr
 800afac:	20000064 	.word	0x20000064

0800afb0 <__malloc_lock>:
 800afb0:	4801      	ldr	r0, [pc, #4]	; (800afb8 <__malloc_lock+0x8>)
 800afb2:	f000 bd77 	b.w	800baa4 <__retarget_lock_acquire_recursive>
 800afb6:	bf00      	nop
 800afb8:	20004810 	.word	0x20004810

0800afbc <__malloc_unlock>:
 800afbc:	4801      	ldr	r0, [pc, #4]	; (800afc4 <__malloc_unlock+0x8>)
 800afbe:	f000 bd72 	b.w	800baa6 <__retarget_lock_release_recursive>
 800afc2:	bf00      	nop
 800afc4:	20004810 	.word	0x20004810

0800afc8 <__sfputc_r>:
 800afc8:	6893      	ldr	r3, [r2, #8]
 800afca:	3b01      	subs	r3, #1
 800afcc:	2b00      	cmp	r3, #0
 800afce:	b410      	push	{r4}
 800afd0:	6093      	str	r3, [r2, #8]
 800afd2:	da08      	bge.n	800afe6 <__sfputc_r+0x1e>
 800afd4:	6994      	ldr	r4, [r2, #24]
 800afd6:	42a3      	cmp	r3, r4
 800afd8:	db01      	blt.n	800afde <__sfputc_r+0x16>
 800afda:	290a      	cmp	r1, #10
 800afdc:	d103      	bne.n	800afe6 <__sfputc_r+0x1e>
 800afde:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afe2:	f000 badf 	b.w	800b5a4 <__swbuf_r>
 800afe6:	6813      	ldr	r3, [r2, #0]
 800afe8:	1c58      	adds	r0, r3, #1
 800afea:	6010      	str	r0, [r2, #0]
 800afec:	7019      	strb	r1, [r3, #0]
 800afee:	4608      	mov	r0, r1
 800aff0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aff4:	4770      	bx	lr

0800aff6 <__sfputs_r>:
 800aff6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aff8:	4606      	mov	r6, r0
 800affa:	460f      	mov	r7, r1
 800affc:	4614      	mov	r4, r2
 800affe:	18d5      	adds	r5, r2, r3
 800b000:	42ac      	cmp	r4, r5
 800b002:	d101      	bne.n	800b008 <__sfputs_r+0x12>
 800b004:	2000      	movs	r0, #0
 800b006:	e007      	b.n	800b018 <__sfputs_r+0x22>
 800b008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b00c:	463a      	mov	r2, r7
 800b00e:	4630      	mov	r0, r6
 800b010:	f7ff ffda 	bl	800afc8 <__sfputc_r>
 800b014:	1c43      	adds	r3, r0, #1
 800b016:	d1f3      	bne.n	800b000 <__sfputs_r+0xa>
 800b018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b01c <_vfiprintf_r>:
 800b01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b020:	460d      	mov	r5, r1
 800b022:	b09d      	sub	sp, #116	; 0x74
 800b024:	4614      	mov	r4, r2
 800b026:	4698      	mov	r8, r3
 800b028:	4606      	mov	r6, r0
 800b02a:	b118      	cbz	r0, 800b034 <_vfiprintf_r+0x18>
 800b02c:	6983      	ldr	r3, [r0, #24]
 800b02e:	b90b      	cbnz	r3, 800b034 <_vfiprintf_r+0x18>
 800b030:	f000 fc9a 	bl	800b968 <__sinit>
 800b034:	4b89      	ldr	r3, [pc, #548]	; (800b25c <_vfiprintf_r+0x240>)
 800b036:	429d      	cmp	r5, r3
 800b038:	d11b      	bne.n	800b072 <_vfiprintf_r+0x56>
 800b03a:	6875      	ldr	r5, [r6, #4]
 800b03c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b03e:	07d9      	lsls	r1, r3, #31
 800b040:	d405      	bmi.n	800b04e <_vfiprintf_r+0x32>
 800b042:	89ab      	ldrh	r3, [r5, #12]
 800b044:	059a      	lsls	r2, r3, #22
 800b046:	d402      	bmi.n	800b04e <_vfiprintf_r+0x32>
 800b048:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b04a:	f000 fd2b 	bl	800baa4 <__retarget_lock_acquire_recursive>
 800b04e:	89ab      	ldrh	r3, [r5, #12]
 800b050:	071b      	lsls	r3, r3, #28
 800b052:	d501      	bpl.n	800b058 <_vfiprintf_r+0x3c>
 800b054:	692b      	ldr	r3, [r5, #16]
 800b056:	b9eb      	cbnz	r3, 800b094 <_vfiprintf_r+0x78>
 800b058:	4629      	mov	r1, r5
 800b05a:	4630      	mov	r0, r6
 800b05c:	f000 faf4 	bl	800b648 <__swsetup_r>
 800b060:	b1c0      	cbz	r0, 800b094 <_vfiprintf_r+0x78>
 800b062:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b064:	07dc      	lsls	r4, r3, #31
 800b066:	d50e      	bpl.n	800b086 <_vfiprintf_r+0x6a>
 800b068:	f04f 30ff 	mov.w	r0, #4294967295
 800b06c:	b01d      	add	sp, #116	; 0x74
 800b06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b072:	4b7b      	ldr	r3, [pc, #492]	; (800b260 <_vfiprintf_r+0x244>)
 800b074:	429d      	cmp	r5, r3
 800b076:	d101      	bne.n	800b07c <_vfiprintf_r+0x60>
 800b078:	68b5      	ldr	r5, [r6, #8]
 800b07a:	e7df      	b.n	800b03c <_vfiprintf_r+0x20>
 800b07c:	4b79      	ldr	r3, [pc, #484]	; (800b264 <_vfiprintf_r+0x248>)
 800b07e:	429d      	cmp	r5, r3
 800b080:	bf08      	it	eq
 800b082:	68f5      	ldreq	r5, [r6, #12]
 800b084:	e7da      	b.n	800b03c <_vfiprintf_r+0x20>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	0598      	lsls	r0, r3, #22
 800b08a:	d4ed      	bmi.n	800b068 <_vfiprintf_r+0x4c>
 800b08c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b08e:	f000 fd0a 	bl	800baa6 <__retarget_lock_release_recursive>
 800b092:	e7e9      	b.n	800b068 <_vfiprintf_r+0x4c>
 800b094:	2300      	movs	r3, #0
 800b096:	9309      	str	r3, [sp, #36]	; 0x24
 800b098:	2320      	movs	r3, #32
 800b09a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b09e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0a2:	2330      	movs	r3, #48	; 0x30
 800b0a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b268 <_vfiprintf_r+0x24c>
 800b0a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0ac:	f04f 0901 	mov.w	r9, #1
 800b0b0:	4623      	mov	r3, r4
 800b0b2:	469a      	mov	sl, r3
 800b0b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0b8:	b10a      	cbz	r2, 800b0be <_vfiprintf_r+0xa2>
 800b0ba:	2a25      	cmp	r2, #37	; 0x25
 800b0bc:	d1f9      	bne.n	800b0b2 <_vfiprintf_r+0x96>
 800b0be:	ebba 0b04 	subs.w	fp, sl, r4
 800b0c2:	d00b      	beq.n	800b0dc <_vfiprintf_r+0xc0>
 800b0c4:	465b      	mov	r3, fp
 800b0c6:	4622      	mov	r2, r4
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	4630      	mov	r0, r6
 800b0cc:	f7ff ff93 	bl	800aff6 <__sfputs_r>
 800b0d0:	3001      	adds	r0, #1
 800b0d2:	f000 80aa 	beq.w	800b22a <_vfiprintf_r+0x20e>
 800b0d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0d8:	445a      	add	r2, fp
 800b0da:	9209      	str	r2, [sp, #36]	; 0x24
 800b0dc:	f89a 3000 	ldrb.w	r3, [sl]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 80a2 	beq.w	800b22a <_vfiprintf_r+0x20e>
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	f04f 32ff 	mov.w	r2, #4294967295
 800b0ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0f0:	f10a 0a01 	add.w	sl, sl, #1
 800b0f4:	9304      	str	r3, [sp, #16]
 800b0f6:	9307      	str	r3, [sp, #28]
 800b0f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0fc:	931a      	str	r3, [sp, #104]	; 0x68
 800b0fe:	4654      	mov	r4, sl
 800b100:	2205      	movs	r2, #5
 800b102:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b106:	4858      	ldr	r0, [pc, #352]	; (800b268 <_vfiprintf_r+0x24c>)
 800b108:	f7f5 f862 	bl	80001d0 <memchr>
 800b10c:	9a04      	ldr	r2, [sp, #16]
 800b10e:	b9d8      	cbnz	r0, 800b148 <_vfiprintf_r+0x12c>
 800b110:	06d1      	lsls	r1, r2, #27
 800b112:	bf44      	itt	mi
 800b114:	2320      	movmi	r3, #32
 800b116:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b11a:	0713      	lsls	r3, r2, #28
 800b11c:	bf44      	itt	mi
 800b11e:	232b      	movmi	r3, #43	; 0x2b
 800b120:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b124:	f89a 3000 	ldrb.w	r3, [sl]
 800b128:	2b2a      	cmp	r3, #42	; 0x2a
 800b12a:	d015      	beq.n	800b158 <_vfiprintf_r+0x13c>
 800b12c:	9a07      	ldr	r2, [sp, #28]
 800b12e:	4654      	mov	r4, sl
 800b130:	2000      	movs	r0, #0
 800b132:	f04f 0c0a 	mov.w	ip, #10
 800b136:	4621      	mov	r1, r4
 800b138:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b13c:	3b30      	subs	r3, #48	; 0x30
 800b13e:	2b09      	cmp	r3, #9
 800b140:	d94e      	bls.n	800b1e0 <_vfiprintf_r+0x1c4>
 800b142:	b1b0      	cbz	r0, 800b172 <_vfiprintf_r+0x156>
 800b144:	9207      	str	r2, [sp, #28]
 800b146:	e014      	b.n	800b172 <_vfiprintf_r+0x156>
 800b148:	eba0 0308 	sub.w	r3, r0, r8
 800b14c:	fa09 f303 	lsl.w	r3, r9, r3
 800b150:	4313      	orrs	r3, r2
 800b152:	9304      	str	r3, [sp, #16]
 800b154:	46a2      	mov	sl, r4
 800b156:	e7d2      	b.n	800b0fe <_vfiprintf_r+0xe2>
 800b158:	9b03      	ldr	r3, [sp, #12]
 800b15a:	1d19      	adds	r1, r3, #4
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	9103      	str	r1, [sp, #12]
 800b160:	2b00      	cmp	r3, #0
 800b162:	bfbb      	ittet	lt
 800b164:	425b      	neglt	r3, r3
 800b166:	f042 0202 	orrlt.w	r2, r2, #2
 800b16a:	9307      	strge	r3, [sp, #28]
 800b16c:	9307      	strlt	r3, [sp, #28]
 800b16e:	bfb8      	it	lt
 800b170:	9204      	strlt	r2, [sp, #16]
 800b172:	7823      	ldrb	r3, [r4, #0]
 800b174:	2b2e      	cmp	r3, #46	; 0x2e
 800b176:	d10c      	bne.n	800b192 <_vfiprintf_r+0x176>
 800b178:	7863      	ldrb	r3, [r4, #1]
 800b17a:	2b2a      	cmp	r3, #42	; 0x2a
 800b17c:	d135      	bne.n	800b1ea <_vfiprintf_r+0x1ce>
 800b17e:	9b03      	ldr	r3, [sp, #12]
 800b180:	1d1a      	adds	r2, r3, #4
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	9203      	str	r2, [sp, #12]
 800b186:	2b00      	cmp	r3, #0
 800b188:	bfb8      	it	lt
 800b18a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b18e:	3402      	adds	r4, #2
 800b190:	9305      	str	r3, [sp, #20]
 800b192:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b278 <_vfiprintf_r+0x25c>
 800b196:	7821      	ldrb	r1, [r4, #0]
 800b198:	2203      	movs	r2, #3
 800b19a:	4650      	mov	r0, sl
 800b19c:	f7f5 f818 	bl	80001d0 <memchr>
 800b1a0:	b140      	cbz	r0, 800b1b4 <_vfiprintf_r+0x198>
 800b1a2:	2340      	movs	r3, #64	; 0x40
 800b1a4:	eba0 000a 	sub.w	r0, r0, sl
 800b1a8:	fa03 f000 	lsl.w	r0, r3, r0
 800b1ac:	9b04      	ldr	r3, [sp, #16]
 800b1ae:	4303      	orrs	r3, r0
 800b1b0:	3401      	adds	r4, #1
 800b1b2:	9304      	str	r3, [sp, #16]
 800b1b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1b8:	482c      	ldr	r0, [pc, #176]	; (800b26c <_vfiprintf_r+0x250>)
 800b1ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1be:	2206      	movs	r2, #6
 800b1c0:	f7f5 f806 	bl	80001d0 <memchr>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	d03f      	beq.n	800b248 <_vfiprintf_r+0x22c>
 800b1c8:	4b29      	ldr	r3, [pc, #164]	; (800b270 <_vfiprintf_r+0x254>)
 800b1ca:	bb1b      	cbnz	r3, 800b214 <_vfiprintf_r+0x1f8>
 800b1cc:	9b03      	ldr	r3, [sp, #12]
 800b1ce:	3307      	adds	r3, #7
 800b1d0:	f023 0307 	bic.w	r3, r3, #7
 800b1d4:	3308      	adds	r3, #8
 800b1d6:	9303      	str	r3, [sp, #12]
 800b1d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1da:	443b      	add	r3, r7
 800b1dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b1de:	e767      	b.n	800b0b0 <_vfiprintf_r+0x94>
 800b1e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1e4:	460c      	mov	r4, r1
 800b1e6:	2001      	movs	r0, #1
 800b1e8:	e7a5      	b.n	800b136 <_vfiprintf_r+0x11a>
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	3401      	adds	r4, #1
 800b1ee:	9305      	str	r3, [sp, #20]
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	f04f 0c0a 	mov.w	ip, #10
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1fc:	3a30      	subs	r2, #48	; 0x30
 800b1fe:	2a09      	cmp	r2, #9
 800b200:	d903      	bls.n	800b20a <_vfiprintf_r+0x1ee>
 800b202:	2b00      	cmp	r3, #0
 800b204:	d0c5      	beq.n	800b192 <_vfiprintf_r+0x176>
 800b206:	9105      	str	r1, [sp, #20]
 800b208:	e7c3      	b.n	800b192 <_vfiprintf_r+0x176>
 800b20a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b20e:	4604      	mov	r4, r0
 800b210:	2301      	movs	r3, #1
 800b212:	e7f0      	b.n	800b1f6 <_vfiprintf_r+0x1da>
 800b214:	ab03      	add	r3, sp, #12
 800b216:	9300      	str	r3, [sp, #0]
 800b218:	462a      	mov	r2, r5
 800b21a:	4b16      	ldr	r3, [pc, #88]	; (800b274 <_vfiprintf_r+0x258>)
 800b21c:	a904      	add	r1, sp, #16
 800b21e:	4630      	mov	r0, r6
 800b220:	f3af 8000 	nop.w
 800b224:	4607      	mov	r7, r0
 800b226:	1c78      	adds	r0, r7, #1
 800b228:	d1d6      	bne.n	800b1d8 <_vfiprintf_r+0x1bc>
 800b22a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b22c:	07d9      	lsls	r1, r3, #31
 800b22e:	d405      	bmi.n	800b23c <_vfiprintf_r+0x220>
 800b230:	89ab      	ldrh	r3, [r5, #12]
 800b232:	059a      	lsls	r2, r3, #22
 800b234:	d402      	bmi.n	800b23c <_vfiprintf_r+0x220>
 800b236:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b238:	f000 fc35 	bl	800baa6 <__retarget_lock_release_recursive>
 800b23c:	89ab      	ldrh	r3, [r5, #12]
 800b23e:	065b      	lsls	r3, r3, #25
 800b240:	f53f af12 	bmi.w	800b068 <_vfiprintf_r+0x4c>
 800b244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b246:	e711      	b.n	800b06c <_vfiprintf_r+0x50>
 800b248:	ab03      	add	r3, sp, #12
 800b24a:	9300      	str	r3, [sp, #0]
 800b24c:	462a      	mov	r2, r5
 800b24e:	4b09      	ldr	r3, [pc, #36]	; (800b274 <_vfiprintf_r+0x258>)
 800b250:	a904      	add	r1, sp, #16
 800b252:	4630      	mov	r0, r6
 800b254:	f000 f880 	bl	800b358 <_printf_i>
 800b258:	e7e4      	b.n	800b224 <_vfiprintf_r+0x208>
 800b25a:	bf00      	nop
 800b25c:	0800de50 	.word	0x0800de50
 800b260:	0800de70 	.word	0x0800de70
 800b264:	0800de30 	.word	0x0800de30
 800b268:	0800ddfd 	.word	0x0800ddfd
 800b26c:	0800de07 	.word	0x0800de07
 800b270:	00000000 	.word	0x00000000
 800b274:	0800aff7 	.word	0x0800aff7
 800b278:	0800de03 	.word	0x0800de03

0800b27c <_printf_common>:
 800b27c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b280:	4616      	mov	r6, r2
 800b282:	4699      	mov	r9, r3
 800b284:	688a      	ldr	r2, [r1, #8]
 800b286:	690b      	ldr	r3, [r1, #16]
 800b288:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b28c:	4293      	cmp	r3, r2
 800b28e:	bfb8      	it	lt
 800b290:	4613      	movlt	r3, r2
 800b292:	6033      	str	r3, [r6, #0]
 800b294:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b298:	4607      	mov	r7, r0
 800b29a:	460c      	mov	r4, r1
 800b29c:	b10a      	cbz	r2, 800b2a2 <_printf_common+0x26>
 800b29e:	3301      	adds	r3, #1
 800b2a0:	6033      	str	r3, [r6, #0]
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	0699      	lsls	r1, r3, #26
 800b2a6:	bf42      	ittt	mi
 800b2a8:	6833      	ldrmi	r3, [r6, #0]
 800b2aa:	3302      	addmi	r3, #2
 800b2ac:	6033      	strmi	r3, [r6, #0]
 800b2ae:	6825      	ldr	r5, [r4, #0]
 800b2b0:	f015 0506 	ands.w	r5, r5, #6
 800b2b4:	d106      	bne.n	800b2c4 <_printf_common+0x48>
 800b2b6:	f104 0a19 	add.w	sl, r4, #25
 800b2ba:	68e3      	ldr	r3, [r4, #12]
 800b2bc:	6832      	ldr	r2, [r6, #0]
 800b2be:	1a9b      	subs	r3, r3, r2
 800b2c0:	42ab      	cmp	r3, r5
 800b2c2:	dc26      	bgt.n	800b312 <_printf_common+0x96>
 800b2c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b2c8:	1e13      	subs	r3, r2, #0
 800b2ca:	6822      	ldr	r2, [r4, #0]
 800b2cc:	bf18      	it	ne
 800b2ce:	2301      	movne	r3, #1
 800b2d0:	0692      	lsls	r2, r2, #26
 800b2d2:	d42b      	bmi.n	800b32c <_printf_common+0xb0>
 800b2d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b2d8:	4649      	mov	r1, r9
 800b2da:	4638      	mov	r0, r7
 800b2dc:	47c0      	blx	r8
 800b2de:	3001      	adds	r0, #1
 800b2e0:	d01e      	beq.n	800b320 <_printf_common+0xa4>
 800b2e2:	6823      	ldr	r3, [r4, #0]
 800b2e4:	68e5      	ldr	r5, [r4, #12]
 800b2e6:	6832      	ldr	r2, [r6, #0]
 800b2e8:	f003 0306 	and.w	r3, r3, #6
 800b2ec:	2b04      	cmp	r3, #4
 800b2ee:	bf08      	it	eq
 800b2f0:	1aad      	subeq	r5, r5, r2
 800b2f2:	68a3      	ldr	r3, [r4, #8]
 800b2f4:	6922      	ldr	r2, [r4, #16]
 800b2f6:	bf0c      	ite	eq
 800b2f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2fc:	2500      	movne	r5, #0
 800b2fe:	4293      	cmp	r3, r2
 800b300:	bfc4      	itt	gt
 800b302:	1a9b      	subgt	r3, r3, r2
 800b304:	18ed      	addgt	r5, r5, r3
 800b306:	2600      	movs	r6, #0
 800b308:	341a      	adds	r4, #26
 800b30a:	42b5      	cmp	r5, r6
 800b30c:	d11a      	bne.n	800b344 <_printf_common+0xc8>
 800b30e:	2000      	movs	r0, #0
 800b310:	e008      	b.n	800b324 <_printf_common+0xa8>
 800b312:	2301      	movs	r3, #1
 800b314:	4652      	mov	r2, sl
 800b316:	4649      	mov	r1, r9
 800b318:	4638      	mov	r0, r7
 800b31a:	47c0      	blx	r8
 800b31c:	3001      	adds	r0, #1
 800b31e:	d103      	bne.n	800b328 <_printf_common+0xac>
 800b320:	f04f 30ff 	mov.w	r0, #4294967295
 800b324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b328:	3501      	adds	r5, #1
 800b32a:	e7c6      	b.n	800b2ba <_printf_common+0x3e>
 800b32c:	18e1      	adds	r1, r4, r3
 800b32e:	1c5a      	adds	r2, r3, #1
 800b330:	2030      	movs	r0, #48	; 0x30
 800b332:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b336:	4422      	add	r2, r4
 800b338:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b33c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b340:	3302      	adds	r3, #2
 800b342:	e7c7      	b.n	800b2d4 <_printf_common+0x58>
 800b344:	2301      	movs	r3, #1
 800b346:	4622      	mov	r2, r4
 800b348:	4649      	mov	r1, r9
 800b34a:	4638      	mov	r0, r7
 800b34c:	47c0      	blx	r8
 800b34e:	3001      	adds	r0, #1
 800b350:	d0e6      	beq.n	800b320 <_printf_common+0xa4>
 800b352:	3601      	adds	r6, #1
 800b354:	e7d9      	b.n	800b30a <_printf_common+0x8e>
	...

0800b358 <_printf_i>:
 800b358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b35c:	460c      	mov	r4, r1
 800b35e:	4691      	mov	r9, r2
 800b360:	7e27      	ldrb	r7, [r4, #24]
 800b362:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b364:	2f78      	cmp	r7, #120	; 0x78
 800b366:	4680      	mov	r8, r0
 800b368:	469a      	mov	sl, r3
 800b36a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b36e:	d807      	bhi.n	800b380 <_printf_i+0x28>
 800b370:	2f62      	cmp	r7, #98	; 0x62
 800b372:	d80a      	bhi.n	800b38a <_printf_i+0x32>
 800b374:	2f00      	cmp	r7, #0
 800b376:	f000 80d8 	beq.w	800b52a <_printf_i+0x1d2>
 800b37a:	2f58      	cmp	r7, #88	; 0x58
 800b37c:	f000 80a3 	beq.w	800b4c6 <_printf_i+0x16e>
 800b380:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b384:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b388:	e03a      	b.n	800b400 <_printf_i+0xa8>
 800b38a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b38e:	2b15      	cmp	r3, #21
 800b390:	d8f6      	bhi.n	800b380 <_printf_i+0x28>
 800b392:	a001      	add	r0, pc, #4	; (adr r0, 800b398 <_printf_i+0x40>)
 800b394:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b398:	0800b3f1 	.word	0x0800b3f1
 800b39c:	0800b405 	.word	0x0800b405
 800b3a0:	0800b381 	.word	0x0800b381
 800b3a4:	0800b381 	.word	0x0800b381
 800b3a8:	0800b381 	.word	0x0800b381
 800b3ac:	0800b381 	.word	0x0800b381
 800b3b0:	0800b405 	.word	0x0800b405
 800b3b4:	0800b381 	.word	0x0800b381
 800b3b8:	0800b381 	.word	0x0800b381
 800b3bc:	0800b381 	.word	0x0800b381
 800b3c0:	0800b381 	.word	0x0800b381
 800b3c4:	0800b511 	.word	0x0800b511
 800b3c8:	0800b435 	.word	0x0800b435
 800b3cc:	0800b4f3 	.word	0x0800b4f3
 800b3d0:	0800b381 	.word	0x0800b381
 800b3d4:	0800b381 	.word	0x0800b381
 800b3d8:	0800b533 	.word	0x0800b533
 800b3dc:	0800b381 	.word	0x0800b381
 800b3e0:	0800b435 	.word	0x0800b435
 800b3e4:	0800b381 	.word	0x0800b381
 800b3e8:	0800b381 	.word	0x0800b381
 800b3ec:	0800b4fb 	.word	0x0800b4fb
 800b3f0:	680b      	ldr	r3, [r1, #0]
 800b3f2:	1d1a      	adds	r2, r3, #4
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	600a      	str	r2, [r1, #0]
 800b3f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b3fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b400:	2301      	movs	r3, #1
 800b402:	e0a3      	b.n	800b54c <_printf_i+0x1f4>
 800b404:	6825      	ldr	r5, [r4, #0]
 800b406:	6808      	ldr	r0, [r1, #0]
 800b408:	062e      	lsls	r6, r5, #24
 800b40a:	f100 0304 	add.w	r3, r0, #4
 800b40e:	d50a      	bpl.n	800b426 <_printf_i+0xce>
 800b410:	6805      	ldr	r5, [r0, #0]
 800b412:	600b      	str	r3, [r1, #0]
 800b414:	2d00      	cmp	r5, #0
 800b416:	da03      	bge.n	800b420 <_printf_i+0xc8>
 800b418:	232d      	movs	r3, #45	; 0x2d
 800b41a:	426d      	negs	r5, r5
 800b41c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b420:	485e      	ldr	r0, [pc, #376]	; (800b59c <_printf_i+0x244>)
 800b422:	230a      	movs	r3, #10
 800b424:	e019      	b.n	800b45a <_printf_i+0x102>
 800b426:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b42a:	6805      	ldr	r5, [r0, #0]
 800b42c:	600b      	str	r3, [r1, #0]
 800b42e:	bf18      	it	ne
 800b430:	b22d      	sxthne	r5, r5
 800b432:	e7ef      	b.n	800b414 <_printf_i+0xbc>
 800b434:	680b      	ldr	r3, [r1, #0]
 800b436:	6825      	ldr	r5, [r4, #0]
 800b438:	1d18      	adds	r0, r3, #4
 800b43a:	6008      	str	r0, [r1, #0]
 800b43c:	0628      	lsls	r0, r5, #24
 800b43e:	d501      	bpl.n	800b444 <_printf_i+0xec>
 800b440:	681d      	ldr	r5, [r3, #0]
 800b442:	e002      	b.n	800b44a <_printf_i+0xf2>
 800b444:	0669      	lsls	r1, r5, #25
 800b446:	d5fb      	bpl.n	800b440 <_printf_i+0xe8>
 800b448:	881d      	ldrh	r5, [r3, #0]
 800b44a:	4854      	ldr	r0, [pc, #336]	; (800b59c <_printf_i+0x244>)
 800b44c:	2f6f      	cmp	r7, #111	; 0x6f
 800b44e:	bf0c      	ite	eq
 800b450:	2308      	moveq	r3, #8
 800b452:	230a      	movne	r3, #10
 800b454:	2100      	movs	r1, #0
 800b456:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b45a:	6866      	ldr	r6, [r4, #4]
 800b45c:	60a6      	str	r6, [r4, #8]
 800b45e:	2e00      	cmp	r6, #0
 800b460:	bfa2      	ittt	ge
 800b462:	6821      	ldrge	r1, [r4, #0]
 800b464:	f021 0104 	bicge.w	r1, r1, #4
 800b468:	6021      	strge	r1, [r4, #0]
 800b46a:	b90d      	cbnz	r5, 800b470 <_printf_i+0x118>
 800b46c:	2e00      	cmp	r6, #0
 800b46e:	d04d      	beq.n	800b50c <_printf_i+0x1b4>
 800b470:	4616      	mov	r6, r2
 800b472:	fbb5 f1f3 	udiv	r1, r5, r3
 800b476:	fb03 5711 	mls	r7, r3, r1, r5
 800b47a:	5dc7      	ldrb	r7, [r0, r7]
 800b47c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b480:	462f      	mov	r7, r5
 800b482:	42bb      	cmp	r3, r7
 800b484:	460d      	mov	r5, r1
 800b486:	d9f4      	bls.n	800b472 <_printf_i+0x11a>
 800b488:	2b08      	cmp	r3, #8
 800b48a:	d10b      	bne.n	800b4a4 <_printf_i+0x14c>
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	07df      	lsls	r7, r3, #31
 800b490:	d508      	bpl.n	800b4a4 <_printf_i+0x14c>
 800b492:	6923      	ldr	r3, [r4, #16]
 800b494:	6861      	ldr	r1, [r4, #4]
 800b496:	4299      	cmp	r1, r3
 800b498:	bfde      	ittt	le
 800b49a:	2330      	movle	r3, #48	; 0x30
 800b49c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b4a0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b4a4:	1b92      	subs	r2, r2, r6
 800b4a6:	6122      	str	r2, [r4, #16]
 800b4a8:	f8cd a000 	str.w	sl, [sp]
 800b4ac:	464b      	mov	r3, r9
 800b4ae:	aa03      	add	r2, sp, #12
 800b4b0:	4621      	mov	r1, r4
 800b4b2:	4640      	mov	r0, r8
 800b4b4:	f7ff fee2 	bl	800b27c <_printf_common>
 800b4b8:	3001      	adds	r0, #1
 800b4ba:	d14c      	bne.n	800b556 <_printf_i+0x1fe>
 800b4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c0:	b004      	add	sp, #16
 800b4c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c6:	4835      	ldr	r0, [pc, #212]	; (800b59c <_printf_i+0x244>)
 800b4c8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b4cc:	6823      	ldr	r3, [r4, #0]
 800b4ce:	680e      	ldr	r6, [r1, #0]
 800b4d0:	061f      	lsls	r7, r3, #24
 800b4d2:	f856 5b04 	ldr.w	r5, [r6], #4
 800b4d6:	600e      	str	r6, [r1, #0]
 800b4d8:	d514      	bpl.n	800b504 <_printf_i+0x1ac>
 800b4da:	07d9      	lsls	r1, r3, #31
 800b4dc:	bf44      	itt	mi
 800b4de:	f043 0320 	orrmi.w	r3, r3, #32
 800b4e2:	6023      	strmi	r3, [r4, #0]
 800b4e4:	b91d      	cbnz	r5, 800b4ee <_printf_i+0x196>
 800b4e6:	6823      	ldr	r3, [r4, #0]
 800b4e8:	f023 0320 	bic.w	r3, r3, #32
 800b4ec:	6023      	str	r3, [r4, #0]
 800b4ee:	2310      	movs	r3, #16
 800b4f0:	e7b0      	b.n	800b454 <_printf_i+0xfc>
 800b4f2:	6823      	ldr	r3, [r4, #0]
 800b4f4:	f043 0320 	orr.w	r3, r3, #32
 800b4f8:	6023      	str	r3, [r4, #0]
 800b4fa:	2378      	movs	r3, #120	; 0x78
 800b4fc:	4828      	ldr	r0, [pc, #160]	; (800b5a0 <_printf_i+0x248>)
 800b4fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b502:	e7e3      	b.n	800b4cc <_printf_i+0x174>
 800b504:	065e      	lsls	r6, r3, #25
 800b506:	bf48      	it	mi
 800b508:	b2ad      	uxthmi	r5, r5
 800b50a:	e7e6      	b.n	800b4da <_printf_i+0x182>
 800b50c:	4616      	mov	r6, r2
 800b50e:	e7bb      	b.n	800b488 <_printf_i+0x130>
 800b510:	680b      	ldr	r3, [r1, #0]
 800b512:	6826      	ldr	r6, [r4, #0]
 800b514:	6960      	ldr	r0, [r4, #20]
 800b516:	1d1d      	adds	r5, r3, #4
 800b518:	600d      	str	r5, [r1, #0]
 800b51a:	0635      	lsls	r5, r6, #24
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	d501      	bpl.n	800b524 <_printf_i+0x1cc>
 800b520:	6018      	str	r0, [r3, #0]
 800b522:	e002      	b.n	800b52a <_printf_i+0x1d2>
 800b524:	0671      	lsls	r1, r6, #25
 800b526:	d5fb      	bpl.n	800b520 <_printf_i+0x1c8>
 800b528:	8018      	strh	r0, [r3, #0]
 800b52a:	2300      	movs	r3, #0
 800b52c:	6123      	str	r3, [r4, #16]
 800b52e:	4616      	mov	r6, r2
 800b530:	e7ba      	b.n	800b4a8 <_printf_i+0x150>
 800b532:	680b      	ldr	r3, [r1, #0]
 800b534:	1d1a      	adds	r2, r3, #4
 800b536:	600a      	str	r2, [r1, #0]
 800b538:	681e      	ldr	r6, [r3, #0]
 800b53a:	6862      	ldr	r2, [r4, #4]
 800b53c:	2100      	movs	r1, #0
 800b53e:	4630      	mov	r0, r6
 800b540:	f7f4 fe46 	bl	80001d0 <memchr>
 800b544:	b108      	cbz	r0, 800b54a <_printf_i+0x1f2>
 800b546:	1b80      	subs	r0, r0, r6
 800b548:	6060      	str	r0, [r4, #4]
 800b54a:	6863      	ldr	r3, [r4, #4]
 800b54c:	6123      	str	r3, [r4, #16]
 800b54e:	2300      	movs	r3, #0
 800b550:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b554:	e7a8      	b.n	800b4a8 <_printf_i+0x150>
 800b556:	6923      	ldr	r3, [r4, #16]
 800b558:	4632      	mov	r2, r6
 800b55a:	4649      	mov	r1, r9
 800b55c:	4640      	mov	r0, r8
 800b55e:	47d0      	blx	sl
 800b560:	3001      	adds	r0, #1
 800b562:	d0ab      	beq.n	800b4bc <_printf_i+0x164>
 800b564:	6823      	ldr	r3, [r4, #0]
 800b566:	079b      	lsls	r3, r3, #30
 800b568:	d413      	bmi.n	800b592 <_printf_i+0x23a>
 800b56a:	68e0      	ldr	r0, [r4, #12]
 800b56c:	9b03      	ldr	r3, [sp, #12]
 800b56e:	4298      	cmp	r0, r3
 800b570:	bfb8      	it	lt
 800b572:	4618      	movlt	r0, r3
 800b574:	e7a4      	b.n	800b4c0 <_printf_i+0x168>
 800b576:	2301      	movs	r3, #1
 800b578:	4632      	mov	r2, r6
 800b57a:	4649      	mov	r1, r9
 800b57c:	4640      	mov	r0, r8
 800b57e:	47d0      	blx	sl
 800b580:	3001      	adds	r0, #1
 800b582:	d09b      	beq.n	800b4bc <_printf_i+0x164>
 800b584:	3501      	adds	r5, #1
 800b586:	68e3      	ldr	r3, [r4, #12]
 800b588:	9903      	ldr	r1, [sp, #12]
 800b58a:	1a5b      	subs	r3, r3, r1
 800b58c:	42ab      	cmp	r3, r5
 800b58e:	dcf2      	bgt.n	800b576 <_printf_i+0x21e>
 800b590:	e7eb      	b.n	800b56a <_printf_i+0x212>
 800b592:	2500      	movs	r5, #0
 800b594:	f104 0619 	add.w	r6, r4, #25
 800b598:	e7f5      	b.n	800b586 <_printf_i+0x22e>
 800b59a:	bf00      	nop
 800b59c:	0800de0e 	.word	0x0800de0e
 800b5a0:	0800de1f 	.word	0x0800de1f

0800b5a4 <__swbuf_r>:
 800b5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5a6:	460e      	mov	r6, r1
 800b5a8:	4614      	mov	r4, r2
 800b5aa:	4605      	mov	r5, r0
 800b5ac:	b118      	cbz	r0, 800b5b6 <__swbuf_r+0x12>
 800b5ae:	6983      	ldr	r3, [r0, #24]
 800b5b0:	b90b      	cbnz	r3, 800b5b6 <__swbuf_r+0x12>
 800b5b2:	f000 f9d9 	bl	800b968 <__sinit>
 800b5b6:	4b21      	ldr	r3, [pc, #132]	; (800b63c <__swbuf_r+0x98>)
 800b5b8:	429c      	cmp	r4, r3
 800b5ba:	d12b      	bne.n	800b614 <__swbuf_r+0x70>
 800b5bc:	686c      	ldr	r4, [r5, #4]
 800b5be:	69a3      	ldr	r3, [r4, #24]
 800b5c0:	60a3      	str	r3, [r4, #8]
 800b5c2:	89a3      	ldrh	r3, [r4, #12]
 800b5c4:	071a      	lsls	r2, r3, #28
 800b5c6:	d52f      	bpl.n	800b628 <__swbuf_r+0x84>
 800b5c8:	6923      	ldr	r3, [r4, #16]
 800b5ca:	b36b      	cbz	r3, 800b628 <__swbuf_r+0x84>
 800b5cc:	6923      	ldr	r3, [r4, #16]
 800b5ce:	6820      	ldr	r0, [r4, #0]
 800b5d0:	1ac0      	subs	r0, r0, r3
 800b5d2:	6963      	ldr	r3, [r4, #20]
 800b5d4:	b2f6      	uxtb	r6, r6
 800b5d6:	4283      	cmp	r3, r0
 800b5d8:	4637      	mov	r7, r6
 800b5da:	dc04      	bgt.n	800b5e6 <__swbuf_r+0x42>
 800b5dc:	4621      	mov	r1, r4
 800b5de:	4628      	mov	r0, r5
 800b5e0:	f000 f92e 	bl	800b840 <_fflush_r>
 800b5e4:	bb30      	cbnz	r0, 800b634 <__swbuf_r+0x90>
 800b5e6:	68a3      	ldr	r3, [r4, #8]
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	60a3      	str	r3, [r4, #8]
 800b5ec:	6823      	ldr	r3, [r4, #0]
 800b5ee:	1c5a      	adds	r2, r3, #1
 800b5f0:	6022      	str	r2, [r4, #0]
 800b5f2:	701e      	strb	r6, [r3, #0]
 800b5f4:	6963      	ldr	r3, [r4, #20]
 800b5f6:	3001      	adds	r0, #1
 800b5f8:	4283      	cmp	r3, r0
 800b5fa:	d004      	beq.n	800b606 <__swbuf_r+0x62>
 800b5fc:	89a3      	ldrh	r3, [r4, #12]
 800b5fe:	07db      	lsls	r3, r3, #31
 800b600:	d506      	bpl.n	800b610 <__swbuf_r+0x6c>
 800b602:	2e0a      	cmp	r6, #10
 800b604:	d104      	bne.n	800b610 <__swbuf_r+0x6c>
 800b606:	4621      	mov	r1, r4
 800b608:	4628      	mov	r0, r5
 800b60a:	f000 f919 	bl	800b840 <_fflush_r>
 800b60e:	b988      	cbnz	r0, 800b634 <__swbuf_r+0x90>
 800b610:	4638      	mov	r0, r7
 800b612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b614:	4b0a      	ldr	r3, [pc, #40]	; (800b640 <__swbuf_r+0x9c>)
 800b616:	429c      	cmp	r4, r3
 800b618:	d101      	bne.n	800b61e <__swbuf_r+0x7a>
 800b61a:	68ac      	ldr	r4, [r5, #8]
 800b61c:	e7cf      	b.n	800b5be <__swbuf_r+0x1a>
 800b61e:	4b09      	ldr	r3, [pc, #36]	; (800b644 <__swbuf_r+0xa0>)
 800b620:	429c      	cmp	r4, r3
 800b622:	bf08      	it	eq
 800b624:	68ec      	ldreq	r4, [r5, #12]
 800b626:	e7ca      	b.n	800b5be <__swbuf_r+0x1a>
 800b628:	4621      	mov	r1, r4
 800b62a:	4628      	mov	r0, r5
 800b62c:	f000 f80c 	bl	800b648 <__swsetup_r>
 800b630:	2800      	cmp	r0, #0
 800b632:	d0cb      	beq.n	800b5cc <__swbuf_r+0x28>
 800b634:	f04f 37ff 	mov.w	r7, #4294967295
 800b638:	e7ea      	b.n	800b610 <__swbuf_r+0x6c>
 800b63a:	bf00      	nop
 800b63c:	0800de50 	.word	0x0800de50
 800b640:	0800de70 	.word	0x0800de70
 800b644:	0800de30 	.word	0x0800de30

0800b648 <__swsetup_r>:
 800b648:	4b32      	ldr	r3, [pc, #200]	; (800b714 <__swsetup_r+0xcc>)
 800b64a:	b570      	push	{r4, r5, r6, lr}
 800b64c:	681d      	ldr	r5, [r3, #0]
 800b64e:	4606      	mov	r6, r0
 800b650:	460c      	mov	r4, r1
 800b652:	b125      	cbz	r5, 800b65e <__swsetup_r+0x16>
 800b654:	69ab      	ldr	r3, [r5, #24]
 800b656:	b913      	cbnz	r3, 800b65e <__swsetup_r+0x16>
 800b658:	4628      	mov	r0, r5
 800b65a:	f000 f985 	bl	800b968 <__sinit>
 800b65e:	4b2e      	ldr	r3, [pc, #184]	; (800b718 <__swsetup_r+0xd0>)
 800b660:	429c      	cmp	r4, r3
 800b662:	d10f      	bne.n	800b684 <__swsetup_r+0x3c>
 800b664:	686c      	ldr	r4, [r5, #4]
 800b666:	89a3      	ldrh	r3, [r4, #12]
 800b668:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b66c:	0719      	lsls	r1, r3, #28
 800b66e:	d42c      	bmi.n	800b6ca <__swsetup_r+0x82>
 800b670:	06dd      	lsls	r5, r3, #27
 800b672:	d411      	bmi.n	800b698 <__swsetup_r+0x50>
 800b674:	2309      	movs	r3, #9
 800b676:	6033      	str	r3, [r6, #0]
 800b678:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b67c:	81a3      	strh	r3, [r4, #12]
 800b67e:	f04f 30ff 	mov.w	r0, #4294967295
 800b682:	e03e      	b.n	800b702 <__swsetup_r+0xba>
 800b684:	4b25      	ldr	r3, [pc, #148]	; (800b71c <__swsetup_r+0xd4>)
 800b686:	429c      	cmp	r4, r3
 800b688:	d101      	bne.n	800b68e <__swsetup_r+0x46>
 800b68a:	68ac      	ldr	r4, [r5, #8]
 800b68c:	e7eb      	b.n	800b666 <__swsetup_r+0x1e>
 800b68e:	4b24      	ldr	r3, [pc, #144]	; (800b720 <__swsetup_r+0xd8>)
 800b690:	429c      	cmp	r4, r3
 800b692:	bf08      	it	eq
 800b694:	68ec      	ldreq	r4, [r5, #12]
 800b696:	e7e6      	b.n	800b666 <__swsetup_r+0x1e>
 800b698:	0758      	lsls	r0, r3, #29
 800b69a:	d512      	bpl.n	800b6c2 <__swsetup_r+0x7a>
 800b69c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b69e:	b141      	cbz	r1, 800b6b2 <__swsetup_r+0x6a>
 800b6a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6a4:	4299      	cmp	r1, r3
 800b6a6:	d002      	beq.n	800b6ae <__swsetup_r+0x66>
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	f7ff faad 	bl	800ac08 <_free_r>
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	6363      	str	r3, [r4, #52]	; 0x34
 800b6b2:	89a3      	ldrh	r3, [r4, #12]
 800b6b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6b8:	81a3      	strh	r3, [r4, #12]
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	6063      	str	r3, [r4, #4]
 800b6be:	6923      	ldr	r3, [r4, #16]
 800b6c0:	6023      	str	r3, [r4, #0]
 800b6c2:	89a3      	ldrh	r3, [r4, #12]
 800b6c4:	f043 0308 	orr.w	r3, r3, #8
 800b6c8:	81a3      	strh	r3, [r4, #12]
 800b6ca:	6923      	ldr	r3, [r4, #16]
 800b6cc:	b94b      	cbnz	r3, 800b6e2 <__swsetup_r+0x9a>
 800b6ce:	89a3      	ldrh	r3, [r4, #12]
 800b6d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b6d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b6d8:	d003      	beq.n	800b6e2 <__swsetup_r+0x9a>
 800b6da:	4621      	mov	r1, r4
 800b6dc:	4630      	mov	r0, r6
 800b6de:	f000 fa07 	bl	800baf0 <__smakebuf_r>
 800b6e2:	89a0      	ldrh	r0, [r4, #12]
 800b6e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6e8:	f010 0301 	ands.w	r3, r0, #1
 800b6ec:	d00a      	beq.n	800b704 <__swsetup_r+0xbc>
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	60a3      	str	r3, [r4, #8]
 800b6f2:	6963      	ldr	r3, [r4, #20]
 800b6f4:	425b      	negs	r3, r3
 800b6f6:	61a3      	str	r3, [r4, #24]
 800b6f8:	6923      	ldr	r3, [r4, #16]
 800b6fa:	b943      	cbnz	r3, 800b70e <__swsetup_r+0xc6>
 800b6fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b700:	d1ba      	bne.n	800b678 <__swsetup_r+0x30>
 800b702:	bd70      	pop	{r4, r5, r6, pc}
 800b704:	0781      	lsls	r1, r0, #30
 800b706:	bf58      	it	pl
 800b708:	6963      	ldrpl	r3, [r4, #20]
 800b70a:	60a3      	str	r3, [r4, #8]
 800b70c:	e7f4      	b.n	800b6f8 <__swsetup_r+0xb0>
 800b70e:	2000      	movs	r0, #0
 800b710:	e7f7      	b.n	800b702 <__swsetup_r+0xba>
 800b712:	bf00      	nop
 800b714:	20000064 	.word	0x20000064
 800b718:	0800de50 	.word	0x0800de50
 800b71c:	0800de70 	.word	0x0800de70
 800b720:	0800de30 	.word	0x0800de30

0800b724 <abort>:
 800b724:	b508      	push	{r3, lr}
 800b726:	2006      	movs	r0, #6
 800b728:	f000 fa4a 	bl	800bbc0 <raise>
 800b72c:	2001      	movs	r0, #1
 800b72e:	f7f6 fcb7 	bl	80020a0 <_exit>
	...

0800b734 <__sflush_r>:
 800b734:	898a      	ldrh	r2, [r1, #12]
 800b736:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b73a:	4605      	mov	r5, r0
 800b73c:	0710      	lsls	r0, r2, #28
 800b73e:	460c      	mov	r4, r1
 800b740:	d458      	bmi.n	800b7f4 <__sflush_r+0xc0>
 800b742:	684b      	ldr	r3, [r1, #4]
 800b744:	2b00      	cmp	r3, #0
 800b746:	dc05      	bgt.n	800b754 <__sflush_r+0x20>
 800b748:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	dc02      	bgt.n	800b754 <__sflush_r+0x20>
 800b74e:	2000      	movs	r0, #0
 800b750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b754:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b756:	2e00      	cmp	r6, #0
 800b758:	d0f9      	beq.n	800b74e <__sflush_r+0x1a>
 800b75a:	2300      	movs	r3, #0
 800b75c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b760:	682f      	ldr	r7, [r5, #0]
 800b762:	602b      	str	r3, [r5, #0]
 800b764:	d032      	beq.n	800b7cc <__sflush_r+0x98>
 800b766:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b768:	89a3      	ldrh	r3, [r4, #12]
 800b76a:	075a      	lsls	r2, r3, #29
 800b76c:	d505      	bpl.n	800b77a <__sflush_r+0x46>
 800b76e:	6863      	ldr	r3, [r4, #4]
 800b770:	1ac0      	subs	r0, r0, r3
 800b772:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b774:	b10b      	cbz	r3, 800b77a <__sflush_r+0x46>
 800b776:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b778:	1ac0      	subs	r0, r0, r3
 800b77a:	2300      	movs	r3, #0
 800b77c:	4602      	mov	r2, r0
 800b77e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b780:	6a21      	ldr	r1, [r4, #32]
 800b782:	4628      	mov	r0, r5
 800b784:	47b0      	blx	r6
 800b786:	1c43      	adds	r3, r0, #1
 800b788:	89a3      	ldrh	r3, [r4, #12]
 800b78a:	d106      	bne.n	800b79a <__sflush_r+0x66>
 800b78c:	6829      	ldr	r1, [r5, #0]
 800b78e:	291d      	cmp	r1, #29
 800b790:	d82c      	bhi.n	800b7ec <__sflush_r+0xb8>
 800b792:	4a2a      	ldr	r2, [pc, #168]	; (800b83c <__sflush_r+0x108>)
 800b794:	40ca      	lsrs	r2, r1
 800b796:	07d6      	lsls	r6, r2, #31
 800b798:	d528      	bpl.n	800b7ec <__sflush_r+0xb8>
 800b79a:	2200      	movs	r2, #0
 800b79c:	6062      	str	r2, [r4, #4]
 800b79e:	04d9      	lsls	r1, r3, #19
 800b7a0:	6922      	ldr	r2, [r4, #16]
 800b7a2:	6022      	str	r2, [r4, #0]
 800b7a4:	d504      	bpl.n	800b7b0 <__sflush_r+0x7c>
 800b7a6:	1c42      	adds	r2, r0, #1
 800b7a8:	d101      	bne.n	800b7ae <__sflush_r+0x7a>
 800b7aa:	682b      	ldr	r3, [r5, #0]
 800b7ac:	b903      	cbnz	r3, 800b7b0 <__sflush_r+0x7c>
 800b7ae:	6560      	str	r0, [r4, #84]	; 0x54
 800b7b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7b2:	602f      	str	r7, [r5, #0]
 800b7b4:	2900      	cmp	r1, #0
 800b7b6:	d0ca      	beq.n	800b74e <__sflush_r+0x1a>
 800b7b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7bc:	4299      	cmp	r1, r3
 800b7be:	d002      	beq.n	800b7c6 <__sflush_r+0x92>
 800b7c0:	4628      	mov	r0, r5
 800b7c2:	f7ff fa21 	bl	800ac08 <_free_r>
 800b7c6:	2000      	movs	r0, #0
 800b7c8:	6360      	str	r0, [r4, #52]	; 0x34
 800b7ca:	e7c1      	b.n	800b750 <__sflush_r+0x1c>
 800b7cc:	6a21      	ldr	r1, [r4, #32]
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	47b0      	blx	r6
 800b7d4:	1c41      	adds	r1, r0, #1
 800b7d6:	d1c7      	bne.n	800b768 <__sflush_r+0x34>
 800b7d8:	682b      	ldr	r3, [r5, #0]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d0c4      	beq.n	800b768 <__sflush_r+0x34>
 800b7de:	2b1d      	cmp	r3, #29
 800b7e0:	d001      	beq.n	800b7e6 <__sflush_r+0xb2>
 800b7e2:	2b16      	cmp	r3, #22
 800b7e4:	d101      	bne.n	800b7ea <__sflush_r+0xb6>
 800b7e6:	602f      	str	r7, [r5, #0]
 800b7e8:	e7b1      	b.n	800b74e <__sflush_r+0x1a>
 800b7ea:	89a3      	ldrh	r3, [r4, #12]
 800b7ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7f0:	81a3      	strh	r3, [r4, #12]
 800b7f2:	e7ad      	b.n	800b750 <__sflush_r+0x1c>
 800b7f4:	690f      	ldr	r7, [r1, #16]
 800b7f6:	2f00      	cmp	r7, #0
 800b7f8:	d0a9      	beq.n	800b74e <__sflush_r+0x1a>
 800b7fa:	0793      	lsls	r3, r2, #30
 800b7fc:	680e      	ldr	r6, [r1, #0]
 800b7fe:	bf08      	it	eq
 800b800:	694b      	ldreq	r3, [r1, #20]
 800b802:	600f      	str	r7, [r1, #0]
 800b804:	bf18      	it	ne
 800b806:	2300      	movne	r3, #0
 800b808:	eba6 0807 	sub.w	r8, r6, r7
 800b80c:	608b      	str	r3, [r1, #8]
 800b80e:	f1b8 0f00 	cmp.w	r8, #0
 800b812:	dd9c      	ble.n	800b74e <__sflush_r+0x1a>
 800b814:	6a21      	ldr	r1, [r4, #32]
 800b816:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b818:	4643      	mov	r3, r8
 800b81a:	463a      	mov	r2, r7
 800b81c:	4628      	mov	r0, r5
 800b81e:	47b0      	blx	r6
 800b820:	2800      	cmp	r0, #0
 800b822:	dc06      	bgt.n	800b832 <__sflush_r+0xfe>
 800b824:	89a3      	ldrh	r3, [r4, #12]
 800b826:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b82a:	81a3      	strh	r3, [r4, #12]
 800b82c:	f04f 30ff 	mov.w	r0, #4294967295
 800b830:	e78e      	b.n	800b750 <__sflush_r+0x1c>
 800b832:	4407      	add	r7, r0
 800b834:	eba8 0800 	sub.w	r8, r8, r0
 800b838:	e7e9      	b.n	800b80e <__sflush_r+0xda>
 800b83a:	bf00      	nop
 800b83c:	20400001 	.word	0x20400001

0800b840 <_fflush_r>:
 800b840:	b538      	push	{r3, r4, r5, lr}
 800b842:	690b      	ldr	r3, [r1, #16]
 800b844:	4605      	mov	r5, r0
 800b846:	460c      	mov	r4, r1
 800b848:	b913      	cbnz	r3, 800b850 <_fflush_r+0x10>
 800b84a:	2500      	movs	r5, #0
 800b84c:	4628      	mov	r0, r5
 800b84e:	bd38      	pop	{r3, r4, r5, pc}
 800b850:	b118      	cbz	r0, 800b85a <_fflush_r+0x1a>
 800b852:	6983      	ldr	r3, [r0, #24]
 800b854:	b90b      	cbnz	r3, 800b85a <_fflush_r+0x1a>
 800b856:	f000 f887 	bl	800b968 <__sinit>
 800b85a:	4b14      	ldr	r3, [pc, #80]	; (800b8ac <_fflush_r+0x6c>)
 800b85c:	429c      	cmp	r4, r3
 800b85e:	d11b      	bne.n	800b898 <_fflush_r+0x58>
 800b860:	686c      	ldr	r4, [r5, #4]
 800b862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d0ef      	beq.n	800b84a <_fflush_r+0xa>
 800b86a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b86c:	07d0      	lsls	r0, r2, #31
 800b86e:	d404      	bmi.n	800b87a <_fflush_r+0x3a>
 800b870:	0599      	lsls	r1, r3, #22
 800b872:	d402      	bmi.n	800b87a <_fflush_r+0x3a>
 800b874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b876:	f000 f915 	bl	800baa4 <__retarget_lock_acquire_recursive>
 800b87a:	4628      	mov	r0, r5
 800b87c:	4621      	mov	r1, r4
 800b87e:	f7ff ff59 	bl	800b734 <__sflush_r>
 800b882:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b884:	07da      	lsls	r2, r3, #31
 800b886:	4605      	mov	r5, r0
 800b888:	d4e0      	bmi.n	800b84c <_fflush_r+0xc>
 800b88a:	89a3      	ldrh	r3, [r4, #12]
 800b88c:	059b      	lsls	r3, r3, #22
 800b88e:	d4dd      	bmi.n	800b84c <_fflush_r+0xc>
 800b890:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b892:	f000 f908 	bl	800baa6 <__retarget_lock_release_recursive>
 800b896:	e7d9      	b.n	800b84c <_fflush_r+0xc>
 800b898:	4b05      	ldr	r3, [pc, #20]	; (800b8b0 <_fflush_r+0x70>)
 800b89a:	429c      	cmp	r4, r3
 800b89c:	d101      	bne.n	800b8a2 <_fflush_r+0x62>
 800b89e:	68ac      	ldr	r4, [r5, #8]
 800b8a0:	e7df      	b.n	800b862 <_fflush_r+0x22>
 800b8a2:	4b04      	ldr	r3, [pc, #16]	; (800b8b4 <_fflush_r+0x74>)
 800b8a4:	429c      	cmp	r4, r3
 800b8a6:	bf08      	it	eq
 800b8a8:	68ec      	ldreq	r4, [r5, #12]
 800b8aa:	e7da      	b.n	800b862 <_fflush_r+0x22>
 800b8ac:	0800de50 	.word	0x0800de50
 800b8b0:	0800de70 	.word	0x0800de70
 800b8b4:	0800de30 	.word	0x0800de30

0800b8b8 <std>:
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	b510      	push	{r4, lr}
 800b8bc:	4604      	mov	r4, r0
 800b8be:	e9c0 3300 	strd	r3, r3, [r0]
 800b8c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8c6:	6083      	str	r3, [r0, #8]
 800b8c8:	8181      	strh	r1, [r0, #12]
 800b8ca:	6643      	str	r3, [r0, #100]	; 0x64
 800b8cc:	81c2      	strh	r2, [r0, #14]
 800b8ce:	6183      	str	r3, [r0, #24]
 800b8d0:	4619      	mov	r1, r3
 800b8d2:	2208      	movs	r2, #8
 800b8d4:	305c      	adds	r0, #92	; 0x5c
 800b8d6:	f7ff f98f 	bl	800abf8 <memset>
 800b8da:	4b05      	ldr	r3, [pc, #20]	; (800b8f0 <std+0x38>)
 800b8dc:	6263      	str	r3, [r4, #36]	; 0x24
 800b8de:	4b05      	ldr	r3, [pc, #20]	; (800b8f4 <std+0x3c>)
 800b8e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8e2:	4b05      	ldr	r3, [pc, #20]	; (800b8f8 <std+0x40>)
 800b8e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8e6:	4b05      	ldr	r3, [pc, #20]	; (800b8fc <std+0x44>)
 800b8e8:	6224      	str	r4, [r4, #32]
 800b8ea:	6323      	str	r3, [r4, #48]	; 0x30
 800b8ec:	bd10      	pop	{r4, pc}
 800b8ee:	bf00      	nop
 800b8f0:	0800bbf9 	.word	0x0800bbf9
 800b8f4:	0800bc1b 	.word	0x0800bc1b
 800b8f8:	0800bc53 	.word	0x0800bc53
 800b8fc:	0800bc77 	.word	0x0800bc77

0800b900 <_cleanup_r>:
 800b900:	4901      	ldr	r1, [pc, #4]	; (800b908 <_cleanup_r+0x8>)
 800b902:	f000 b8af 	b.w	800ba64 <_fwalk_reent>
 800b906:	bf00      	nop
 800b908:	0800b841 	.word	0x0800b841

0800b90c <__sfmoreglue>:
 800b90c:	b570      	push	{r4, r5, r6, lr}
 800b90e:	1e4a      	subs	r2, r1, #1
 800b910:	2568      	movs	r5, #104	; 0x68
 800b912:	4355      	muls	r5, r2
 800b914:	460e      	mov	r6, r1
 800b916:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b91a:	f7ff f9c5 	bl	800aca8 <_malloc_r>
 800b91e:	4604      	mov	r4, r0
 800b920:	b140      	cbz	r0, 800b934 <__sfmoreglue+0x28>
 800b922:	2100      	movs	r1, #0
 800b924:	e9c0 1600 	strd	r1, r6, [r0]
 800b928:	300c      	adds	r0, #12
 800b92a:	60a0      	str	r0, [r4, #8]
 800b92c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b930:	f7ff f962 	bl	800abf8 <memset>
 800b934:	4620      	mov	r0, r4
 800b936:	bd70      	pop	{r4, r5, r6, pc}

0800b938 <__sfp_lock_acquire>:
 800b938:	4801      	ldr	r0, [pc, #4]	; (800b940 <__sfp_lock_acquire+0x8>)
 800b93a:	f000 b8b3 	b.w	800baa4 <__retarget_lock_acquire_recursive>
 800b93e:	bf00      	nop
 800b940:	20004814 	.word	0x20004814

0800b944 <__sfp_lock_release>:
 800b944:	4801      	ldr	r0, [pc, #4]	; (800b94c <__sfp_lock_release+0x8>)
 800b946:	f000 b8ae 	b.w	800baa6 <__retarget_lock_release_recursive>
 800b94a:	bf00      	nop
 800b94c:	20004814 	.word	0x20004814

0800b950 <__sinit_lock_acquire>:
 800b950:	4801      	ldr	r0, [pc, #4]	; (800b958 <__sinit_lock_acquire+0x8>)
 800b952:	f000 b8a7 	b.w	800baa4 <__retarget_lock_acquire_recursive>
 800b956:	bf00      	nop
 800b958:	2000480f 	.word	0x2000480f

0800b95c <__sinit_lock_release>:
 800b95c:	4801      	ldr	r0, [pc, #4]	; (800b964 <__sinit_lock_release+0x8>)
 800b95e:	f000 b8a2 	b.w	800baa6 <__retarget_lock_release_recursive>
 800b962:	bf00      	nop
 800b964:	2000480f 	.word	0x2000480f

0800b968 <__sinit>:
 800b968:	b510      	push	{r4, lr}
 800b96a:	4604      	mov	r4, r0
 800b96c:	f7ff fff0 	bl	800b950 <__sinit_lock_acquire>
 800b970:	69a3      	ldr	r3, [r4, #24]
 800b972:	b11b      	cbz	r3, 800b97c <__sinit+0x14>
 800b974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b978:	f7ff bff0 	b.w	800b95c <__sinit_lock_release>
 800b97c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b980:	6523      	str	r3, [r4, #80]	; 0x50
 800b982:	4b13      	ldr	r3, [pc, #76]	; (800b9d0 <__sinit+0x68>)
 800b984:	4a13      	ldr	r2, [pc, #76]	; (800b9d4 <__sinit+0x6c>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	62a2      	str	r2, [r4, #40]	; 0x28
 800b98a:	42a3      	cmp	r3, r4
 800b98c:	bf04      	itt	eq
 800b98e:	2301      	moveq	r3, #1
 800b990:	61a3      	streq	r3, [r4, #24]
 800b992:	4620      	mov	r0, r4
 800b994:	f000 f820 	bl	800b9d8 <__sfp>
 800b998:	6060      	str	r0, [r4, #4]
 800b99a:	4620      	mov	r0, r4
 800b99c:	f000 f81c 	bl	800b9d8 <__sfp>
 800b9a0:	60a0      	str	r0, [r4, #8]
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	f000 f818 	bl	800b9d8 <__sfp>
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	60e0      	str	r0, [r4, #12]
 800b9ac:	2104      	movs	r1, #4
 800b9ae:	6860      	ldr	r0, [r4, #4]
 800b9b0:	f7ff ff82 	bl	800b8b8 <std>
 800b9b4:	68a0      	ldr	r0, [r4, #8]
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	2109      	movs	r1, #9
 800b9ba:	f7ff ff7d 	bl	800b8b8 <std>
 800b9be:	68e0      	ldr	r0, [r4, #12]
 800b9c0:	2202      	movs	r2, #2
 800b9c2:	2112      	movs	r1, #18
 800b9c4:	f7ff ff78 	bl	800b8b8 <std>
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	61a3      	str	r3, [r4, #24]
 800b9cc:	e7d2      	b.n	800b974 <__sinit+0xc>
 800b9ce:	bf00      	nop
 800b9d0:	0800dc44 	.word	0x0800dc44
 800b9d4:	0800b901 	.word	0x0800b901

0800b9d8 <__sfp>:
 800b9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9da:	4607      	mov	r7, r0
 800b9dc:	f7ff ffac 	bl	800b938 <__sfp_lock_acquire>
 800b9e0:	4b1e      	ldr	r3, [pc, #120]	; (800ba5c <__sfp+0x84>)
 800b9e2:	681e      	ldr	r6, [r3, #0]
 800b9e4:	69b3      	ldr	r3, [r6, #24]
 800b9e6:	b913      	cbnz	r3, 800b9ee <__sfp+0x16>
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	f7ff ffbd 	bl	800b968 <__sinit>
 800b9ee:	3648      	adds	r6, #72	; 0x48
 800b9f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b9f4:	3b01      	subs	r3, #1
 800b9f6:	d503      	bpl.n	800ba00 <__sfp+0x28>
 800b9f8:	6833      	ldr	r3, [r6, #0]
 800b9fa:	b30b      	cbz	r3, 800ba40 <__sfp+0x68>
 800b9fc:	6836      	ldr	r6, [r6, #0]
 800b9fe:	e7f7      	b.n	800b9f0 <__sfp+0x18>
 800ba00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ba04:	b9d5      	cbnz	r5, 800ba3c <__sfp+0x64>
 800ba06:	4b16      	ldr	r3, [pc, #88]	; (800ba60 <__sfp+0x88>)
 800ba08:	60e3      	str	r3, [r4, #12]
 800ba0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ba0e:	6665      	str	r5, [r4, #100]	; 0x64
 800ba10:	f000 f847 	bl	800baa2 <__retarget_lock_init_recursive>
 800ba14:	f7ff ff96 	bl	800b944 <__sfp_lock_release>
 800ba18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ba1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ba20:	6025      	str	r5, [r4, #0]
 800ba22:	61a5      	str	r5, [r4, #24]
 800ba24:	2208      	movs	r2, #8
 800ba26:	4629      	mov	r1, r5
 800ba28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ba2c:	f7ff f8e4 	bl	800abf8 <memset>
 800ba30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ba34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ba38:	4620      	mov	r0, r4
 800ba3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba3c:	3468      	adds	r4, #104	; 0x68
 800ba3e:	e7d9      	b.n	800b9f4 <__sfp+0x1c>
 800ba40:	2104      	movs	r1, #4
 800ba42:	4638      	mov	r0, r7
 800ba44:	f7ff ff62 	bl	800b90c <__sfmoreglue>
 800ba48:	4604      	mov	r4, r0
 800ba4a:	6030      	str	r0, [r6, #0]
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	d1d5      	bne.n	800b9fc <__sfp+0x24>
 800ba50:	f7ff ff78 	bl	800b944 <__sfp_lock_release>
 800ba54:	230c      	movs	r3, #12
 800ba56:	603b      	str	r3, [r7, #0]
 800ba58:	e7ee      	b.n	800ba38 <__sfp+0x60>
 800ba5a:	bf00      	nop
 800ba5c:	0800dc44 	.word	0x0800dc44
 800ba60:	ffff0001 	.word	0xffff0001

0800ba64 <_fwalk_reent>:
 800ba64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba68:	4606      	mov	r6, r0
 800ba6a:	4688      	mov	r8, r1
 800ba6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ba70:	2700      	movs	r7, #0
 800ba72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba76:	f1b9 0901 	subs.w	r9, r9, #1
 800ba7a:	d505      	bpl.n	800ba88 <_fwalk_reent+0x24>
 800ba7c:	6824      	ldr	r4, [r4, #0]
 800ba7e:	2c00      	cmp	r4, #0
 800ba80:	d1f7      	bne.n	800ba72 <_fwalk_reent+0xe>
 800ba82:	4638      	mov	r0, r7
 800ba84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba88:	89ab      	ldrh	r3, [r5, #12]
 800ba8a:	2b01      	cmp	r3, #1
 800ba8c:	d907      	bls.n	800ba9e <_fwalk_reent+0x3a>
 800ba8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba92:	3301      	adds	r3, #1
 800ba94:	d003      	beq.n	800ba9e <_fwalk_reent+0x3a>
 800ba96:	4629      	mov	r1, r5
 800ba98:	4630      	mov	r0, r6
 800ba9a:	47c0      	blx	r8
 800ba9c:	4307      	orrs	r7, r0
 800ba9e:	3568      	adds	r5, #104	; 0x68
 800baa0:	e7e9      	b.n	800ba76 <_fwalk_reent+0x12>

0800baa2 <__retarget_lock_init_recursive>:
 800baa2:	4770      	bx	lr

0800baa4 <__retarget_lock_acquire_recursive>:
 800baa4:	4770      	bx	lr

0800baa6 <__retarget_lock_release_recursive>:
 800baa6:	4770      	bx	lr

0800baa8 <__swhatbuf_r>:
 800baa8:	b570      	push	{r4, r5, r6, lr}
 800baaa:	460e      	mov	r6, r1
 800baac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab0:	2900      	cmp	r1, #0
 800bab2:	b096      	sub	sp, #88	; 0x58
 800bab4:	4614      	mov	r4, r2
 800bab6:	461d      	mov	r5, r3
 800bab8:	da07      	bge.n	800baca <__swhatbuf_r+0x22>
 800baba:	2300      	movs	r3, #0
 800babc:	602b      	str	r3, [r5, #0]
 800babe:	89b3      	ldrh	r3, [r6, #12]
 800bac0:	061a      	lsls	r2, r3, #24
 800bac2:	d410      	bmi.n	800bae6 <__swhatbuf_r+0x3e>
 800bac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bac8:	e00e      	b.n	800bae8 <__swhatbuf_r+0x40>
 800baca:	466a      	mov	r2, sp
 800bacc:	f000 f8fa 	bl	800bcc4 <_fstat_r>
 800bad0:	2800      	cmp	r0, #0
 800bad2:	dbf2      	blt.n	800baba <__swhatbuf_r+0x12>
 800bad4:	9a01      	ldr	r2, [sp, #4]
 800bad6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bada:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bade:	425a      	negs	r2, r3
 800bae0:	415a      	adcs	r2, r3
 800bae2:	602a      	str	r2, [r5, #0]
 800bae4:	e7ee      	b.n	800bac4 <__swhatbuf_r+0x1c>
 800bae6:	2340      	movs	r3, #64	; 0x40
 800bae8:	2000      	movs	r0, #0
 800baea:	6023      	str	r3, [r4, #0]
 800baec:	b016      	add	sp, #88	; 0x58
 800baee:	bd70      	pop	{r4, r5, r6, pc}

0800baf0 <__smakebuf_r>:
 800baf0:	898b      	ldrh	r3, [r1, #12]
 800baf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800baf4:	079d      	lsls	r5, r3, #30
 800baf6:	4606      	mov	r6, r0
 800baf8:	460c      	mov	r4, r1
 800bafa:	d507      	bpl.n	800bb0c <__smakebuf_r+0x1c>
 800bafc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb00:	6023      	str	r3, [r4, #0]
 800bb02:	6123      	str	r3, [r4, #16]
 800bb04:	2301      	movs	r3, #1
 800bb06:	6163      	str	r3, [r4, #20]
 800bb08:	b002      	add	sp, #8
 800bb0a:	bd70      	pop	{r4, r5, r6, pc}
 800bb0c:	ab01      	add	r3, sp, #4
 800bb0e:	466a      	mov	r2, sp
 800bb10:	f7ff ffca 	bl	800baa8 <__swhatbuf_r>
 800bb14:	9900      	ldr	r1, [sp, #0]
 800bb16:	4605      	mov	r5, r0
 800bb18:	4630      	mov	r0, r6
 800bb1a:	f7ff f8c5 	bl	800aca8 <_malloc_r>
 800bb1e:	b948      	cbnz	r0, 800bb34 <__smakebuf_r+0x44>
 800bb20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb24:	059a      	lsls	r2, r3, #22
 800bb26:	d4ef      	bmi.n	800bb08 <__smakebuf_r+0x18>
 800bb28:	f023 0303 	bic.w	r3, r3, #3
 800bb2c:	f043 0302 	orr.w	r3, r3, #2
 800bb30:	81a3      	strh	r3, [r4, #12]
 800bb32:	e7e3      	b.n	800bafc <__smakebuf_r+0xc>
 800bb34:	4b0d      	ldr	r3, [pc, #52]	; (800bb6c <__smakebuf_r+0x7c>)
 800bb36:	62b3      	str	r3, [r6, #40]	; 0x28
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	6020      	str	r0, [r4, #0]
 800bb3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb40:	81a3      	strh	r3, [r4, #12]
 800bb42:	9b00      	ldr	r3, [sp, #0]
 800bb44:	6163      	str	r3, [r4, #20]
 800bb46:	9b01      	ldr	r3, [sp, #4]
 800bb48:	6120      	str	r0, [r4, #16]
 800bb4a:	b15b      	cbz	r3, 800bb64 <__smakebuf_r+0x74>
 800bb4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb50:	4630      	mov	r0, r6
 800bb52:	f000 f8c9 	bl	800bce8 <_isatty_r>
 800bb56:	b128      	cbz	r0, 800bb64 <__smakebuf_r+0x74>
 800bb58:	89a3      	ldrh	r3, [r4, #12]
 800bb5a:	f023 0303 	bic.w	r3, r3, #3
 800bb5e:	f043 0301 	orr.w	r3, r3, #1
 800bb62:	81a3      	strh	r3, [r4, #12]
 800bb64:	89a0      	ldrh	r0, [r4, #12]
 800bb66:	4305      	orrs	r5, r0
 800bb68:	81a5      	strh	r5, [r4, #12]
 800bb6a:	e7cd      	b.n	800bb08 <__smakebuf_r+0x18>
 800bb6c:	0800b901 	.word	0x0800b901

0800bb70 <_raise_r>:
 800bb70:	291f      	cmp	r1, #31
 800bb72:	b538      	push	{r3, r4, r5, lr}
 800bb74:	4604      	mov	r4, r0
 800bb76:	460d      	mov	r5, r1
 800bb78:	d904      	bls.n	800bb84 <_raise_r+0x14>
 800bb7a:	2316      	movs	r3, #22
 800bb7c:	6003      	str	r3, [r0, #0]
 800bb7e:	f04f 30ff 	mov.w	r0, #4294967295
 800bb82:	bd38      	pop	{r3, r4, r5, pc}
 800bb84:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bb86:	b112      	cbz	r2, 800bb8e <_raise_r+0x1e>
 800bb88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb8c:	b94b      	cbnz	r3, 800bba2 <_raise_r+0x32>
 800bb8e:	4620      	mov	r0, r4
 800bb90:	f000 f830 	bl	800bbf4 <_getpid_r>
 800bb94:	462a      	mov	r2, r5
 800bb96:	4601      	mov	r1, r0
 800bb98:	4620      	mov	r0, r4
 800bb9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb9e:	f000 b817 	b.w	800bbd0 <_kill_r>
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	d00a      	beq.n	800bbbc <_raise_r+0x4c>
 800bba6:	1c59      	adds	r1, r3, #1
 800bba8:	d103      	bne.n	800bbb2 <_raise_r+0x42>
 800bbaa:	2316      	movs	r3, #22
 800bbac:	6003      	str	r3, [r0, #0]
 800bbae:	2001      	movs	r0, #1
 800bbb0:	e7e7      	b.n	800bb82 <_raise_r+0x12>
 800bbb2:	2400      	movs	r4, #0
 800bbb4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bbb8:	4628      	mov	r0, r5
 800bbba:	4798      	blx	r3
 800bbbc:	2000      	movs	r0, #0
 800bbbe:	e7e0      	b.n	800bb82 <_raise_r+0x12>

0800bbc0 <raise>:
 800bbc0:	4b02      	ldr	r3, [pc, #8]	; (800bbcc <raise+0xc>)
 800bbc2:	4601      	mov	r1, r0
 800bbc4:	6818      	ldr	r0, [r3, #0]
 800bbc6:	f7ff bfd3 	b.w	800bb70 <_raise_r>
 800bbca:	bf00      	nop
 800bbcc:	20000064 	.word	0x20000064

0800bbd0 <_kill_r>:
 800bbd0:	b538      	push	{r3, r4, r5, lr}
 800bbd2:	4d07      	ldr	r5, [pc, #28]	; (800bbf0 <_kill_r+0x20>)
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	4604      	mov	r4, r0
 800bbd8:	4608      	mov	r0, r1
 800bbda:	4611      	mov	r1, r2
 800bbdc:	602b      	str	r3, [r5, #0]
 800bbde:	f7f6 fa4f 	bl	8002080 <_kill>
 800bbe2:	1c43      	adds	r3, r0, #1
 800bbe4:	d102      	bne.n	800bbec <_kill_r+0x1c>
 800bbe6:	682b      	ldr	r3, [r5, #0]
 800bbe8:	b103      	cbz	r3, 800bbec <_kill_r+0x1c>
 800bbea:	6023      	str	r3, [r4, #0]
 800bbec:	bd38      	pop	{r3, r4, r5, pc}
 800bbee:	bf00      	nop
 800bbf0:	20004808 	.word	0x20004808

0800bbf4 <_getpid_r>:
 800bbf4:	f7f6 ba3c 	b.w	8002070 <_getpid>

0800bbf8 <__sread>:
 800bbf8:	b510      	push	{r4, lr}
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc00:	f000 f894 	bl	800bd2c <_read_r>
 800bc04:	2800      	cmp	r0, #0
 800bc06:	bfab      	itete	ge
 800bc08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc0a:	89a3      	ldrhlt	r3, [r4, #12]
 800bc0c:	181b      	addge	r3, r3, r0
 800bc0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc12:	bfac      	ite	ge
 800bc14:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc16:	81a3      	strhlt	r3, [r4, #12]
 800bc18:	bd10      	pop	{r4, pc}

0800bc1a <__swrite>:
 800bc1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc1e:	461f      	mov	r7, r3
 800bc20:	898b      	ldrh	r3, [r1, #12]
 800bc22:	05db      	lsls	r3, r3, #23
 800bc24:	4605      	mov	r5, r0
 800bc26:	460c      	mov	r4, r1
 800bc28:	4616      	mov	r6, r2
 800bc2a:	d505      	bpl.n	800bc38 <__swrite+0x1e>
 800bc2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc30:	2302      	movs	r3, #2
 800bc32:	2200      	movs	r2, #0
 800bc34:	f000 f868 	bl	800bd08 <_lseek_r>
 800bc38:	89a3      	ldrh	r3, [r4, #12]
 800bc3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc42:	81a3      	strh	r3, [r4, #12]
 800bc44:	4632      	mov	r2, r6
 800bc46:	463b      	mov	r3, r7
 800bc48:	4628      	mov	r0, r5
 800bc4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc4e:	f000 b817 	b.w	800bc80 <_write_r>

0800bc52 <__sseek>:
 800bc52:	b510      	push	{r4, lr}
 800bc54:	460c      	mov	r4, r1
 800bc56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc5a:	f000 f855 	bl	800bd08 <_lseek_r>
 800bc5e:	1c43      	adds	r3, r0, #1
 800bc60:	89a3      	ldrh	r3, [r4, #12]
 800bc62:	bf15      	itete	ne
 800bc64:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc6e:	81a3      	strheq	r3, [r4, #12]
 800bc70:	bf18      	it	ne
 800bc72:	81a3      	strhne	r3, [r4, #12]
 800bc74:	bd10      	pop	{r4, pc}

0800bc76 <__sclose>:
 800bc76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc7a:	f000 b813 	b.w	800bca4 <_close_r>
	...

0800bc80 <_write_r>:
 800bc80:	b538      	push	{r3, r4, r5, lr}
 800bc82:	4d07      	ldr	r5, [pc, #28]	; (800bca0 <_write_r+0x20>)
 800bc84:	4604      	mov	r4, r0
 800bc86:	4608      	mov	r0, r1
 800bc88:	4611      	mov	r1, r2
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	602a      	str	r2, [r5, #0]
 800bc8e:	461a      	mov	r2, r3
 800bc90:	f7f6 fa2d 	bl	80020ee <_write>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_write_r+0x1e>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_write_r+0x1e>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	20004808 	.word	0x20004808

0800bca4 <_close_r>:
 800bca4:	b538      	push	{r3, r4, r5, lr}
 800bca6:	4d06      	ldr	r5, [pc, #24]	; (800bcc0 <_close_r+0x1c>)
 800bca8:	2300      	movs	r3, #0
 800bcaa:	4604      	mov	r4, r0
 800bcac:	4608      	mov	r0, r1
 800bcae:	602b      	str	r3, [r5, #0]
 800bcb0:	f7f6 fa39 	bl	8002126 <_close>
 800bcb4:	1c43      	adds	r3, r0, #1
 800bcb6:	d102      	bne.n	800bcbe <_close_r+0x1a>
 800bcb8:	682b      	ldr	r3, [r5, #0]
 800bcba:	b103      	cbz	r3, 800bcbe <_close_r+0x1a>
 800bcbc:	6023      	str	r3, [r4, #0]
 800bcbe:	bd38      	pop	{r3, r4, r5, pc}
 800bcc0:	20004808 	.word	0x20004808

0800bcc4 <_fstat_r>:
 800bcc4:	b538      	push	{r3, r4, r5, lr}
 800bcc6:	4d07      	ldr	r5, [pc, #28]	; (800bce4 <_fstat_r+0x20>)
 800bcc8:	2300      	movs	r3, #0
 800bcca:	4604      	mov	r4, r0
 800bccc:	4608      	mov	r0, r1
 800bcce:	4611      	mov	r1, r2
 800bcd0:	602b      	str	r3, [r5, #0]
 800bcd2:	f7f6 fa34 	bl	800213e <_fstat>
 800bcd6:	1c43      	adds	r3, r0, #1
 800bcd8:	d102      	bne.n	800bce0 <_fstat_r+0x1c>
 800bcda:	682b      	ldr	r3, [r5, #0]
 800bcdc:	b103      	cbz	r3, 800bce0 <_fstat_r+0x1c>
 800bcde:	6023      	str	r3, [r4, #0]
 800bce0:	bd38      	pop	{r3, r4, r5, pc}
 800bce2:	bf00      	nop
 800bce4:	20004808 	.word	0x20004808

0800bce8 <_isatty_r>:
 800bce8:	b538      	push	{r3, r4, r5, lr}
 800bcea:	4d06      	ldr	r5, [pc, #24]	; (800bd04 <_isatty_r+0x1c>)
 800bcec:	2300      	movs	r3, #0
 800bcee:	4604      	mov	r4, r0
 800bcf0:	4608      	mov	r0, r1
 800bcf2:	602b      	str	r3, [r5, #0]
 800bcf4:	f7f6 fa33 	bl	800215e <_isatty>
 800bcf8:	1c43      	adds	r3, r0, #1
 800bcfa:	d102      	bne.n	800bd02 <_isatty_r+0x1a>
 800bcfc:	682b      	ldr	r3, [r5, #0]
 800bcfe:	b103      	cbz	r3, 800bd02 <_isatty_r+0x1a>
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	bd38      	pop	{r3, r4, r5, pc}
 800bd04:	20004808 	.word	0x20004808

0800bd08 <_lseek_r>:
 800bd08:	b538      	push	{r3, r4, r5, lr}
 800bd0a:	4d07      	ldr	r5, [pc, #28]	; (800bd28 <_lseek_r+0x20>)
 800bd0c:	4604      	mov	r4, r0
 800bd0e:	4608      	mov	r0, r1
 800bd10:	4611      	mov	r1, r2
 800bd12:	2200      	movs	r2, #0
 800bd14:	602a      	str	r2, [r5, #0]
 800bd16:	461a      	mov	r2, r3
 800bd18:	f7f6 fa2c 	bl	8002174 <_lseek>
 800bd1c:	1c43      	adds	r3, r0, #1
 800bd1e:	d102      	bne.n	800bd26 <_lseek_r+0x1e>
 800bd20:	682b      	ldr	r3, [r5, #0]
 800bd22:	b103      	cbz	r3, 800bd26 <_lseek_r+0x1e>
 800bd24:	6023      	str	r3, [r4, #0]
 800bd26:	bd38      	pop	{r3, r4, r5, pc}
 800bd28:	20004808 	.word	0x20004808

0800bd2c <_read_r>:
 800bd2c:	b538      	push	{r3, r4, r5, lr}
 800bd2e:	4d07      	ldr	r5, [pc, #28]	; (800bd4c <_read_r+0x20>)
 800bd30:	4604      	mov	r4, r0
 800bd32:	4608      	mov	r0, r1
 800bd34:	4611      	mov	r1, r2
 800bd36:	2200      	movs	r2, #0
 800bd38:	602a      	str	r2, [r5, #0]
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	f7f6 f9ba 	bl	80020b4 <_read>
 800bd40:	1c43      	adds	r3, r0, #1
 800bd42:	d102      	bne.n	800bd4a <_read_r+0x1e>
 800bd44:	682b      	ldr	r3, [r5, #0]
 800bd46:	b103      	cbz	r3, 800bd4a <_read_r+0x1e>
 800bd48:	6023      	str	r3, [r4, #0]
 800bd4a:	bd38      	pop	{r3, r4, r5, pc}
 800bd4c:	20004808 	.word	0x20004808

0800bd50 <cos>:
 800bd50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd52:	ec53 2b10 	vmov	r2, r3, d0
 800bd56:	4824      	ldr	r0, [pc, #144]	; (800bde8 <cos+0x98>)
 800bd58:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bd5c:	4281      	cmp	r1, r0
 800bd5e:	dc06      	bgt.n	800bd6e <cos+0x1e>
 800bd60:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800bde0 <cos+0x90>
 800bd64:	f001 f958 	bl	800d018 <__kernel_cos>
 800bd68:	ec51 0b10 	vmov	r0, r1, d0
 800bd6c:	e007      	b.n	800bd7e <cos+0x2e>
 800bd6e:	481f      	ldr	r0, [pc, #124]	; (800bdec <cos+0x9c>)
 800bd70:	4281      	cmp	r1, r0
 800bd72:	dd09      	ble.n	800bd88 <cos+0x38>
 800bd74:	ee10 0a10 	vmov	r0, s0
 800bd78:	4619      	mov	r1, r3
 800bd7a:	f7f4 fa7d 	bl	8000278 <__aeabi_dsub>
 800bd7e:	ec41 0b10 	vmov	d0, r0, r1
 800bd82:	b005      	add	sp, #20
 800bd84:	f85d fb04 	ldr.w	pc, [sp], #4
 800bd88:	4668      	mov	r0, sp
 800bd8a:	f000 fe85 	bl	800ca98 <__ieee754_rem_pio2>
 800bd8e:	f000 0003 	and.w	r0, r0, #3
 800bd92:	2801      	cmp	r0, #1
 800bd94:	d007      	beq.n	800bda6 <cos+0x56>
 800bd96:	2802      	cmp	r0, #2
 800bd98:	d012      	beq.n	800bdc0 <cos+0x70>
 800bd9a:	b9c0      	cbnz	r0, 800bdce <cos+0x7e>
 800bd9c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bda0:	ed9d 0b00 	vldr	d0, [sp]
 800bda4:	e7de      	b.n	800bd64 <cos+0x14>
 800bda6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bdaa:	ed9d 0b00 	vldr	d0, [sp]
 800bdae:	f001 fd3b 	bl	800d828 <__kernel_sin>
 800bdb2:	ec53 2b10 	vmov	r2, r3, d0
 800bdb6:	ee10 0a10 	vmov	r0, s0
 800bdba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bdbe:	e7de      	b.n	800bd7e <cos+0x2e>
 800bdc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bdc4:	ed9d 0b00 	vldr	d0, [sp]
 800bdc8:	f001 f926 	bl	800d018 <__kernel_cos>
 800bdcc:	e7f1      	b.n	800bdb2 <cos+0x62>
 800bdce:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bdd2:	ed9d 0b00 	vldr	d0, [sp]
 800bdd6:	2001      	movs	r0, #1
 800bdd8:	f001 fd26 	bl	800d828 <__kernel_sin>
 800bddc:	e7c4      	b.n	800bd68 <cos+0x18>
 800bdde:	bf00      	nop
	...
 800bde8:	3fe921fb 	.word	0x3fe921fb
 800bdec:	7fefffff 	.word	0x7fefffff

0800bdf0 <floor>:
 800bdf0:	ec51 0b10 	vmov	r0, r1, d0
 800bdf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800bdfc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800be00:	2e13      	cmp	r6, #19
 800be02:	ee10 5a10 	vmov	r5, s0
 800be06:	ee10 8a10 	vmov	r8, s0
 800be0a:	460c      	mov	r4, r1
 800be0c:	dc32      	bgt.n	800be74 <floor+0x84>
 800be0e:	2e00      	cmp	r6, #0
 800be10:	da14      	bge.n	800be3c <floor+0x4c>
 800be12:	a333      	add	r3, pc, #204	; (adr r3, 800bee0 <floor+0xf0>)
 800be14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be18:	f7f4 fa30 	bl	800027c <__adddf3>
 800be1c:	2200      	movs	r2, #0
 800be1e:	2300      	movs	r3, #0
 800be20:	f7f4 fe72 	bl	8000b08 <__aeabi_dcmpgt>
 800be24:	b138      	cbz	r0, 800be36 <floor+0x46>
 800be26:	2c00      	cmp	r4, #0
 800be28:	da57      	bge.n	800beda <floor+0xea>
 800be2a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800be2e:	431d      	orrs	r5, r3
 800be30:	d001      	beq.n	800be36 <floor+0x46>
 800be32:	4c2d      	ldr	r4, [pc, #180]	; (800bee8 <floor+0xf8>)
 800be34:	2500      	movs	r5, #0
 800be36:	4621      	mov	r1, r4
 800be38:	4628      	mov	r0, r5
 800be3a:	e025      	b.n	800be88 <floor+0x98>
 800be3c:	4f2b      	ldr	r7, [pc, #172]	; (800beec <floor+0xfc>)
 800be3e:	4137      	asrs	r7, r6
 800be40:	ea01 0307 	and.w	r3, r1, r7
 800be44:	4303      	orrs	r3, r0
 800be46:	d01f      	beq.n	800be88 <floor+0x98>
 800be48:	a325      	add	r3, pc, #148	; (adr r3, 800bee0 <floor+0xf0>)
 800be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4e:	f7f4 fa15 	bl	800027c <__adddf3>
 800be52:	2200      	movs	r2, #0
 800be54:	2300      	movs	r3, #0
 800be56:	f7f4 fe57 	bl	8000b08 <__aeabi_dcmpgt>
 800be5a:	2800      	cmp	r0, #0
 800be5c:	d0eb      	beq.n	800be36 <floor+0x46>
 800be5e:	2c00      	cmp	r4, #0
 800be60:	bfbe      	ittt	lt
 800be62:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800be66:	fa43 f606 	asrlt.w	r6, r3, r6
 800be6a:	19a4      	addlt	r4, r4, r6
 800be6c:	ea24 0407 	bic.w	r4, r4, r7
 800be70:	2500      	movs	r5, #0
 800be72:	e7e0      	b.n	800be36 <floor+0x46>
 800be74:	2e33      	cmp	r6, #51	; 0x33
 800be76:	dd0b      	ble.n	800be90 <floor+0xa0>
 800be78:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800be7c:	d104      	bne.n	800be88 <floor+0x98>
 800be7e:	ee10 2a10 	vmov	r2, s0
 800be82:	460b      	mov	r3, r1
 800be84:	f7f4 f9fa 	bl	800027c <__adddf3>
 800be88:	ec41 0b10 	vmov	d0, r0, r1
 800be8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be90:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800be94:	f04f 33ff 	mov.w	r3, #4294967295
 800be98:	fa23 f707 	lsr.w	r7, r3, r7
 800be9c:	4207      	tst	r7, r0
 800be9e:	d0f3      	beq.n	800be88 <floor+0x98>
 800bea0:	a30f      	add	r3, pc, #60	; (adr r3, 800bee0 <floor+0xf0>)
 800bea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea6:	f7f4 f9e9 	bl	800027c <__adddf3>
 800beaa:	2200      	movs	r2, #0
 800beac:	2300      	movs	r3, #0
 800beae:	f7f4 fe2b 	bl	8000b08 <__aeabi_dcmpgt>
 800beb2:	2800      	cmp	r0, #0
 800beb4:	d0bf      	beq.n	800be36 <floor+0x46>
 800beb6:	2c00      	cmp	r4, #0
 800beb8:	da02      	bge.n	800bec0 <floor+0xd0>
 800beba:	2e14      	cmp	r6, #20
 800bebc:	d103      	bne.n	800bec6 <floor+0xd6>
 800bebe:	3401      	adds	r4, #1
 800bec0:	ea25 0507 	bic.w	r5, r5, r7
 800bec4:	e7b7      	b.n	800be36 <floor+0x46>
 800bec6:	2301      	movs	r3, #1
 800bec8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800becc:	fa03 f606 	lsl.w	r6, r3, r6
 800bed0:	4435      	add	r5, r6
 800bed2:	4545      	cmp	r5, r8
 800bed4:	bf38      	it	cc
 800bed6:	18e4      	addcc	r4, r4, r3
 800bed8:	e7f2      	b.n	800bec0 <floor+0xd0>
 800beda:	2500      	movs	r5, #0
 800bedc:	462c      	mov	r4, r5
 800bede:	e7aa      	b.n	800be36 <floor+0x46>
 800bee0:	8800759c 	.word	0x8800759c
 800bee4:	7e37e43c 	.word	0x7e37e43c
 800bee8:	bff00000 	.word	0xbff00000
 800beec:	000fffff 	.word	0x000fffff

0800bef0 <pow>:
 800bef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bef4:	ec59 8b10 	vmov	r8, r9, d0
 800bef8:	ec57 6b11 	vmov	r6, r7, d1
 800befc:	f000 f8a8 	bl	800c050 <__ieee754_pow>
 800bf00:	4b4e      	ldr	r3, [pc, #312]	; (800c03c <pow+0x14c>)
 800bf02:	f993 3000 	ldrsb.w	r3, [r3]
 800bf06:	3301      	adds	r3, #1
 800bf08:	ec55 4b10 	vmov	r4, r5, d0
 800bf0c:	d015      	beq.n	800bf3a <pow+0x4a>
 800bf0e:	4632      	mov	r2, r6
 800bf10:	463b      	mov	r3, r7
 800bf12:	4630      	mov	r0, r6
 800bf14:	4639      	mov	r1, r7
 800bf16:	f7f4 fe01 	bl	8000b1c <__aeabi_dcmpun>
 800bf1a:	b970      	cbnz	r0, 800bf3a <pow+0x4a>
 800bf1c:	4642      	mov	r2, r8
 800bf1e:	464b      	mov	r3, r9
 800bf20:	4640      	mov	r0, r8
 800bf22:	4649      	mov	r1, r9
 800bf24:	f7f4 fdfa 	bl	8000b1c <__aeabi_dcmpun>
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	b148      	cbz	r0, 800bf42 <pow+0x52>
 800bf2e:	4630      	mov	r0, r6
 800bf30:	4639      	mov	r1, r7
 800bf32:	f7f4 fdc1 	bl	8000ab8 <__aeabi_dcmpeq>
 800bf36:	2800      	cmp	r0, #0
 800bf38:	d17d      	bne.n	800c036 <pow+0x146>
 800bf3a:	ec45 4b10 	vmov	d0, r4, r5
 800bf3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf42:	4640      	mov	r0, r8
 800bf44:	4649      	mov	r1, r9
 800bf46:	f7f4 fdb7 	bl	8000ab8 <__aeabi_dcmpeq>
 800bf4a:	b1e0      	cbz	r0, 800bf86 <pow+0x96>
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	2300      	movs	r3, #0
 800bf50:	4630      	mov	r0, r6
 800bf52:	4639      	mov	r1, r7
 800bf54:	f7f4 fdb0 	bl	8000ab8 <__aeabi_dcmpeq>
 800bf58:	2800      	cmp	r0, #0
 800bf5a:	d16c      	bne.n	800c036 <pow+0x146>
 800bf5c:	ec47 6b10 	vmov	d0, r6, r7
 800bf60:	f001 fd29 	bl	800d9b6 <finite>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	d0e8      	beq.n	800bf3a <pow+0x4a>
 800bf68:	2200      	movs	r2, #0
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	4639      	mov	r1, r7
 800bf70:	f7f4 fdac 	bl	8000acc <__aeabi_dcmplt>
 800bf74:	2800      	cmp	r0, #0
 800bf76:	d0e0      	beq.n	800bf3a <pow+0x4a>
 800bf78:	f7fe fe04 	bl	800ab84 <__errno>
 800bf7c:	2321      	movs	r3, #33	; 0x21
 800bf7e:	6003      	str	r3, [r0, #0]
 800bf80:	2400      	movs	r4, #0
 800bf82:	4d2f      	ldr	r5, [pc, #188]	; (800c040 <pow+0x150>)
 800bf84:	e7d9      	b.n	800bf3a <pow+0x4a>
 800bf86:	ec45 4b10 	vmov	d0, r4, r5
 800bf8a:	f001 fd14 	bl	800d9b6 <finite>
 800bf8e:	bbb8      	cbnz	r0, 800c000 <pow+0x110>
 800bf90:	ec49 8b10 	vmov	d0, r8, r9
 800bf94:	f001 fd0f 	bl	800d9b6 <finite>
 800bf98:	b390      	cbz	r0, 800c000 <pow+0x110>
 800bf9a:	ec47 6b10 	vmov	d0, r6, r7
 800bf9e:	f001 fd0a 	bl	800d9b6 <finite>
 800bfa2:	b368      	cbz	r0, 800c000 <pow+0x110>
 800bfa4:	4622      	mov	r2, r4
 800bfa6:	462b      	mov	r3, r5
 800bfa8:	4620      	mov	r0, r4
 800bfaa:	4629      	mov	r1, r5
 800bfac:	f7f4 fdb6 	bl	8000b1c <__aeabi_dcmpun>
 800bfb0:	b160      	cbz	r0, 800bfcc <pow+0xdc>
 800bfb2:	f7fe fde7 	bl	800ab84 <__errno>
 800bfb6:	2321      	movs	r3, #33	; 0x21
 800bfb8:	6003      	str	r3, [r0, #0]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	4610      	mov	r0, r2
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	f7f4 fc3b 	bl	800083c <__aeabi_ddiv>
 800bfc6:	4604      	mov	r4, r0
 800bfc8:	460d      	mov	r5, r1
 800bfca:	e7b6      	b.n	800bf3a <pow+0x4a>
 800bfcc:	f7fe fdda 	bl	800ab84 <__errno>
 800bfd0:	2322      	movs	r3, #34	; 0x22
 800bfd2:	6003      	str	r3, [r0, #0]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	4640      	mov	r0, r8
 800bfda:	4649      	mov	r1, r9
 800bfdc:	f7f4 fd76 	bl	8000acc <__aeabi_dcmplt>
 800bfe0:	2400      	movs	r4, #0
 800bfe2:	b158      	cbz	r0, 800bffc <pow+0x10c>
 800bfe4:	ec47 6b10 	vmov	d0, r6, r7
 800bfe8:	f001 fcfa 	bl	800d9e0 <rint>
 800bfec:	4632      	mov	r2, r6
 800bfee:	ec51 0b10 	vmov	r0, r1, d0
 800bff2:	463b      	mov	r3, r7
 800bff4:	f7f4 fd60 	bl	8000ab8 <__aeabi_dcmpeq>
 800bff8:	2800      	cmp	r0, #0
 800bffa:	d0c2      	beq.n	800bf82 <pow+0x92>
 800bffc:	4d11      	ldr	r5, [pc, #68]	; (800c044 <pow+0x154>)
 800bffe:	e79c      	b.n	800bf3a <pow+0x4a>
 800c000:	2200      	movs	r2, #0
 800c002:	2300      	movs	r3, #0
 800c004:	4620      	mov	r0, r4
 800c006:	4629      	mov	r1, r5
 800c008:	f7f4 fd56 	bl	8000ab8 <__aeabi_dcmpeq>
 800c00c:	2800      	cmp	r0, #0
 800c00e:	d094      	beq.n	800bf3a <pow+0x4a>
 800c010:	ec49 8b10 	vmov	d0, r8, r9
 800c014:	f001 fccf 	bl	800d9b6 <finite>
 800c018:	2800      	cmp	r0, #0
 800c01a:	d08e      	beq.n	800bf3a <pow+0x4a>
 800c01c:	ec47 6b10 	vmov	d0, r6, r7
 800c020:	f001 fcc9 	bl	800d9b6 <finite>
 800c024:	2800      	cmp	r0, #0
 800c026:	d088      	beq.n	800bf3a <pow+0x4a>
 800c028:	f7fe fdac 	bl	800ab84 <__errno>
 800c02c:	2322      	movs	r3, #34	; 0x22
 800c02e:	6003      	str	r3, [r0, #0]
 800c030:	2400      	movs	r4, #0
 800c032:	2500      	movs	r5, #0
 800c034:	e781      	b.n	800bf3a <pow+0x4a>
 800c036:	4d04      	ldr	r5, [pc, #16]	; (800c048 <pow+0x158>)
 800c038:	2400      	movs	r4, #0
 800c03a:	e77e      	b.n	800bf3a <pow+0x4a>
 800c03c:	200000c8 	.word	0x200000c8
 800c040:	fff00000 	.word	0xfff00000
 800c044:	7ff00000 	.word	0x7ff00000
 800c048:	3ff00000 	.word	0x3ff00000
 800c04c:	00000000 	.word	0x00000000

0800c050 <__ieee754_pow>:
 800c050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c054:	ed2d 8b06 	vpush	{d8-d10}
 800c058:	b08d      	sub	sp, #52	; 0x34
 800c05a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c05e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800c062:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800c066:	ea56 0100 	orrs.w	r1, r6, r0
 800c06a:	ec53 2b10 	vmov	r2, r3, d0
 800c06e:	f000 84d1 	beq.w	800ca14 <__ieee754_pow+0x9c4>
 800c072:	497f      	ldr	r1, [pc, #508]	; (800c270 <__ieee754_pow+0x220>)
 800c074:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800c078:	428c      	cmp	r4, r1
 800c07a:	ee10 8a10 	vmov	r8, s0
 800c07e:	4699      	mov	r9, r3
 800c080:	dc09      	bgt.n	800c096 <__ieee754_pow+0x46>
 800c082:	d103      	bne.n	800c08c <__ieee754_pow+0x3c>
 800c084:	b97a      	cbnz	r2, 800c0a6 <__ieee754_pow+0x56>
 800c086:	42a6      	cmp	r6, r4
 800c088:	dd02      	ble.n	800c090 <__ieee754_pow+0x40>
 800c08a:	e00c      	b.n	800c0a6 <__ieee754_pow+0x56>
 800c08c:	428e      	cmp	r6, r1
 800c08e:	dc02      	bgt.n	800c096 <__ieee754_pow+0x46>
 800c090:	428e      	cmp	r6, r1
 800c092:	d110      	bne.n	800c0b6 <__ieee754_pow+0x66>
 800c094:	b178      	cbz	r0, 800c0b6 <__ieee754_pow+0x66>
 800c096:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c09a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c09e:	ea54 0308 	orrs.w	r3, r4, r8
 800c0a2:	f000 84b7 	beq.w	800ca14 <__ieee754_pow+0x9c4>
 800c0a6:	4873      	ldr	r0, [pc, #460]	; (800c274 <__ieee754_pow+0x224>)
 800c0a8:	b00d      	add	sp, #52	; 0x34
 800c0aa:	ecbd 8b06 	vpop	{d8-d10}
 800c0ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0b2:	f001 bc8d 	b.w	800d9d0 <nan>
 800c0b6:	f1b9 0f00 	cmp.w	r9, #0
 800c0ba:	da36      	bge.n	800c12a <__ieee754_pow+0xda>
 800c0bc:	496e      	ldr	r1, [pc, #440]	; (800c278 <__ieee754_pow+0x228>)
 800c0be:	428e      	cmp	r6, r1
 800c0c0:	dc51      	bgt.n	800c166 <__ieee754_pow+0x116>
 800c0c2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800c0c6:	428e      	cmp	r6, r1
 800c0c8:	f340 84af 	ble.w	800ca2a <__ieee754_pow+0x9da>
 800c0cc:	1531      	asrs	r1, r6, #20
 800c0ce:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c0d2:	2914      	cmp	r1, #20
 800c0d4:	dd0f      	ble.n	800c0f6 <__ieee754_pow+0xa6>
 800c0d6:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800c0da:	fa20 fc01 	lsr.w	ip, r0, r1
 800c0de:	fa0c f101 	lsl.w	r1, ip, r1
 800c0e2:	4281      	cmp	r1, r0
 800c0e4:	f040 84a1 	bne.w	800ca2a <__ieee754_pow+0x9da>
 800c0e8:	f00c 0c01 	and.w	ip, ip, #1
 800c0ec:	f1cc 0102 	rsb	r1, ip, #2
 800c0f0:	9100      	str	r1, [sp, #0]
 800c0f2:	b180      	cbz	r0, 800c116 <__ieee754_pow+0xc6>
 800c0f4:	e059      	b.n	800c1aa <__ieee754_pow+0x15a>
 800c0f6:	2800      	cmp	r0, #0
 800c0f8:	d155      	bne.n	800c1a6 <__ieee754_pow+0x156>
 800c0fa:	f1c1 0114 	rsb	r1, r1, #20
 800c0fe:	fa46 fc01 	asr.w	ip, r6, r1
 800c102:	fa0c f101 	lsl.w	r1, ip, r1
 800c106:	42b1      	cmp	r1, r6
 800c108:	f040 848c 	bne.w	800ca24 <__ieee754_pow+0x9d4>
 800c10c:	f00c 0c01 	and.w	ip, ip, #1
 800c110:	f1cc 0102 	rsb	r1, ip, #2
 800c114:	9100      	str	r1, [sp, #0]
 800c116:	4959      	ldr	r1, [pc, #356]	; (800c27c <__ieee754_pow+0x22c>)
 800c118:	428e      	cmp	r6, r1
 800c11a:	d12d      	bne.n	800c178 <__ieee754_pow+0x128>
 800c11c:	2f00      	cmp	r7, #0
 800c11e:	da79      	bge.n	800c214 <__ieee754_pow+0x1c4>
 800c120:	4956      	ldr	r1, [pc, #344]	; (800c27c <__ieee754_pow+0x22c>)
 800c122:	2000      	movs	r0, #0
 800c124:	f7f4 fb8a 	bl	800083c <__aeabi_ddiv>
 800c128:	e016      	b.n	800c158 <__ieee754_pow+0x108>
 800c12a:	2100      	movs	r1, #0
 800c12c:	9100      	str	r1, [sp, #0]
 800c12e:	2800      	cmp	r0, #0
 800c130:	d13b      	bne.n	800c1aa <__ieee754_pow+0x15a>
 800c132:	494f      	ldr	r1, [pc, #316]	; (800c270 <__ieee754_pow+0x220>)
 800c134:	428e      	cmp	r6, r1
 800c136:	d1ee      	bne.n	800c116 <__ieee754_pow+0xc6>
 800c138:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c13c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c140:	ea53 0308 	orrs.w	r3, r3, r8
 800c144:	f000 8466 	beq.w	800ca14 <__ieee754_pow+0x9c4>
 800c148:	4b4d      	ldr	r3, [pc, #308]	; (800c280 <__ieee754_pow+0x230>)
 800c14a:	429c      	cmp	r4, r3
 800c14c:	dd0d      	ble.n	800c16a <__ieee754_pow+0x11a>
 800c14e:	2f00      	cmp	r7, #0
 800c150:	f280 8464 	bge.w	800ca1c <__ieee754_pow+0x9cc>
 800c154:	2000      	movs	r0, #0
 800c156:	2100      	movs	r1, #0
 800c158:	ec41 0b10 	vmov	d0, r0, r1
 800c15c:	b00d      	add	sp, #52	; 0x34
 800c15e:	ecbd 8b06 	vpop	{d8-d10}
 800c162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c166:	2102      	movs	r1, #2
 800c168:	e7e0      	b.n	800c12c <__ieee754_pow+0xdc>
 800c16a:	2f00      	cmp	r7, #0
 800c16c:	daf2      	bge.n	800c154 <__ieee754_pow+0x104>
 800c16e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800c172:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c176:	e7ef      	b.n	800c158 <__ieee754_pow+0x108>
 800c178:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800c17c:	d104      	bne.n	800c188 <__ieee754_pow+0x138>
 800c17e:	4610      	mov	r0, r2
 800c180:	4619      	mov	r1, r3
 800c182:	f7f4 fa31 	bl	80005e8 <__aeabi_dmul>
 800c186:	e7e7      	b.n	800c158 <__ieee754_pow+0x108>
 800c188:	493e      	ldr	r1, [pc, #248]	; (800c284 <__ieee754_pow+0x234>)
 800c18a:	428f      	cmp	r7, r1
 800c18c:	d10d      	bne.n	800c1aa <__ieee754_pow+0x15a>
 800c18e:	f1b9 0f00 	cmp.w	r9, #0
 800c192:	db0a      	blt.n	800c1aa <__ieee754_pow+0x15a>
 800c194:	ec43 2b10 	vmov	d0, r2, r3
 800c198:	b00d      	add	sp, #52	; 0x34
 800c19a:	ecbd 8b06 	vpop	{d8-d10}
 800c19e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a2:	f000 be83 	b.w	800ceac <__ieee754_sqrt>
 800c1a6:	2100      	movs	r1, #0
 800c1a8:	9100      	str	r1, [sp, #0]
 800c1aa:	ec43 2b10 	vmov	d0, r2, r3
 800c1ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c1b2:	f001 fbf7 	bl	800d9a4 <fabs>
 800c1b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1ba:	ec51 0b10 	vmov	r0, r1, d0
 800c1be:	f1b8 0f00 	cmp.w	r8, #0
 800c1c2:	d12a      	bne.n	800c21a <__ieee754_pow+0x1ca>
 800c1c4:	b12c      	cbz	r4, 800c1d2 <__ieee754_pow+0x182>
 800c1c6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800c27c <__ieee754_pow+0x22c>
 800c1ca:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800c1ce:	45e6      	cmp	lr, ip
 800c1d0:	d123      	bne.n	800c21a <__ieee754_pow+0x1ca>
 800c1d2:	2f00      	cmp	r7, #0
 800c1d4:	da05      	bge.n	800c1e2 <__ieee754_pow+0x192>
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	460b      	mov	r3, r1
 800c1da:	2000      	movs	r0, #0
 800c1dc:	4927      	ldr	r1, [pc, #156]	; (800c27c <__ieee754_pow+0x22c>)
 800c1de:	f7f4 fb2d 	bl	800083c <__aeabi_ddiv>
 800c1e2:	f1b9 0f00 	cmp.w	r9, #0
 800c1e6:	dab7      	bge.n	800c158 <__ieee754_pow+0x108>
 800c1e8:	9b00      	ldr	r3, [sp, #0]
 800c1ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c1ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c1f2:	4323      	orrs	r3, r4
 800c1f4:	d108      	bne.n	800c208 <__ieee754_pow+0x1b8>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	4610      	mov	r0, r2
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	f7f4 f83b 	bl	8000278 <__aeabi_dsub>
 800c202:	4602      	mov	r2, r0
 800c204:	460b      	mov	r3, r1
 800c206:	e78d      	b.n	800c124 <__ieee754_pow+0xd4>
 800c208:	9b00      	ldr	r3, [sp, #0]
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d1a4      	bne.n	800c158 <__ieee754_pow+0x108>
 800c20e:	4602      	mov	r2, r0
 800c210:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c214:	4610      	mov	r0, r2
 800c216:	4619      	mov	r1, r3
 800c218:	e79e      	b.n	800c158 <__ieee754_pow+0x108>
 800c21a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800c21e:	f10c 35ff 	add.w	r5, ip, #4294967295
 800c222:	950a      	str	r5, [sp, #40]	; 0x28
 800c224:	9d00      	ldr	r5, [sp, #0]
 800c226:	46ac      	mov	ip, r5
 800c228:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800c22a:	ea5c 0505 	orrs.w	r5, ip, r5
 800c22e:	d0e4      	beq.n	800c1fa <__ieee754_pow+0x1aa>
 800c230:	4b15      	ldr	r3, [pc, #84]	; (800c288 <__ieee754_pow+0x238>)
 800c232:	429e      	cmp	r6, r3
 800c234:	f340 80fc 	ble.w	800c430 <__ieee754_pow+0x3e0>
 800c238:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c23c:	429e      	cmp	r6, r3
 800c23e:	4b10      	ldr	r3, [pc, #64]	; (800c280 <__ieee754_pow+0x230>)
 800c240:	dd07      	ble.n	800c252 <__ieee754_pow+0x202>
 800c242:	429c      	cmp	r4, r3
 800c244:	dc0a      	bgt.n	800c25c <__ieee754_pow+0x20c>
 800c246:	2f00      	cmp	r7, #0
 800c248:	da84      	bge.n	800c154 <__ieee754_pow+0x104>
 800c24a:	a307      	add	r3, pc, #28	; (adr r3, 800c268 <__ieee754_pow+0x218>)
 800c24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c250:	e795      	b.n	800c17e <__ieee754_pow+0x12e>
 800c252:	429c      	cmp	r4, r3
 800c254:	dbf7      	blt.n	800c246 <__ieee754_pow+0x1f6>
 800c256:	4b09      	ldr	r3, [pc, #36]	; (800c27c <__ieee754_pow+0x22c>)
 800c258:	429c      	cmp	r4, r3
 800c25a:	dd17      	ble.n	800c28c <__ieee754_pow+0x23c>
 800c25c:	2f00      	cmp	r7, #0
 800c25e:	dcf4      	bgt.n	800c24a <__ieee754_pow+0x1fa>
 800c260:	e778      	b.n	800c154 <__ieee754_pow+0x104>
 800c262:	bf00      	nop
 800c264:	f3af 8000 	nop.w
 800c268:	8800759c 	.word	0x8800759c
 800c26c:	7e37e43c 	.word	0x7e37e43c
 800c270:	7ff00000 	.word	0x7ff00000
 800c274:	0800dcfb 	.word	0x0800dcfb
 800c278:	433fffff 	.word	0x433fffff
 800c27c:	3ff00000 	.word	0x3ff00000
 800c280:	3fefffff 	.word	0x3fefffff
 800c284:	3fe00000 	.word	0x3fe00000
 800c288:	41e00000 	.word	0x41e00000
 800c28c:	4b64      	ldr	r3, [pc, #400]	; (800c420 <__ieee754_pow+0x3d0>)
 800c28e:	2200      	movs	r2, #0
 800c290:	f7f3 fff2 	bl	8000278 <__aeabi_dsub>
 800c294:	a356      	add	r3, pc, #344	; (adr r3, 800c3f0 <__ieee754_pow+0x3a0>)
 800c296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29a:	4604      	mov	r4, r0
 800c29c:	460d      	mov	r5, r1
 800c29e:	f7f4 f9a3 	bl	80005e8 <__aeabi_dmul>
 800c2a2:	a355      	add	r3, pc, #340	; (adr r3, 800c3f8 <__ieee754_pow+0x3a8>)
 800c2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a8:	4606      	mov	r6, r0
 800c2aa:	460f      	mov	r7, r1
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	4629      	mov	r1, r5
 800c2b0:	f7f4 f99a 	bl	80005e8 <__aeabi_dmul>
 800c2b4:	4b5b      	ldr	r3, [pc, #364]	; (800c424 <__ieee754_pow+0x3d4>)
 800c2b6:	4682      	mov	sl, r0
 800c2b8:	468b      	mov	fp, r1
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	4620      	mov	r0, r4
 800c2be:	4629      	mov	r1, r5
 800c2c0:	f7f4 f992 	bl	80005e8 <__aeabi_dmul>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	a14d      	add	r1, pc, #308	; (adr r1, 800c400 <__ieee754_pow+0x3b0>)
 800c2ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2ce:	f7f3 ffd3 	bl	8000278 <__aeabi_dsub>
 800c2d2:	4622      	mov	r2, r4
 800c2d4:	462b      	mov	r3, r5
 800c2d6:	f7f4 f987 	bl	80005e8 <__aeabi_dmul>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	460b      	mov	r3, r1
 800c2de:	2000      	movs	r0, #0
 800c2e0:	4951      	ldr	r1, [pc, #324]	; (800c428 <__ieee754_pow+0x3d8>)
 800c2e2:	f7f3 ffc9 	bl	8000278 <__aeabi_dsub>
 800c2e6:	4622      	mov	r2, r4
 800c2e8:	4680      	mov	r8, r0
 800c2ea:	4689      	mov	r9, r1
 800c2ec:	462b      	mov	r3, r5
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	f7f4 f979 	bl	80005e8 <__aeabi_dmul>
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	460b      	mov	r3, r1
 800c2fa:	4640      	mov	r0, r8
 800c2fc:	4649      	mov	r1, r9
 800c2fe:	f7f4 f973 	bl	80005e8 <__aeabi_dmul>
 800c302:	a341      	add	r3, pc, #260	; (adr r3, 800c408 <__ieee754_pow+0x3b8>)
 800c304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c308:	f7f4 f96e 	bl	80005e8 <__aeabi_dmul>
 800c30c:	4602      	mov	r2, r0
 800c30e:	460b      	mov	r3, r1
 800c310:	4650      	mov	r0, sl
 800c312:	4659      	mov	r1, fp
 800c314:	f7f3 ffb0 	bl	8000278 <__aeabi_dsub>
 800c318:	4602      	mov	r2, r0
 800c31a:	460b      	mov	r3, r1
 800c31c:	4680      	mov	r8, r0
 800c31e:	4689      	mov	r9, r1
 800c320:	4630      	mov	r0, r6
 800c322:	4639      	mov	r1, r7
 800c324:	f7f3 ffaa 	bl	800027c <__adddf3>
 800c328:	2400      	movs	r4, #0
 800c32a:	4632      	mov	r2, r6
 800c32c:	463b      	mov	r3, r7
 800c32e:	4620      	mov	r0, r4
 800c330:	460d      	mov	r5, r1
 800c332:	f7f3 ffa1 	bl	8000278 <__aeabi_dsub>
 800c336:	4602      	mov	r2, r0
 800c338:	460b      	mov	r3, r1
 800c33a:	4640      	mov	r0, r8
 800c33c:	4649      	mov	r1, r9
 800c33e:	f7f3 ff9b 	bl	8000278 <__aeabi_dsub>
 800c342:	9b00      	ldr	r3, [sp, #0]
 800c344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c346:	3b01      	subs	r3, #1
 800c348:	4313      	orrs	r3, r2
 800c34a:	4682      	mov	sl, r0
 800c34c:	468b      	mov	fp, r1
 800c34e:	f040 81f1 	bne.w	800c734 <__ieee754_pow+0x6e4>
 800c352:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800c410 <__ieee754_pow+0x3c0>
 800c356:	eeb0 8a47 	vmov.f32	s16, s14
 800c35a:	eef0 8a67 	vmov.f32	s17, s15
 800c35e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c362:	2600      	movs	r6, #0
 800c364:	4632      	mov	r2, r6
 800c366:	463b      	mov	r3, r7
 800c368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c36c:	f7f3 ff84 	bl	8000278 <__aeabi_dsub>
 800c370:	4622      	mov	r2, r4
 800c372:	462b      	mov	r3, r5
 800c374:	f7f4 f938 	bl	80005e8 <__aeabi_dmul>
 800c378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c37c:	4680      	mov	r8, r0
 800c37e:	4689      	mov	r9, r1
 800c380:	4650      	mov	r0, sl
 800c382:	4659      	mov	r1, fp
 800c384:	f7f4 f930 	bl	80005e8 <__aeabi_dmul>
 800c388:	4602      	mov	r2, r0
 800c38a:	460b      	mov	r3, r1
 800c38c:	4640      	mov	r0, r8
 800c38e:	4649      	mov	r1, r9
 800c390:	f7f3 ff74 	bl	800027c <__adddf3>
 800c394:	4632      	mov	r2, r6
 800c396:	463b      	mov	r3, r7
 800c398:	4680      	mov	r8, r0
 800c39a:	4689      	mov	r9, r1
 800c39c:	4620      	mov	r0, r4
 800c39e:	4629      	mov	r1, r5
 800c3a0:	f7f4 f922 	bl	80005e8 <__aeabi_dmul>
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	460d      	mov	r5, r1
 800c3aa:	4602      	mov	r2, r0
 800c3ac:	4649      	mov	r1, r9
 800c3ae:	4640      	mov	r0, r8
 800c3b0:	f7f3 ff64 	bl	800027c <__adddf3>
 800c3b4:	4b1d      	ldr	r3, [pc, #116]	; (800c42c <__ieee754_pow+0x3dc>)
 800c3b6:	4299      	cmp	r1, r3
 800c3b8:	ec45 4b19 	vmov	d9, r4, r5
 800c3bc:	4606      	mov	r6, r0
 800c3be:	460f      	mov	r7, r1
 800c3c0:	468b      	mov	fp, r1
 800c3c2:	f340 82fe 	ble.w	800c9c2 <__ieee754_pow+0x972>
 800c3c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c3ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c3ce:	4303      	orrs	r3, r0
 800c3d0:	f000 81f0 	beq.w	800c7b4 <__ieee754_pow+0x764>
 800c3d4:	a310      	add	r3, pc, #64	; (adr r3, 800c418 <__ieee754_pow+0x3c8>)
 800c3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3da:	ec51 0b18 	vmov	r0, r1, d8
 800c3de:	f7f4 f903 	bl	80005e8 <__aeabi_dmul>
 800c3e2:	a30d      	add	r3, pc, #52	; (adr r3, 800c418 <__ieee754_pow+0x3c8>)
 800c3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e8:	e6cb      	b.n	800c182 <__ieee754_pow+0x132>
 800c3ea:	bf00      	nop
 800c3ec:	f3af 8000 	nop.w
 800c3f0:	60000000 	.word	0x60000000
 800c3f4:	3ff71547 	.word	0x3ff71547
 800c3f8:	f85ddf44 	.word	0xf85ddf44
 800c3fc:	3e54ae0b 	.word	0x3e54ae0b
 800c400:	55555555 	.word	0x55555555
 800c404:	3fd55555 	.word	0x3fd55555
 800c408:	652b82fe 	.word	0x652b82fe
 800c40c:	3ff71547 	.word	0x3ff71547
 800c410:	00000000 	.word	0x00000000
 800c414:	bff00000 	.word	0xbff00000
 800c418:	8800759c 	.word	0x8800759c
 800c41c:	7e37e43c 	.word	0x7e37e43c
 800c420:	3ff00000 	.word	0x3ff00000
 800c424:	3fd00000 	.word	0x3fd00000
 800c428:	3fe00000 	.word	0x3fe00000
 800c42c:	408fffff 	.word	0x408fffff
 800c430:	4bd7      	ldr	r3, [pc, #860]	; (800c790 <__ieee754_pow+0x740>)
 800c432:	ea03 0309 	and.w	r3, r3, r9
 800c436:	2200      	movs	r2, #0
 800c438:	b92b      	cbnz	r3, 800c446 <__ieee754_pow+0x3f6>
 800c43a:	4bd6      	ldr	r3, [pc, #856]	; (800c794 <__ieee754_pow+0x744>)
 800c43c:	f7f4 f8d4 	bl	80005e8 <__aeabi_dmul>
 800c440:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c444:	460c      	mov	r4, r1
 800c446:	1523      	asrs	r3, r4, #20
 800c448:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c44c:	4413      	add	r3, r2
 800c44e:	9309      	str	r3, [sp, #36]	; 0x24
 800c450:	4bd1      	ldr	r3, [pc, #836]	; (800c798 <__ieee754_pow+0x748>)
 800c452:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c456:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c45a:	429c      	cmp	r4, r3
 800c45c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c460:	dd08      	ble.n	800c474 <__ieee754_pow+0x424>
 800c462:	4bce      	ldr	r3, [pc, #824]	; (800c79c <__ieee754_pow+0x74c>)
 800c464:	429c      	cmp	r4, r3
 800c466:	f340 8163 	ble.w	800c730 <__ieee754_pow+0x6e0>
 800c46a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c46c:	3301      	adds	r3, #1
 800c46e:	9309      	str	r3, [sp, #36]	; 0x24
 800c470:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c474:	2400      	movs	r4, #0
 800c476:	00e3      	lsls	r3, r4, #3
 800c478:	930b      	str	r3, [sp, #44]	; 0x2c
 800c47a:	4bc9      	ldr	r3, [pc, #804]	; (800c7a0 <__ieee754_pow+0x750>)
 800c47c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c480:	ed93 7b00 	vldr	d7, [r3]
 800c484:	4629      	mov	r1, r5
 800c486:	ec53 2b17 	vmov	r2, r3, d7
 800c48a:	eeb0 8a47 	vmov.f32	s16, s14
 800c48e:	eef0 8a67 	vmov.f32	s17, s15
 800c492:	4682      	mov	sl, r0
 800c494:	f7f3 fef0 	bl	8000278 <__aeabi_dsub>
 800c498:	4652      	mov	r2, sl
 800c49a:	4606      	mov	r6, r0
 800c49c:	460f      	mov	r7, r1
 800c49e:	462b      	mov	r3, r5
 800c4a0:	ec51 0b18 	vmov	r0, r1, d8
 800c4a4:	f7f3 feea 	bl	800027c <__adddf3>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	2000      	movs	r0, #0
 800c4ae:	49bd      	ldr	r1, [pc, #756]	; (800c7a4 <__ieee754_pow+0x754>)
 800c4b0:	f7f4 f9c4 	bl	800083c <__aeabi_ddiv>
 800c4b4:	ec41 0b19 	vmov	d9, r0, r1
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	460b      	mov	r3, r1
 800c4bc:	4630      	mov	r0, r6
 800c4be:	4639      	mov	r1, r7
 800c4c0:	f7f4 f892 	bl	80005e8 <__aeabi_dmul>
 800c4c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c4c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	9304      	str	r3, [sp, #16]
 800c4d4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c4d8:	46ab      	mov	fp, r5
 800c4da:	106d      	asrs	r5, r5, #1
 800c4dc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c4e0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c4e4:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	4640      	mov	r0, r8
 800c4ec:	4649      	mov	r1, r9
 800c4ee:	4614      	mov	r4, r2
 800c4f0:	461d      	mov	r5, r3
 800c4f2:	f7f4 f879 	bl	80005e8 <__aeabi_dmul>
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	460b      	mov	r3, r1
 800c4fa:	4630      	mov	r0, r6
 800c4fc:	4639      	mov	r1, r7
 800c4fe:	f7f3 febb 	bl	8000278 <__aeabi_dsub>
 800c502:	ec53 2b18 	vmov	r2, r3, d8
 800c506:	4606      	mov	r6, r0
 800c508:	460f      	mov	r7, r1
 800c50a:	4620      	mov	r0, r4
 800c50c:	4629      	mov	r1, r5
 800c50e:	f7f3 feb3 	bl	8000278 <__aeabi_dsub>
 800c512:	4602      	mov	r2, r0
 800c514:	460b      	mov	r3, r1
 800c516:	4650      	mov	r0, sl
 800c518:	4659      	mov	r1, fp
 800c51a:	f7f3 fead 	bl	8000278 <__aeabi_dsub>
 800c51e:	4642      	mov	r2, r8
 800c520:	464b      	mov	r3, r9
 800c522:	f7f4 f861 	bl	80005e8 <__aeabi_dmul>
 800c526:	4602      	mov	r2, r0
 800c528:	460b      	mov	r3, r1
 800c52a:	4630      	mov	r0, r6
 800c52c:	4639      	mov	r1, r7
 800c52e:	f7f3 fea3 	bl	8000278 <__aeabi_dsub>
 800c532:	ec53 2b19 	vmov	r2, r3, d9
 800c536:	f7f4 f857 	bl	80005e8 <__aeabi_dmul>
 800c53a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c53e:	ec41 0b18 	vmov	d8, r0, r1
 800c542:	4610      	mov	r0, r2
 800c544:	4619      	mov	r1, r3
 800c546:	f7f4 f84f 	bl	80005e8 <__aeabi_dmul>
 800c54a:	a37d      	add	r3, pc, #500	; (adr r3, 800c740 <__ieee754_pow+0x6f0>)
 800c54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c550:	4604      	mov	r4, r0
 800c552:	460d      	mov	r5, r1
 800c554:	f7f4 f848 	bl	80005e8 <__aeabi_dmul>
 800c558:	a37b      	add	r3, pc, #492	; (adr r3, 800c748 <__ieee754_pow+0x6f8>)
 800c55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55e:	f7f3 fe8d 	bl	800027c <__adddf3>
 800c562:	4622      	mov	r2, r4
 800c564:	462b      	mov	r3, r5
 800c566:	f7f4 f83f 	bl	80005e8 <__aeabi_dmul>
 800c56a:	a379      	add	r3, pc, #484	; (adr r3, 800c750 <__ieee754_pow+0x700>)
 800c56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c570:	f7f3 fe84 	bl	800027c <__adddf3>
 800c574:	4622      	mov	r2, r4
 800c576:	462b      	mov	r3, r5
 800c578:	f7f4 f836 	bl	80005e8 <__aeabi_dmul>
 800c57c:	a376      	add	r3, pc, #472	; (adr r3, 800c758 <__ieee754_pow+0x708>)
 800c57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c582:	f7f3 fe7b 	bl	800027c <__adddf3>
 800c586:	4622      	mov	r2, r4
 800c588:	462b      	mov	r3, r5
 800c58a:	f7f4 f82d 	bl	80005e8 <__aeabi_dmul>
 800c58e:	a374      	add	r3, pc, #464	; (adr r3, 800c760 <__ieee754_pow+0x710>)
 800c590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c594:	f7f3 fe72 	bl	800027c <__adddf3>
 800c598:	4622      	mov	r2, r4
 800c59a:	462b      	mov	r3, r5
 800c59c:	f7f4 f824 	bl	80005e8 <__aeabi_dmul>
 800c5a0:	a371      	add	r3, pc, #452	; (adr r3, 800c768 <__ieee754_pow+0x718>)
 800c5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a6:	f7f3 fe69 	bl	800027c <__adddf3>
 800c5aa:	4622      	mov	r2, r4
 800c5ac:	4606      	mov	r6, r0
 800c5ae:	460f      	mov	r7, r1
 800c5b0:	462b      	mov	r3, r5
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	4629      	mov	r1, r5
 800c5b6:	f7f4 f817 	bl	80005e8 <__aeabi_dmul>
 800c5ba:	4602      	mov	r2, r0
 800c5bc:	460b      	mov	r3, r1
 800c5be:	4630      	mov	r0, r6
 800c5c0:	4639      	mov	r1, r7
 800c5c2:	f7f4 f811 	bl	80005e8 <__aeabi_dmul>
 800c5c6:	4642      	mov	r2, r8
 800c5c8:	4604      	mov	r4, r0
 800c5ca:	460d      	mov	r5, r1
 800c5cc:	464b      	mov	r3, r9
 800c5ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5d2:	f7f3 fe53 	bl	800027c <__adddf3>
 800c5d6:	ec53 2b18 	vmov	r2, r3, d8
 800c5da:	f7f4 f805 	bl	80005e8 <__aeabi_dmul>
 800c5de:	4622      	mov	r2, r4
 800c5e0:	462b      	mov	r3, r5
 800c5e2:	f7f3 fe4b 	bl	800027c <__adddf3>
 800c5e6:	4642      	mov	r2, r8
 800c5e8:	4682      	mov	sl, r0
 800c5ea:	468b      	mov	fp, r1
 800c5ec:	464b      	mov	r3, r9
 800c5ee:	4640      	mov	r0, r8
 800c5f0:	4649      	mov	r1, r9
 800c5f2:	f7f3 fff9 	bl	80005e8 <__aeabi_dmul>
 800c5f6:	4b6c      	ldr	r3, [pc, #432]	; (800c7a8 <__ieee754_pow+0x758>)
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	4606      	mov	r6, r0
 800c5fc:	460f      	mov	r7, r1
 800c5fe:	f7f3 fe3d 	bl	800027c <__adddf3>
 800c602:	4652      	mov	r2, sl
 800c604:	465b      	mov	r3, fp
 800c606:	f7f3 fe39 	bl	800027c <__adddf3>
 800c60a:	9c04      	ldr	r4, [sp, #16]
 800c60c:	460d      	mov	r5, r1
 800c60e:	4622      	mov	r2, r4
 800c610:	460b      	mov	r3, r1
 800c612:	4640      	mov	r0, r8
 800c614:	4649      	mov	r1, r9
 800c616:	f7f3 ffe7 	bl	80005e8 <__aeabi_dmul>
 800c61a:	4b63      	ldr	r3, [pc, #396]	; (800c7a8 <__ieee754_pow+0x758>)
 800c61c:	4680      	mov	r8, r0
 800c61e:	4689      	mov	r9, r1
 800c620:	2200      	movs	r2, #0
 800c622:	4620      	mov	r0, r4
 800c624:	4629      	mov	r1, r5
 800c626:	f7f3 fe27 	bl	8000278 <__aeabi_dsub>
 800c62a:	4632      	mov	r2, r6
 800c62c:	463b      	mov	r3, r7
 800c62e:	f7f3 fe23 	bl	8000278 <__aeabi_dsub>
 800c632:	4602      	mov	r2, r0
 800c634:	460b      	mov	r3, r1
 800c636:	4650      	mov	r0, sl
 800c638:	4659      	mov	r1, fp
 800c63a:	f7f3 fe1d 	bl	8000278 <__aeabi_dsub>
 800c63e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c642:	f7f3 ffd1 	bl	80005e8 <__aeabi_dmul>
 800c646:	4622      	mov	r2, r4
 800c648:	4606      	mov	r6, r0
 800c64a:	460f      	mov	r7, r1
 800c64c:	462b      	mov	r3, r5
 800c64e:	ec51 0b18 	vmov	r0, r1, d8
 800c652:	f7f3 ffc9 	bl	80005e8 <__aeabi_dmul>
 800c656:	4602      	mov	r2, r0
 800c658:	460b      	mov	r3, r1
 800c65a:	4630      	mov	r0, r6
 800c65c:	4639      	mov	r1, r7
 800c65e:	f7f3 fe0d 	bl	800027c <__adddf3>
 800c662:	4606      	mov	r6, r0
 800c664:	460f      	mov	r7, r1
 800c666:	4602      	mov	r2, r0
 800c668:	460b      	mov	r3, r1
 800c66a:	4640      	mov	r0, r8
 800c66c:	4649      	mov	r1, r9
 800c66e:	f7f3 fe05 	bl	800027c <__adddf3>
 800c672:	9c04      	ldr	r4, [sp, #16]
 800c674:	a33e      	add	r3, pc, #248	; (adr r3, 800c770 <__ieee754_pow+0x720>)
 800c676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67a:	4620      	mov	r0, r4
 800c67c:	460d      	mov	r5, r1
 800c67e:	f7f3 ffb3 	bl	80005e8 <__aeabi_dmul>
 800c682:	4642      	mov	r2, r8
 800c684:	ec41 0b18 	vmov	d8, r0, r1
 800c688:	464b      	mov	r3, r9
 800c68a:	4620      	mov	r0, r4
 800c68c:	4629      	mov	r1, r5
 800c68e:	f7f3 fdf3 	bl	8000278 <__aeabi_dsub>
 800c692:	4602      	mov	r2, r0
 800c694:	460b      	mov	r3, r1
 800c696:	4630      	mov	r0, r6
 800c698:	4639      	mov	r1, r7
 800c69a:	f7f3 fded 	bl	8000278 <__aeabi_dsub>
 800c69e:	a336      	add	r3, pc, #216	; (adr r3, 800c778 <__ieee754_pow+0x728>)
 800c6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a4:	f7f3 ffa0 	bl	80005e8 <__aeabi_dmul>
 800c6a8:	a335      	add	r3, pc, #212	; (adr r3, 800c780 <__ieee754_pow+0x730>)
 800c6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ae:	4606      	mov	r6, r0
 800c6b0:	460f      	mov	r7, r1
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	4629      	mov	r1, r5
 800c6b6:	f7f3 ff97 	bl	80005e8 <__aeabi_dmul>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	460b      	mov	r3, r1
 800c6be:	4630      	mov	r0, r6
 800c6c0:	4639      	mov	r1, r7
 800c6c2:	f7f3 fddb 	bl	800027c <__adddf3>
 800c6c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c6c8:	4b38      	ldr	r3, [pc, #224]	; (800c7ac <__ieee754_pow+0x75c>)
 800c6ca:	4413      	add	r3, r2
 800c6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d0:	f7f3 fdd4 	bl	800027c <__adddf3>
 800c6d4:	4682      	mov	sl, r0
 800c6d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6d8:	468b      	mov	fp, r1
 800c6da:	f7f3 ff1b 	bl	8000514 <__aeabi_i2d>
 800c6de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c6e0:	4b33      	ldr	r3, [pc, #204]	; (800c7b0 <__ieee754_pow+0x760>)
 800c6e2:	4413      	add	r3, r2
 800c6e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6e8:	4606      	mov	r6, r0
 800c6ea:	460f      	mov	r7, r1
 800c6ec:	4652      	mov	r2, sl
 800c6ee:	465b      	mov	r3, fp
 800c6f0:	ec51 0b18 	vmov	r0, r1, d8
 800c6f4:	f7f3 fdc2 	bl	800027c <__adddf3>
 800c6f8:	4642      	mov	r2, r8
 800c6fa:	464b      	mov	r3, r9
 800c6fc:	f7f3 fdbe 	bl	800027c <__adddf3>
 800c700:	4632      	mov	r2, r6
 800c702:	463b      	mov	r3, r7
 800c704:	f7f3 fdba 	bl	800027c <__adddf3>
 800c708:	9c04      	ldr	r4, [sp, #16]
 800c70a:	4632      	mov	r2, r6
 800c70c:	463b      	mov	r3, r7
 800c70e:	4620      	mov	r0, r4
 800c710:	460d      	mov	r5, r1
 800c712:	f7f3 fdb1 	bl	8000278 <__aeabi_dsub>
 800c716:	4642      	mov	r2, r8
 800c718:	464b      	mov	r3, r9
 800c71a:	f7f3 fdad 	bl	8000278 <__aeabi_dsub>
 800c71e:	ec53 2b18 	vmov	r2, r3, d8
 800c722:	f7f3 fda9 	bl	8000278 <__aeabi_dsub>
 800c726:	4602      	mov	r2, r0
 800c728:	460b      	mov	r3, r1
 800c72a:	4650      	mov	r0, sl
 800c72c:	4659      	mov	r1, fp
 800c72e:	e606      	b.n	800c33e <__ieee754_pow+0x2ee>
 800c730:	2401      	movs	r4, #1
 800c732:	e6a0      	b.n	800c476 <__ieee754_pow+0x426>
 800c734:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800c788 <__ieee754_pow+0x738>
 800c738:	e60d      	b.n	800c356 <__ieee754_pow+0x306>
 800c73a:	bf00      	nop
 800c73c:	f3af 8000 	nop.w
 800c740:	4a454eef 	.word	0x4a454eef
 800c744:	3fca7e28 	.word	0x3fca7e28
 800c748:	93c9db65 	.word	0x93c9db65
 800c74c:	3fcd864a 	.word	0x3fcd864a
 800c750:	a91d4101 	.word	0xa91d4101
 800c754:	3fd17460 	.word	0x3fd17460
 800c758:	518f264d 	.word	0x518f264d
 800c75c:	3fd55555 	.word	0x3fd55555
 800c760:	db6fabff 	.word	0xdb6fabff
 800c764:	3fdb6db6 	.word	0x3fdb6db6
 800c768:	33333303 	.word	0x33333303
 800c76c:	3fe33333 	.word	0x3fe33333
 800c770:	e0000000 	.word	0xe0000000
 800c774:	3feec709 	.word	0x3feec709
 800c778:	dc3a03fd 	.word	0xdc3a03fd
 800c77c:	3feec709 	.word	0x3feec709
 800c780:	145b01f5 	.word	0x145b01f5
 800c784:	be3e2fe0 	.word	0xbe3e2fe0
 800c788:	00000000 	.word	0x00000000
 800c78c:	3ff00000 	.word	0x3ff00000
 800c790:	7ff00000 	.word	0x7ff00000
 800c794:	43400000 	.word	0x43400000
 800c798:	0003988e 	.word	0x0003988e
 800c79c:	000bb679 	.word	0x000bb679
 800c7a0:	0800de90 	.word	0x0800de90
 800c7a4:	3ff00000 	.word	0x3ff00000
 800c7a8:	40080000 	.word	0x40080000
 800c7ac:	0800deb0 	.word	0x0800deb0
 800c7b0:	0800dea0 	.word	0x0800dea0
 800c7b4:	a3b5      	add	r3, pc, #724	; (adr r3, 800ca8c <__ieee754_pow+0xa3c>)
 800c7b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ba:	4640      	mov	r0, r8
 800c7bc:	4649      	mov	r1, r9
 800c7be:	f7f3 fd5d 	bl	800027c <__adddf3>
 800c7c2:	4622      	mov	r2, r4
 800c7c4:	ec41 0b1a 	vmov	d10, r0, r1
 800c7c8:	462b      	mov	r3, r5
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	4639      	mov	r1, r7
 800c7ce:	f7f3 fd53 	bl	8000278 <__aeabi_dsub>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	460b      	mov	r3, r1
 800c7d6:	ec51 0b1a 	vmov	r0, r1, d10
 800c7da:	f7f4 f995 	bl	8000b08 <__aeabi_dcmpgt>
 800c7de:	2800      	cmp	r0, #0
 800c7e0:	f47f adf8 	bne.w	800c3d4 <__ieee754_pow+0x384>
 800c7e4:	4aa4      	ldr	r2, [pc, #656]	; (800ca78 <__ieee754_pow+0xa28>)
 800c7e6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c7ea:	4293      	cmp	r3, r2
 800c7ec:	f340 810b 	ble.w	800ca06 <__ieee754_pow+0x9b6>
 800c7f0:	151b      	asrs	r3, r3, #20
 800c7f2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c7f6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c7fa:	fa4a f303 	asr.w	r3, sl, r3
 800c7fe:	445b      	add	r3, fp
 800c800:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c804:	4e9d      	ldr	r6, [pc, #628]	; (800ca7c <__ieee754_pow+0xa2c>)
 800c806:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c80a:	4116      	asrs	r6, r2
 800c80c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c810:	2000      	movs	r0, #0
 800c812:	ea23 0106 	bic.w	r1, r3, r6
 800c816:	f1c2 0214 	rsb	r2, r2, #20
 800c81a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c81e:	fa4a fa02 	asr.w	sl, sl, r2
 800c822:	f1bb 0f00 	cmp.w	fp, #0
 800c826:	4602      	mov	r2, r0
 800c828:	460b      	mov	r3, r1
 800c82a:	4620      	mov	r0, r4
 800c82c:	4629      	mov	r1, r5
 800c82e:	bfb8      	it	lt
 800c830:	f1ca 0a00 	rsblt	sl, sl, #0
 800c834:	f7f3 fd20 	bl	8000278 <__aeabi_dsub>
 800c838:	ec41 0b19 	vmov	d9, r0, r1
 800c83c:	4642      	mov	r2, r8
 800c83e:	464b      	mov	r3, r9
 800c840:	ec51 0b19 	vmov	r0, r1, d9
 800c844:	f7f3 fd1a 	bl	800027c <__adddf3>
 800c848:	2400      	movs	r4, #0
 800c84a:	a379      	add	r3, pc, #484	; (adr r3, 800ca30 <__ieee754_pow+0x9e0>)
 800c84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c850:	4620      	mov	r0, r4
 800c852:	460d      	mov	r5, r1
 800c854:	f7f3 fec8 	bl	80005e8 <__aeabi_dmul>
 800c858:	ec53 2b19 	vmov	r2, r3, d9
 800c85c:	4606      	mov	r6, r0
 800c85e:	460f      	mov	r7, r1
 800c860:	4620      	mov	r0, r4
 800c862:	4629      	mov	r1, r5
 800c864:	f7f3 fd08 	bl	8000278 <__aeabi_dsub>
 800c868:	4602      	mov	r2, r0
 800c86a:	460b      	mov	r3, r1
 800c86c:	4640      	mov	r0, r8
 800c86e:	4649      	mov	r1, r9
 800c870:	f7f3 fd02 	bl	8000278 <__aeabi_dsub>
 800c874:	a370      	add	r3, pc, #448	; (adr r3, 800ca38 <__ieee754_pow+0x9e8>)
 800c876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87a:	f7f3 feb5 	bl	80005e8 <__aeabi_dmul>
 800c87e:	a370      	add	r3, pc, #448	; (adr r3, 800ca40 <__ieee754_pow+0x9f0>)
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	4680      	mov	r8, r0
 800c886:	4689      	mov	r9, r1
 800c888:	4620      	mov	r0, r4
 800c88a:	4629      	mov	r1, r5
 800c88c:	f7f3 feac 	bl	80005e8 <__aeabi_dmul>
 800c890:	4602      	mov	r2, r0
 800c892:	460b      	mov	r3, r1
 800c894:	4640      	mov	r0, r8
 800c896:	4649      	mov	r1, r9
 800c898:	f7f3 fcf0 	bl	800027c <__adddf3>
 800c89c:	4604      	mov	r4, r0
 800c89e:	460d      	mov	r5, r1
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	460b      	mov	r3, r1
 800c8a4:	4630      	mov	r0, r6
 800c8a6:	4639      	mov	r1, r7
 800c8a8:	f7f3 fce8 	bl	800027c <__adddf3>
 800c8ac:	4632      	mov	r2, r6
 800c8ae:	463b      	mov	r3, r7
 800c8b0:	4680      	mov	r8, r0
 800c8b2:	4689      	mov	r9, r1
 800c8b4:	f7f3 fce0 	bl	8000278 <__aeabi_dsub>
 800c8b8:	4602      	mov	r2, r0
 800c8ba:	460b      	mov	r3, r1
 800c8bc:	4620      	mov	r0, r4
 800c8be:	4629      	mov	r1, r5
 800c8c0:	f7f3 fcda 	bl	8000278 <__aeabi_dsub>
 800c8c4:	4642      	mov	r2, r8
 800c8c6:	4606      	mov	r6, r0
 800c8c8:	460f      	mov	r7, r1
 800c8ca:	464b      	mov	r3, r9
 800c8cc:	4640      	mov	r0, r8
 800c8ce:	4649      	mov	r1, r9
 800c8d0:	f7f3 fe8a 	bl	80005e8 <__aeabi_dmul>
 800c8d4:	a35c      	add	r3, pc, #368	; (adr r3, 800ca48 <__ieee754_pow+0x9f8>)
 800c8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8da:	4604      	mov	r4, r0
 800c8dc:	460d      	mov	r5, r1
 800c8de:	f7f3 fe83 	bl	80005e8 <__aeabi_dmul>
 800c8e2:	a35b      	add	r3, pc, #364	; (adr r3, 800ca50 <__ieee754_pow+0xa00>)
 800c8e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e8:	f7f3 fcc6 	bl	8000278 <__aeabi_dsub>
 800c8ec:	4622      	mov	r2, r4
 800c8ee:	462b      	mov	r3, r5
 800c8f0:	f7f3 fe7a 	bl	80005e8 <__aeabi_dmul>
 800c8f4:	a358      	add	r3, pc, #352	; (adr r3, 800ca58 <__ieee754_pow+0xa08>)
 800c8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fa:	f7f3 fcbf 	bl	800027c <__adddf3>
 800c8fe:	4622      	mov	r2, r4
 800c900:	462b      	mov	r3, r5
 800c902:	f7f3 fe71 	bl	80005e8 <__aeabi_dmul>
 800c906:	a356      	add	r3, pc, #344	; (adr r3, 800ca60 <__ieee754_pow+0xa10>)
 800c908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c90c:	f7f3 fcb4 	bl	8000278 <__aeabi_dsub>
 800c910:	4622      	mov	r2, r4
 800c912:	462b      	mov	r3, r5
 800c914:	f7f3 fe68 	bl	80005e8 <__aeabi_dmul>
 800c918:	a353      	add	r3, pc, #332	; (adr r3, 800ca68 <__ieee754_pow+0xa18>)
 800c91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91e:	f7f3 fcad 	bl	800027c <__adddf3>
 800c922:	4622      	mov	r2, r4
 800c924:	462b      	mov	r3, r5
 800c926:	f7f3 fe5f 	bl	80005e8 <__aeabi_dmul>
 800c92a:	4602      	mov	r2, r0
 800c92c:	460b      	mov	r3, r1
 800c92e:	4640      	mov	r0, r8
 800c930:	4649      	mov	r1, r9
 800c932:	f7f3 fca1 	bl	8000278 <__aeabi_dsub>
 800c936:	4604      	mov	r4, r0
 800c938:	460d      	mov	r5, r1
 800c93a:	4602      	mov	r2, r0
 800c93c:	460b      	mov	r3, r1
 800c93e:	4640      	mov	r0, r8
 800c940:	4649      	mov	r1, r9
 800c942:	f7f3 fe51 	bl	80005e8 <__aeabi_dmul>
 800c946:	2200      	movs	r2, #0
 800c948:	ec41 0b19 	vmov	d9, r0, r1
 800c94c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c950:	4620      	mov	r0, r4
 800c952:	4629      	mov	r1, r5
 800c954:	f7f3 fc90 	bl	8000278 <__aeabi_dsub>
 800c958:	4602      	mov	r2, r0
 800c95a:	460b      	mov	r3, r1
 800c95c:	ec51 0b19 	vmov	r0, r1, d9
 800c960:	f7f3 ff6c 	bl	800083c <__aeabi_ddiv>
 800c964:	4632      	mov	r2, r6
 800c966:	4604      	mov	r4, r0
 800c968:	460d      	mov	r5, r1
 800c96a:	463b      	mov	r3, r7
 800c96c:	4640      	mov	r0, r8
 800c96e:	4649      	mov	r1, r9
 800c970:	f7f3 fe3a 	bl	80005e8 <__aeabi_dmul>
 800c974:	4632      	mov	r2, r6
 800c976:	463b      	mov	r3, r7
 800c978:	f7f3 fc80 	bl	800027c <__adddf3>
 800c97c:	4602      	mov	r2, r0
 800c97e:	460b      	mov	r3, r1
 800c980:	4620      	mov	r0, r4
 800c982:	4629      	mov	r1, r5
 800c984:	f7f3 fc78 	bl	8000278 <__aeabi_dsub>
 800c988:	4642      	mov	r2, r8
 800c98a:	464b      	mov	r3, r9
 800c98c:	f7f3 fc74 	bl	8000278 <__aeabi_dsub>
 800c990:	460b      	mov	r3, r1
 800c992:	4602      	mov	r2, r0
 800c994:	493a      	ldr	r1, [pc, #232]	; (800ca80 <__ieee754_pow+0xa30>)
 800c996:	2000      	movs	r0, #0
 800c998:	f7f3 fc6e 	bl	8000278 <__aeabi_dsub>
 800c99c:	e9cd 0100 	strd	r0, r1, [sp]
 800c9a0:	9b01      	ldr	r3, [sp, #4]
 800c9a2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c9a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c9aa:	da2f      	bge.n	800ca0c <__ieee754_pow+0x9bc>
 800c9ac:	4650      	mov	r0, sl
 800c9ae:	ed9d 0b00 	vldr	d0, [sp]
 800c9b2:	f001 f8a1 	bl	800daf8 <scalbn>
 800c9b6:	ec51 0b10 	vmov	r0, r1, d0
 800c9ba:	ec53 2b18 	vmov	r2, r3, d8
 800c9be:	f7ff bbe0 	b.w	800c182 <__ieee754_pow+0x132>
 800c9c2:	4b30      	ldr	r3, [pc, #192]	; (800ca84 <__ieee754_pow+0xa34>)
 800c9c4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c9c8:	429e      	cmp	r6, r3
 800c9ca:	f77f af0b 	ble.w	800c7e4 <__ieee754_pow+0x794>
 800c9ce:	4b2e      	ldr	r3, [pc, #184]	; (800ca88 <__ieee754_pow+0xa38>)
 800c9d0:	440b      	add	r3, r1
 800c9d2:	4303      	orrs	r3, r0
 800c9d4:	d00b      	beq.n	800c9ee <__ieee754_pow+0x99e>
 800c9d6:	a326      	add	r3, pc, #152	; (adr r3, 800ca70 <__ieee754_pow+0xa20>)
 800c9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9dc:	ec51 0b18 	vmov	r0, r1, d8
 800c9e0:	f7f3 fe02 	bl	80005e8 <__aeabi_dmul>
 800c9e4:	a322      	add	r3, pc, #136	; (adr r3, 800ca70 <__ieee754_pow+0xa20>)
 800c9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ea:	f7ff bbca 	b.w	800c182 <__ieee754_pow+0x132>
 800c9ee:	4622      	mov	r2, r4
 800c9f0:	462b      	mov	r3, r5
 800c9f2:	f7f3 fc41 	bl	8000278 <__aeabi_dsub>
 800c9f6:	4642      	mov	r2, r8
 800c9f8:	464b      	mov	r3, r9
 800c9fa:	f7f4 f87b 	bl	8000af4 <__aeabi_dcmpge>
 800c9fe:	2800      	cmp	r0, #0
 800ca00:	f43f aef0 	beq.w	800c7e4 <__ieee754_pow+0x794>
 800ca04:	e7e7      	b.n	800c9d6 <__ieee754_pow+0x986>
 800ca06:	f04f 0a00 	mov.w	sl, #0
 800ca0a:	e717      	b.n	800c83c <__ieee754_pow+0x7ec>
 800ca0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca10:	4619      	mov	r1, r3
 800ca12:	e7d2      	b.n	800c9ba <__ieee754_pow+0x96a>
 800ca14:	491a      	ldr	r1, [pc, #104]	; (800ca80 <__ieee754_pow+0xa30>)
 800ca16:	2000      	movs	r0, #0
 800ca18:	f7ff bb9e 	b.w	800c158 <__ieee754_pow+0x108>
 800ca1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca20:	f7ff bb9a 	b.w	800c158 <__ieee754_pow+0x108>
 800ca24:	9000      	str	r0, [sp, #0]
 800ca26:	f7ff bb76 	b.w	800c116 <__ieee754_pow+0xc6>
 800ca2a:	2100      	movs	r1, #0
 800ca2c:	f7ff bb60 	b.w	800c0f0 <__ieee754_pow+0xa0>
 800ca30:	00000000 	.word	0x00000000
 800ca34:	3fe62e43 	.word	0x3fe62e43
 800ca38:	fefa39ef 	.word	0xfefa39ef
 800ca3c:	3fe62e42 	.word	0x3fe62e42
 800ca40:	0ca86c39 	.word	0x0ca86c39
 800ca44:	be205c61 	.word	0xbe205c61
 800ca48:	72bea4d0 	.word	0x72bea4d0
 800ca4c:	3e663769 	.word	0x3e663769
 800ca50:	c5d26bf1 	.word	0xc5d26bf1
 800ca54:	3ebbbd41 	.word	0x3ebbbd41
 800ca58:	af25de2c 	.word	0xaf25de2c
 800ca5c:	3f11566a 	.word	0x3f11566a
 800ca60:	16bebd93 	.word	0x16bebd93
 800ca64:	3f66c16c 	.word	0x3f66c16c
 800ca68:	5555553e 	.word	0x5555553e
 800ca6c:	3fc55555 	.word	0x3fc55555
 800ca70:	c2f8f359 	.word	0xc2f8f359
 800ca74:	01a56e1f 	.word	0x01a56e1f
 800ca78:	3fe00000 	.word	0x3fe00000
 800ca7c:	000fffff 	.word	0x000fffff
 800ca80:	3ff00000 	.word	0x3ff00000
 800ca84:	4090cbff 	.word	0x4090cbff
 800ca88:	3f6f3400 	.word	0x3f6f3400
 800ca8c:	652b82fe 	.word	0x652b82fe
 800ca90:	3c971547 	.word	0x3c971547
 800ca94:	00000000 	.word	0x00000000

0800ca98 <__ieee754_rem_pio2>:
 800ca98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca9c:	ed2d 8b02 	vpush	{d8}
 800caa0:	ec55 4b10 	vmov	r4, r5, d0
 800caa4:	4bca      	ldr	r3, [pc, #808]	; (800cdd0 <__ieee754_rem_pio2+0x338>)
 800caa6:	b08b      	sub	sp, #44	; 0x2c
 800caa8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800caac:	4598      	cmp	r8, r3
 800caae:	4682      	mov	sl, r0
 800cab0:	9502      	str	r5, [sp, #8]
 800cab2:	dc08      	bgt.n	800cac6 <__ieee754_rem_pio2+0x2e>
 800cab4:	2200      	movs	r2, #0
 800cab6:	2300      	movs	r3, #0
 800cab8:	ed80 0b00 	vstr	d0, [r0]
 800cabc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800cac0:	f04f 0b00 	mov.w	fp, #0
 800cac4:	e028      	b.n	800cb18 <__ieee754_rem_pio2+0x80>
 800cac6:	4bc3      	ldr	r3, [pc, #780]	; (800cdd4 <__ieee754_rem_pio2+0x33c>)
 800cac8:	4598      	cmp	r8, r3
 800caca:	dc78      	bgt.n	800cbbe <__ieee754_rem_pio2+0x126>
 800cacc:	9b02      	ldr	r3, [sp, #8]
 800cace:	4ec2      	ldr	r6, [pc, #776]	; (800cdd8 <__ieee754_rem_pio2+0x340>)
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	ee10 0a10 	vmov	r0, s0
 800cad6:	a3b0      	add	r3, pc, #704	; (adr r3, 800cd98 <__ieee754_rem_pio2+0x300>)
 800cad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cadc:	4629      	mov	r1, r5
 800cade:	dd39      	ble.n	800cb54 <__ieee754_rem_pio2+0xbc>
 800cae0:	f7f3 fbca 	bl	8000278 <__aeabi_dsub>
 800cae4:	45b0      	cmp	r8, r6
 800cae6:	4604      	mov	r4, r0
 800cae8:	460d      	mov	r5, r1
 800caea:	d01b      	beq.n	800cb24 <__ieee754_rem_pio2+0x8c>
 800caec:	a3ac      	add	r3, pc, #688	; (adr r3, 800cda0 <__ieee754_rem_pio2+0x308>)
 800caee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf2:	f7f3 fbc1 	bl	8000278 <__aeabi_dsub>
 800caf6:	4602      	mov	r2, r0
 800caf8:	460b      	mov	r3, r1
 800cafa:	e9ca 2300 	strd	r2, r3, [sl]
 800cafe:	4620      	mov	r0, r4
 800cb00:	4629      	mov	r1, r5
 800cb02:	f7f3 fbb9 	bl	8000278 <__aeabi_dsub>
 800cb06:	a3a6      	add	r3, pc, #664	; (adr r3, 800cda0 <__ieee754_rem_pio2+0x308>)
 800cb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb0c:	f7f3 fbb4 	bl	8000278 <__aeabi_dsub>
 800cb10:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cb14:	f04f 0b01 	mov.w	fp, #1
 800cb18:	4658      	mov	r0, fp
 800cb1a:	b00b      	add	sp, #44	; 0x2c
 800cb1c:	ecbd 8b02 	vpop	{d8}
 800cb20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb24:	a3a0      	add	r3, pc, #640	; (adr r3, 800cda8 <__ieee754_rem_pio2+0x310>)
 800cb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2a:	f7f3 fba5 	bl	8000278 <__aeabi_dsub>
 800cb2e:	a3a0      	add	r3, pc, #640	; (adr r3, 800cdb0 <__ieee754_rem_pio2+0x318>)
 800cb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb34:	4604      	mov	r4, r0
 800cb36:	460d      	mov	r5, r1
 800cb38:	f7f3 fb9e 	bl	8000278 <__aeabi_dsub>
 800cb3c:	4602      	mov	r2, r0
 800cb3e:	460b      	mov	r3, r1
 800cb40:	e9ca 2300 	strd	r2, r3, [sl]
 800cb44:	4620      	mov	r0, r4
 800cb46:	4629      	mov	r1, r5
 800cb48:	f7f3 fb96 	bl	8000278 <__aeabi_dsub>
 800cb4c:	a398      	add	r3, pc, #608	; (adr r3, 800cdb0 <__ieee754_rem_pio2+0x318>)
 800cb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb52:	e7db      	b.n	800cb0c <__ieee754_rem_pio2+0x74>
 800cb54:	f7f3 fb92 	bl	800027c <__adddf3>
 800cb58:	45b0      	cmp	r8, r6
 800cb5a:	4604      	mov	r4, r0
 800cb5c:	460d      	mov	r5, r1
 800cb5e:	d016      	beq.n	800cb8e <__ieee754_rem_pio2+0xf6>
 800cb60:	a38f      	add	r3, pc, #572	; (adr r3, 800cda0 <__ieee754_rem_pio2+0x308>)
 800cb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb66:	f7f3 fb89 	bl	800027c <__adddf3>
 800cb6a:	4602      	mov	r2, r0
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	e9ca 2300 	strd	r2, r3, [sl]
 800cb72:	4620      	mov	r0, r4
 800cb74:	4629      	mov	r1, r5
 800cb76:	f7f3 fb7f 	bl	8000278 <__aeabi_dsub>
 800cb7a:	a389      	add	r3, pc, #548	; (adr r3, 800cda0 <__ieee754_rem_pio2+0x308>)
 800cb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb80:	f7f3 fb7c 	bl	800027c <__adddf3>
 800cb84:	f04f 3bff 	mov.w	fp, #4294967295
 800cb88:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cb8c:	e7c4      	b.n	800cb18 <__ieee754_rem_pio2+0x80>
 800cb8e:	a386      	add	r3, pc, #536	; (adr r3, 800cda8 <__ieee754_rem_pio2+0x310>)
 800cb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb94:	f7f3 fb72 	bl	800027c <__adddf3>
 800cb98:	a385      	add	r3, pc, #532	; (adr r3, 800cdb0 <__ieee754_rem_pio2+0x318>)
 800cb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9e:	4604      	mov	r4, r0
 800cba0:	460d      	mov	r5, r1
 800cba2:	f7f3 fb6b 	bl	800027c <__adddf3>
 800cba6:	4602      	mov	r2, r0
 800cba8:	460b      	mov	r3, r1
 800cbaa:	e9ca 2300 	strd	r2, r3, [sl]
 800cbae:	4620      	mov	r0, r4
 800cbb0:	4629      	mov	r1, r5
 800cbb2:	f7f3 fb61 	bl	8000278 <__aeabi_dsub>
 800cbb6:	a37e      	add	r3, pc, #504	; (adr r3, 800cdb0 <__ieee754_rem_pio2+0x318>)
 800cbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbbc:	e7e0      	b.n	800cb80 <__ieee754_rem_pio2+0xe8>
 800cbbe:	4b87      	ldr	r3, [pc, #540]	; (800cddc <__ieee754_rem_pio2+0x344>)
 800cbc0:	4598      	cmp	r8, r3
 800cbc2:	f300 80d9 	bgt.w	800cd78 <__ieee754_rem_pio2+0x2e0>
 800cbc6:	f000 feed 	bl	800d9a4 <fabs>
 800cbca:	ec55 4b10 	vmov	r4, r5, d0
 800cbce:	ee10 0a10 	vmov	r0, s0
 800cbd2:	a379      	add	r3, pc, #484	; (adr r3, 800cdb8 <__ieee754_rem_pio2+0x320>)
 800cbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd8:	4629      	mov	r1, r5
 800cbda:	f7f3 fd05 	bl	80005e8 <__aeabi_dmul>
 800cbde:	4b80      	ldr	r3, [pc, #512]	; (800cde0 <__ieee754_rem_pio2+0x348>)
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	f7f3 fb4b 	bl	800027c <__adddf3>
 800cbe6:	f7f3 ffaf 	bl	8000b48 <__aeabi_d2iz>
 800cbea:	4683      	mov	fp, r0
 800cbec:	f7f3 fc92 	bl	8000514 <__aeabi_i2d>
 800cbf0:	4602      	mov	r2, r0
 800cbf2:	460b      	mov	r3, r1
 800cbf4:	ec43 2b18 	vmov	d8, r2, r3
 800cbf8:	a367      	add	r3, pc, #412	; (adr r3, 800cd98 <__ieee754_rem_pio2+0x300>)
 800cbfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbfe:	f7f3 fcf3 	bl	80005e8 <__aeabi_dmul>
 800cc02:	4602      	mov	r2, r0
 800cc04:	460b      	mov	r3, r1
 800cc06:	4620      	mov	r0, r4
 800cc08:	4629      	mov	r1, r5
 800cc0a:	f7f3 fb35 	bl	8000278 <__aeabi_dsub>
 800cc0e:	a364      	add	r3, pc, #400	; (adr r3, 800cda0 <__ieee754_rem_pio2+0x308>)
 800cc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc14:	4606      	mov	r6, r0
 800cc16:	460f      	mov	r7, r1
 800cc18:	ec51 0b18 	vmov	r0, r1, d8
 800cc1c:	f7f3 fce4 	bl	80005e8 <__aeabi_dmul>
 800cc20:	f1bb 0f1f 	cmp.w	fp, #31
 800cc24:	4604      	mov	r4, r0
 800cc26:	460d      	mov	r5, r1
 800cc28:	dc0d      	bgt.n	800cc46 <__ieee754_rem_pio2+0x1ae>
 800cc2a:	4b6e      	ldr	r3, [pc, #440]	; (800cde4 <__ieee754_rem_pio2+0x34c>)
 800cc2c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800cc30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc34:	4543      	cmp	r3, r8
 800cc36:	d006      	beq.n	800cc46 <__ieee754_rem_pio2+0x1ae>
 800cc38:	4622      	mov	r2, r4
 800cc3a:	462b      	mov	r3, r5
 800cc3c:	4630      	mov	r0, r6
 800cc3e:	4639      	mov	r1, r7
 800cc40:	f7f3 fb1a 	bl	8000278 <__aeabi_dsub>
 800cc44:	e00f      	b.n	800cc66 <__ieee754_rem_pio2+0x1ce>
 800cc46:	462b      	mov	r3, r5
 800cc48:	4622      	mov	r2, r4
 800cc4a:	4630      	mov	r0, r6
 800cc4c:	4639      	mov	r1, r7
 800cc4e:	f7f3 fb13 	bl	8000278 <__aeabi_dsub>
 800cc52:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cc56:	9303      	str	r3, [sp, #12]
 800cc58:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cc5c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800cc60:	f1b8 0f10 	cmp.w	r8, #16
 800cc64:	dc02      	bgt.n	800cc6c <__ieee754_rem_pio2+0x1d4>
 800cc66:	e9ca 0100 	strd	r0, r1, [sl]
 800cc6a:	e039      	b.n	800cce0 <__ieee754_rem_pio2+0x248>
 800cc6c:	a34e      	add	r3, pc, #312	; (adr r3, 800cda8 <__ieee754_rem_pio2+0x310>)
 800cc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc72:	ec51 0b18 	vmov	r0, r1, d8
 800cc76:	f7f3 fcb7 	bl	80005e8 <__aeabi_dmul>
 800cc7a:	4604      	mov	r4, r0
 800cc7c:	460d      	mov	r5, r1
 800cc7e:	4602      	mov	r2, r0
 800cc80:	460b      	mov	r3, r1
 800cc82:	4630      	mov	r0, r6
 800cc84:	4639      	mov	r1, r7
 800cc86:	f7f3 faf7 	bl	8000278 <__aeabi_dsub>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	4680      	mov	r8, r0
 800cc90:	4689      	mov	r9, r1
 800cc92:	4630      	mov	r0, r6
 800cc94:	4639      	mov	r1, r7
 800cc96:	f7f3 faef 	bl	8000278 <__aeabi_dsub>
 800cc9a:	4622      	mov	r2, r4
 800cc9c:	462b      	mov	r3, r5
 800cc9e:	f7f3 faeb 	bl	8000278 <__aeabi_dsub>
 800cca2:	a343      	add	r3, pc, #268	; (adr r3, 800cdb0 <__ieee754_rem_pio2+0x318>)
 800cca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cca8:	4604      	mov	r4, r0
 800ccaa:	460d      	mov	r5, r1
 800ccac:	ec51 0b18 	vmov	r0, r1, d8
 800ccb0:	f7f3 fc9a 	bl	80005e8 <__aeabi_dmul>
 800ccb4:	4622      	mov	r2, r4
 800ccb6:	462b      	mov	r3, r5
 800ccb8:	f7f3 fade 	bl	8000278 <__aeabi_dsub>
 800ccbc:	4602      	mov	r2, r0
 800ccbe:	460b      	mov	r3, r1
 800ccc0:	4604      	mov	r4, r0
 800ccc2:	460d      	mov	r5, r1
 800ccc4:	4640      	mov	r0, r8
 800ccc6:	4649      	mov	r1, r9
 800ccc8:	f7f3 fad6 	bl	8000278 <__aeabi_dsub>
 800cccc:	9a03      	ldr	r2, [sp, #12]
 800ccce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ccd2:	1ad3      	subs	r3, r2, r3
 800ccd4:	2b31      	cmp	r3, #49	; 0x31
 800ccd6:	dc24      	bgt.n	800cd22 <__ieee754_rem_pio2+0x28a>
 800ccd8:	e9ca 0100 	strd	r0, r1, [sl]
 800ccdc:	4646      	mov	r6, r8
 800ccde:	464f      	mov	r7, r9
 800cce0:	e9da 8900 	ldrd	r8, r9, [sl]
 800cce4:	4630      	mov	r0, r6
 800cce6:	4642      	mov	r2, r8
 800cce8:	464b      	mov	r3, r9
 800ccea:	4639      	mov	r1, r7
 800ccec:	f7f3 fac4 	bl	8000278 <__aeabi_dsub>
 800ccf0:	462b      	mov	r3, r5
 800ccf2:	4622      	mov	r2, r4
 800ccf4:	f7f3 fac0 	bl	8000278 <__aeabi_dsub>
 800ccf8:	9b02      	ldr	r3, [sp, #8]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cd00:	f6bf af0a 	bge.w	800cb18 <__ieee754_rem_pio2+0x80>
 800cd04:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cd08:	f8ca 3004 	str.w	r3, [sl, #4]
 800cd0c:	f8ca 8000 	str.w	r8, [sl]
 800cd10:	f8ca 0008 	str.w	r0, [sl, #8]
 800cd14:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd18:	f8ca 300c 	str.w	r3, [sl, #12]
 800cd1c:	f1cb 0b00 	rsb	fp, fp, #0
 800cd20:	e6fa      	b.n	800cb18 <__ieee754_rem_pio2+0x80>
 800cd22:	a327      	add	r3, pc, #156	; (adr r3, 800cdc0 <__ieee754_rem_pio2+0x328>)
 800cd24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd28:	ec51 0b18 	vmov	r0, r1, d8
 800cd2c:	f7f3 fc5c 	bl	80005e8 <__aeabi_dmul>
 800cd30:	4604      	mov	r4, r0
 800cd32:	460d      	mov	r5, r1
 800cd34:	4602      	mov	r2, r0
 800cd36:	460b      	mov	r3, r1
 800cd38:	4640      	mov	r0, r8
 800cd3a:	4649      	mov	r1, r9
 800cd3c:	f7f3 fa9c 	bl	8000278 <__aeabi_dsub>
 800cd40:	4602      	mov	r2, r0
 800cd42:	460b      	mov	r3, r1
 800cd44:	4606      	mov	r6, r0
 800cd46:	460f      	mov	r7, r1
 800cd48:	4640      	mov	r0, r8
 800cd4a:	4649      	mov	r1, r9
 800cd4c:	f7f3 fa94 	bl	8000278 <__aeabi_dsub>
 800cd50:	4622      	mov	r2, r4
 800cd52:	462b      	mov	r3, r5
 800cd54:	f7f3 fa90 	bl	8000278 <__aeabi_dsub>
 800cd58:	a31b      	add	r3, pc, #108	; (adr r3, 800cdc8 <__ieee754_rem_pio2+0x330>)
 800cd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5e:	4604      	mov	r4, r0
 800cd60:	460d      	mov	r5, r1
 800cd62:	ec51 0b18 	vmov	r0, r1, d8
 800cd66:	f7f3 fc3f 	bl	80005e8 <__aeabi_dmul>
 800cd6a:	4622      	mov	r2, r4
 800cd6c:	462b      	mov	r3, r5
 800cd6e:	f7f3 fa83 	bl	8000278 <__aeabi_dsub>
 800cd72:	4604      	mov	r4, r0
 800cd74:	460d      	mov	r5, r1
 800cd76:	e75f      	b.n	800cc38 <__ieee754_rem_pio2+0x1a0>
 800cd78:	4b1b      	ldr	r3, [pc, #108]	; (800cde8 <__ieee754_rem_pio2+0x350>)
 800cd7a:	4598      	cmp	r8, r3
 800cd7c:	dd36      	ble.n	800cdec <__ieee754_rem_pio2+0x354>
 800cd7e:	ee10 2a10 	vmov	r2, s0
 800cd82:	462b      	mov	r3, r5
 800cd84:	4620      	mov	r0, r4
 800cd86:	4629      	mov	r1, r5
 800cd88:	f7f3 fa76 	bl	8000278 <__aeabi_dsub>
 800cd8c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cd90:	e9ca 0100 	strd	r0, r1, [sl]
 800cd94:	e694      	b.n	800cac0 <__ieee754_rem_pio2+0x28>
 800cd96:	bf00      	nop
 800cd98:	54400000 	.word	0x54400000
 800cd9c:	3ff921fb 	.word	0x3ff921fb
 800cda0:	1a626331 	.word	0x1a626331
 800cda4:	3dd0b461 	.word	0x3dd0b461
 800cda8:	1a600000 	.word	0x1a600000
 800cdac:	3dd0b461 	.word	0x3dd0b461
 800cdb0:	2e037073 	.word	0x2e037073
 800cdb4:	3ba3198a 	.word	0x3ba3198a
 800cdb8:	6dc9c883 	.word	0x6dc9c883
 800cdbc:	3fe45f30 	.word	0x3fe45f30
 800cdc0:	2e000000 	.word	0x2e000000
 800cdc4:	3ba3198a 	.word	0x3ba3198a
 800cdc8:	252049c1 	.word	0x252049c1
 800cdcc:	397b839a 	.word	0x397b839a
 800cdd0:	3fe921fb 	.word	0x3fe921fb
 800cdd4:	4002d97b 	.word	0x4002d97b
 800cdd8:	3ff921fb 	.word	0x3ff921fb
 800cddc:	413921fb 	.word	0x413921fb
 800cde0:	3fe00000 	.word	0x3fe00000
 800cde4:	0800dec0 	.word	0x0800dec0
 800cde8:	7fefffff 	.word	0x7fefffff
 800cdec:	ea4f 5428 	mov.w	r4, r8, asr #20
 800cdf0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800cdf4:	ee10 0a10 	vmov	r0, s0
 800cdf8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800cdfc:	ee10 6a10 	vmov	r6, s0
 800ce00:	460f      	mov	r7, r1
 800ce02:	f7f3 fea1 	bl	8000b48 <__aeabi_d2iz>
 800ce06:	f7f3 fb85 	bl	8000514 <__aeabi_i2d>
 800ce0a:	4602      	mov	r2, r0
 800ce0c:	460b      	mov	r3, r1
 800ce0e:	4630      	mov	r0, r6
 800ce10:	4639      	mov	r1, r7
 800ce12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ce16:	f7f3 fa2f 	bl	8000278 <__aeabi_dsub>
 800ce1a:	4b22      	ldr	r3, [pc, #136]	; (800cea4 <__ieee754_rem_pio2+0x40c>)
 800ce1c:	2200      	movs	r2, #0
 800ce1e:	f7f3 fbe3 	bl	80005e8 <__aeabi_dmul>
 800ce22:	460f      	mov	r7, r1
 800ce24:	4606      	mov	r6, r0
 800ce26:	f7f3 fe8f 	bl	8000b48 <__aeabi_d2iz>
 800ce2a:	f7f3 fb73 	bl	8000514 <__aeabi_i2d>
 800ce2e:	4602      	mov	r2, r0
 800ce30:	460b      	mov	r3, r1
 800ce32:	4630      	mov	r0, r6
 800ce34:	4639      	mov	r1, r7
 800ce36:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ce3a:	f7f3 fa1d 	bl	8000278 <__aeabi_dsub>
 800ce3e:	4b19      	ldr	r3, [pc, #100]	; (800cea4 <__ieee754_rem_pio2+0x40c>)
 800ce40:	2200      	movs	r2, #0
 800ce42:	f7f3 fbd1 	bl	80005e8 <__aeabi_dmul>
 800ce46:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ce4a:	ad04      	add	r5, sp, #16
 800ce4c:	f04f 0803 	mov.w	r8, #3
 800ce50:	46a9      	mov	r9, r5
 800ce52:	2600      	movs	r6, #0
 800ce54:	2700      	movs	r7, #0
 800ce56:	4632      	mov	r2, r6
 800ce58:	463b      	mov	r3, r7
 800ce5a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800ce5e:	46c3      	mov	fp, r8
 800ce60:	3d08      	subs	r5, #8
 800ce62:	f108 38ff 	add.w	r8, r8, #4294967295
 800ce66:	f7f3 fe27 	bl	8000ab8 <__aeabi_dcmpeq>
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d1f3      	bne.n	800ce56 <__ieee754_rem_pio2+0x3be>
 800ce6e:	4b0e      	ldr	r3, [pc, #56]	; (800cea8 <__ieee754_rem_pio2+0x410>)
 800ce70:	9301      	str	r3, [sp, #4]
 800ce72:	2302      	movs	r3, #2
 800ce74:	9300      	str	r3, [sp, #0]
 800ce76:	4622      	mov	r2, r4
 800ce78:	465b      	mov	r3, fp
 800ce7a:	4651      	mov	r1, sl
 800ce7c:	4648      	mov	r0, r9
 800ce7e:	f000 f993 	bl	800d1a8 <__kernel_rem_pio2>
 800ce82:	9b02      	ldr	r3, [sp, #8]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	4683      	mov	fp, r0
 800ce88:	f6bf ae46 	bge.w	800cb18 <__ieee754_rem_pio2+0x80>
 800ce8c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ce90:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ce94:	f8ca 3004 	str.w	r3, [sl, #4]
 800ce98:	f8da 300c 	ldr.w	r3, [sl, #12]
 800ce9c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cea0:	e73a      	b.n	800cd18 <__ieee754_rem_pio2+0x280>
 800cea2:	bf00      	nop
 800cea4:	41700000 	.word	0x41700000
 800cea8:	0800df40 	.word	0x0800df40

0800ceac <__ieee754_sqrt>:
 800ceac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ceb0:	ec55 4b10 	vmov	r4, r5, d0
 800ceb4:	4e56      	ldr	r6, [pc, #344]	; (800d010 <__ieee754_sqrt+0x164>)
 800ceb6:	43ae      	bics	r6, r5
 800ceb8:	ee10 0a10 	vmov	r0, s0
 800cebc:	ee10 3a10 	vmov	r3, s0
 800cec0:	4629      	mov	r1, r5
 800cec2:	462a      	mov	r2, r5
 800cec4:	d110      	bne.n	800cee8 <__ieee754_sqrt+0x3c>
 800cec6:	ee10 2a10 	vmov	r2, s0
 800ceca:	462b      	mov	r3, r5
 800cecc:	f7f3 fb8c 	bl	80005e8 <__aeabi_dmul>
 800ced0:	4602      	mov	r2, r0
 800ced2:	460b      	mov	r3, r1
 800ced4:	4620      	mov	r0, r4
 800ced6:	4629      	mov	r1, r5
 800ced8:	f7f3 f9d0 	bl	800027c <__adddf3>
 800cedc:	4604      	mov	r4, r0
 800cede:	460d      	mov	r5, r1
 800cee0:	ec45 4b10 	vmov	d0, r4, r5
 800cee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cee8:	2d00      	cmp	r5, #0
 800ceea:	dc10      	bgt.n	800cf0e <__ieee754_sqrt+0x62>
 800ceec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800cef0:	4330      	orrs	r0, r6
 800cef2:	d0f5      	beq.n	800cee0 <__ieee754_sqrt+0x34>
 800cef4:	b15d      	cbz	r5, 800cf0e <__ieee754_sqrt+0x62>
 800cef6:	ee10 2a10 	vmov	r2, s0
 800cefa:	462b      	mov	r3, r5
 800cefc:	ee10 0a10 	vmov	r0, s0
 800cf00:	f7f3 f9ba 	bl	8000278 <__aeabi_dsub>
 800cf04:	4602      	mov	r2, r0
 800cf06:	460b      	mov	r3, r1
 800cf08:	f7f3 fc98 	bl	800083c <__aeabi_ddiv>
 800cf0c:	e7e6      	b.n	800cedc <__ieee754_sqrt+0x30>
 800cf0e:	1509      	asrs	r1, r1, #20
 800cf10:	d076      	beq.n	800d000 <__ieee754_sqrt+0x154>
 800cf12:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800cf16:	07ce      	lsls	r6, r1, #31
 800cf18:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800cf1c:	bf5e      	ittt	pl
 800cf1e:	0fda      	lsrpl	r2, r3, #31
 800cf20:	005b      	lslpl	r3, r3, #1
 800cf22:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800cf26:	0fda      	lsrs	r2, r3, #31
 800cf28:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800cf2c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800cf30:	2000      	movs	r0, #0
 800cf32:	106d      	asrs	r5, r5, #1
 800cf34:	005b      	lsls	r3, r3, #1
 800cf36:	f04f 0e16 	mov.w	lr, #22
 800cf3a:	4684      	mov	ip, r0
 800cf3c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cf40:	eb0c 0401 	add.w	r4, ip, r1
 800cf44:	4294      	cmp	r4, r2
 800cf46:	bfde      	ittt	le
 800cf48:	1b12      	suble	r2, r2, r4
 800cf4a:	eb04 0c01 	addle.w	ip, r4, r1
 800cf4e:	1840      	addle	r0, r0, r1
 800cf50:	0052      	lsls	r2, r2, #1
 800cf52:	f1be 0e01 	subs.w	lr, lr, #1
 800cf56:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cf5a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cf5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cf62:	d1ed      	bne.n	800cf40 <__ieee754_sqrt+0x94>
 800cf64:	4671      	mov	r1, lr
 800cf66:	2720      	movs	r7, #32
 800cf68:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cf6c:	4562      	cmp	r2, ip
 800cf6e:	eb04 060e 	add.w	r6, r4, lr
 800cf72:	dc02      	bgt.n	800cf7a <__ieee754_sqrt+0xce>
 800cf74:	d113      	bne.n	800cf9e <__ieee754_sqrt+0xf2>
 800cf76:	429e      	cmp	r6, r3
 800cf78:	d811      	bhi.n	800cf9e <__ieee754_sqrt+0xf2>
 800cf7a:	2e00      	cmp	r6, #0
 800cf7c:	eb06 0e04 	add.w	lr, r6, r4
 800cf80:	da43      	bge.n	800d00a <__ieee754_sqrt+0x15e>
 800cf82:	f1be 0f00 	cmp.w	lr, #0
 800cf86:	db40      	blt.n	800d00a <__ieee754_sqrt+0x15e>
 800cf88:	f10c 0801 	add.w	r8, ip, #1
 800cf8c:	eba2 020c 	sub.w	r2, r2, ip
 800cf90:	429e      	cmp	r6, r3
 800cf92:	bf88      	it	hi
 800cf94:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800cf98:	1b9b      	subs	r3, r3, r6
 800cf9a:	4421      	add	r1, r4
 800cf9c:	46c4      	mov	ip, r8
 800cf9e:	0052      	lsls	r2, r2, #1
 800cfa0:	3f01      	subs	r7, #1
 800cfa2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cfa6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800cfaa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cfae:	d1dd      	bne.n	800cf6c <__ieee754_sqrt+0xc0>
 800cfb0:	4313      	orrs	r3, r2
 800cfb2:	d006      	beq.n	800cfc2 <__ieee754_sqrt+0x116>
 800cfb4:	1c4c      	adds	r4, r1, #1
 800cfb6:	bf13      	iteet	ne
 800cfb8:	3101      	addne	r1, #1
 800cfba:	3001      	addeq	r0, #1
 800cfbc:	4639      	moveq	r1, r7
 800cfbe:	f021 0101 	bicne.w	r1, r1, #1
 800cfc2:	1043      	asrs	r3, r0, #1
 800cfc4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cfc8:	0849      	lsrs	r1, r1, #1
 800cfca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800cfce:	07c2      	lsls	r2, r0, #31
 800cfd0:	bf48      	it	mi
 800cfd2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800cfd6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800cfda:	460c      	mov	r4, r1
 800cfdc:	463d      	mov	r5, r7
 800cfde:	e77f      	b.n	800cee0 <__ieee754_sqrt+0x34>
 800cfe0:	0ada      	lsrs	r2, r3, #11
 800cfe2:	3815      	subs	r0, #21
 800cfe4:	055b      	lsls	r3, r3, #21
 800cfe6:	2a00      	cmp	r2, #0
 800cfe8:	d0fa      	beq.n	800cfe0 <__ieee754_sqrt+0x134>
 800cfea:	02d7      	lsls	r7, r2, #11
 800cfec:	d50a      	bpl.n	800d004 <__ieee754_sqrt+0x158>
 800cfee:	f1c1 0420 	rsb	r4, r1, #32
 800cff2:	fa23 f404 	lsr.w	r4, r3, r4
 800cff6:	1e4d      	subs	r5, r1, #1
 800cff8:	408b      	lsls	r3, r1
 800cffa:	4322      	orrs	r2, r4
 800cffc:	1b41      	subs	r1, r0, r5
 800cffe:	e788      	b.n	800cf12 <__ieee754_sqrt+0x66>
 800d000:	4608      	mov	r0, r1
 800d002:	e7f0      	b.n	800cfe6 <__ieee754_sqrt+0x13a>
 800d004:	0052      	lsls	r2, r2, #1
 800d006:	3101      	adds	r1, #1
 800d008:	e7ef      	b.n	800cfea <__ieee754_sqrt+0x13e>
 800d00a:	46e0      	mov	r8, ip
 800d00c:	e7be      	b.n	800cf8c <__ieee754_sqrt+0xe0>
 800d00e:	bf00      	nop
 800d010:	7ff00000 	.word	0x7ff00000
 800d014:	00000000 	.word	0x00000000

0800d018 <__kernel_cos>:
 800d018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d01c:	ec57 6b10 	vmov	r6, r7, d0
 800d020:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d024:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800d028:	ed8d 1b00 	vstr	d1, [sp]
 800d02c:	da07      	bge.n	800d03e <__kernel_cos+0x26>
 800d02e:	ee10 0a10 	vmov	r0, s0
 800d032:	4639      	mov	r1, r7
 800d034:	f7f3 fd88 	bl	8000b48 <__aeabi_d2iz>
 800d038:	2800      	cmp	r0, #0
 800d03a:	f000 8088 	beq.w	800d14e <__kernel_cos+0x136>
 800d03e:	4632      	mov	r2, r6
 800d040:	463b      	mov	r3, r7
 800d042:	4630      	mov	r0, r6
 800d044:	4639      	mov	r1, r7
 800d046:	f7f3 facf 	bl	80005e8 <__aeabi_dmul>
 800d04a:	4b51      	ldr	r3, [pc, #324]	; (800d190 <__kernel_cos+0x178>)
 800d04c:	2200      	movs	r2, #0
 800d04e:	4604      	mov	r4, r0
 800d050:	460d      	mov	r5, r1
 800d052:	f7f3 fac9 	bl	80005e8 <__aeabi_dmul>
 800d056:	a340      	add	r3, pc, #256	; (adr r3, 800d158 <__kernel_cos+0x140>)
 800d058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05c:	4682      	mov	sl, r0
 800d05e:	468b      	mov	fp, r1
 800d060:	4620      	mov	r0, r4
 800d062:	4629      	mov	r1, r5
 800d064:	f7f3 fac0 	bl	80005e8 <__aeabi_dmul>
 800d068:	a33d      	add	r3, pc, #244	; (adr r3, 800d160 <__kernel_cos+0x148>)
 800d06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06e:	f7f3 f905 	bl	800027c <__adddf3>
 800d072:	4622      	mov	r2, r4
 800d074:	462b      	mov	r3, r5
 800d076:	f7f3 fab7 	bl	80005e8 <__aeabi_dmul>
 800d07a:	a33b      	add	r3, pc, #236	; (adr r3, 800d168 <__kernel_cos+0x150>)
 800d07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d080:	f7f3 f8fa 	bl	8000278 <__aeabi_dsub>
 800d084:	4622      	mov	r2, r4
 800d086:	462b      	mov	r3, r5
 800d088:	f7f3 faae 	bl	80005e8 <__aeabi_dmul>
 800d08c:	a338      	add	r3, pc, #224	; (adr r3, 800d170 <__kernel_cos+0x158>)
 800d08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d092:	f7f3 f8f3 	bl	800027c <__adddf3>
 800d096:	4622      	mov	r2, r4
 800d098:	462b      	mov	r3, r5
 800d09a:	f7f3 faa5 	bl	80005e8 <__aeabi_dmul>
 800d09e:	a336      	add	r3, pc, #216	; (adr r3, 800d178 <__kernel_cos+0x160>)
 800d0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a4:	f7f3 f8e8 	bl	8000278 <__aeabi_dsub>
 800d0a8:	4622      	mov	r2, r4
 800d0aa:	462b      	mov	r3, r5
 800d0ac:	f7f3 fa9c 	bl	80005e8 <__aeabi_dmul>
 800d0b0:	a333      	add	r3, pc, #204	; (adr r3, 800d180 <__kernel_cos+0x168>)
 800d0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b6:	f7f3 f8e1 	bl	800027c <__adddf3>
 800d0ba:	4622      	mov	r2, r4
 800d0bc:	462b      	mov	r3, r5
 800d0be:	f7f3 fa93 	bl	80005e8 <__aeabi_dmul>
 800d0c2:	4622      	mov	r2, r4
 800d0c4:	462b      	mov	r3, r5
 800d0c6:	f7f3 fa8f 	bl	80005e8 <__aeabi_dmul>
 800d0ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0ce:	4604      	mov	r4, r0
 800d0d0:	460d      	mov	r5, r1
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	4639      	mov	r1, r7
 800d0d6:	f7f3 fa87 	bl	80005e8 <__aeabi_dmul>
 800d0da:	460b      	mov	r3, r1
 800d0dc:	4602      	mov	r2, r0
 800d0de:	4629      	mov	r1, r5
 800d0e0:	4620      	mov	r0, r4
 800d0e2:	f7f3 f8c9 	bl	8000278 <__aeabi_dsub>
 800d0e6:	4b2b      	ldr	r3, [pc, #172]	; (800d194 <__kernel_cos+0x17c>)
 800d0e8:	4598      	cmp	r8, r3
 800d0ea:	4606      	mov	r6, r0
 800d0ec:	460f      	mov	r7, r1
 800d0ee:	dc10      	bgt.n	800d112 <__kernel_cos+0xfa>
 800d0f0:	4602      	mov	r2, r0
 800d0f2:	460b      	mov	r3, r1
 800d0f4:	4650      	mov	r0, sl
 800d0f6:	4659      	mov	r1, fp
 800d0f8:	f7f3 f8be 	bl	8000278 <__aeabi_dsub>
 800d0fc:	460b      	mov	r3, r1
 800d0fe:	4926      	ldr	r1, [pc, #152]	; (800d198 <__kernel_cos+0x180>)
 800d100:	4602      	mov	r2, r0
 800d102:	2000      	movs	r0, #0
 800d104:	f7f3 f8b8 	bl	8000278 <__aeabi_dsub>
 800d108:	ec41 0b10 	vmov	d0, r0, r1
 800d10c:	b003      	add	sp, #12
 800d10e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d112:	4b22      	ldr	r3, [pc, #136]	; (800d19c <__kernel_cos+0x184>)
 800d114:	4920      	ldr	r1, [pc, #128]	; (800d198 <__kernel_cos+0x180>)
 800d116:	4598      	cmp	r8, r3
 800d118:	bfcc      	ite	gt
 800d11a:	4d21      	ldrgt	r5, [pc, #132]	; (800d1a0 <__kernel_cos+0x188>)
 800d11c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800d120:	2400      	movs	r4, #0
 800d122:	4622      	mov	r2, r4
 800d124:	462b      	mov	r3, r5
 800d126:	2000      	movs	r0, #0
 800d128:	f7f3 f8a6 	bl	8000278 <__aeabi_dsub>
 800d12c:	4622      	mov	r2, r4
 800d12e:	4680      	mov	r8, r0
 800d130:	4689      	mov	r9, r1
 800d132:	462b      	mov	r3, r5
 800d134:	4650      	mov	r0, sl
 800d136:	4659      	mov	r1, fp
 800d138:	f7f3 f89e 	bl	8000278 <__aeabi_dsub>
 800d13c:	4632      	mov	r2, r6
 800d13e:	463b      	mov	r3, r7
 800d140:	f7f3 f89a 	bl	8000278 <__aeabi_dsub>
 800d144:	4602      	mov	r2, r0
 800d146:	460b      	mov	r3, r1
 800d148:	4640      	mov	r0, r8
 800d14a:	4649      	mov	r1, r9
 800d14c:	e7da      	b.n	800d104 <__kernel_cos+0xec>
 800d14e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d188 <__kernel_cos+0x170>
 800d152:	e7db      	b.n	800d10c <__kernel_cos+0xf4>
 800d154:	f3af 8000 	nop.w
 800d158:	be8838d4 	.word	0xbe8838d4
 800d15c:	bda8fae9 	.word	0xbda8fae9
 800d160:	bdb4b1c4 	.word	0xbdb4b1c4
 800d164:	3e21ee9e 	.word	0x3e21ee9e
 800d168:	809c52ad 	.word	0x809c52ad
 800d16c:	3e927e4f 	.word	0x3e927e4f
 800d170:	19cb1590 	.word	0x19cb1590
 800d174:	3efa01a0 	.word	0x3efa01a0
 800d178:	16c15177 	.word	0x16c15177
 800d17c:	3f56c16c 	.word	0x3f56c16c
 800d180:	5555554c 	.word	0x5555554c
 800d184:	3fa55555 	.word	0x3fa55555
 800d188:	00000000 	.word	0x00000000
 800d18c:	3ff00000 	.word	0x3ff00000
 800d190:	3fe00000 	.word	0x3fe00000
 800d194:	3fd33332 	.word	0x3fd33332
 800d198:	3ff00000 	.word	0x3ff00000
 800d19c:	3fe90000 	.word	0x3fe90000
 800d1a0:	3fd20000 	.word	0x3fd20000
 800d1a4:	00000000 	.word	0x00000000

0800d1a8 <__kernel_rem_pio2>:
 800d1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1ac:	ed2d 8b02 	vpush	{d8}
 800d1b0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d1b4:	f112 0f14 	cmn.w	r2, #20
 800d1b8:	9308      	str	r3, [sp, #32]
 800d1ba:	9101      	str	r1, [sp, #4]
 800d1bc:	4bc6      	ldr	r3, [pc, #792]	; (800d4d8 <__kernel_rem_pio2+0x330>)
 800d1be:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d1c0:	9009      	str	r0, [sp, #36]	; 0x24
 800d1c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d1c6:	9304      	str	r3, [sp, #16]
 800d1c8:	9b08      	ldr	r3, [sp, #32]
 800d1ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800d1ce:	bfa8      	it	ge
 800d1d0:	1ed4      	subge	r4, r2, #3
 800d1d2:	9306      	str	r3, [sp, #24]
 800d1d4:	bfb2      	itee	lt
 800d1d6:	2400      	movlt	r4, #0
 800d1d8:	2318      	movge	r3, #24
 800d1da:	fb94 f4f3 	sdivge	r4, r4, r3
 800d1de:	f06f 0317 	mvn.w	r3, #23
 800d1e2:	fb04 3303 	mla	r3, r4, r3, r3
 800d1e6:	eb03 0a02 	add.w	sl, r3, r2
 800d1ea:	9b04      	ldr	r3, [sp, #16]
 800d1ec:	9a06      	ldr	r2, [sp, #24]
 800d1ee:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800d4c8 <__kernel_rem_pio2+0x320>
 800d1f2:	eb03 0802 	add.w	r8, r3, r2
 800d1f6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d1f8:	1aa7      	subs	r7, r4, r2
 800d1fa:	ae20      	add	r6, sp, #128	; 0x80
 800d1fc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d200:	2500      	movs	r5, #0
 800d202:	4545      	cmp	r5, r8
 800d204:	dd18      	ble.n	800d238 <__kernel_rem_pio2+0x90>
 800d206:	9b08      	ldr	r3, [sp, #32]
 800d208:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800d20c:	aa20      	add	r2, sp, #128	; 0x80
 800d20e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800d4c8 <__kernel_rem_pio2+0x320>
 800d212:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d216:	f1c3 0301 	rsb	r3, r3, #1
 800d21a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d21e:	9307      	str	r3, [sp, #28]
 800d220:	9b07      	ldr	r3, [sp, #28]
 800d222:	9a04      	ldr	r2, [sp, #16]
 800d224:	4443      	add	r3, r8
 800d226:	429a      	cmp	r2, r3
 800d228:	db2f      	blt.n	800d28a <__kernel_rem_pio2+0xe2>
 800d22a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d22e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d232:	462f      	mov	r7, r5
 800d234:	2600      	movs	r6, #0
 800d236:	e01b      	b.n	800d270 <__kernel_rem_pio2+0xc8>
 800d238:	42ef      	cmn	r7, r5
 800d23a:	d407      	bmi.n	800d24c <__kernel_rem_pio2+0xa4>
 800d23c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d240:	f7f3 f968 	bl	8000514 <__aeabi_i2d>
 800d244:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d248:	3501      	adds	r5, #1
 800d24a:	e7da      	b.n	800d202 <__kernel_rem_pio2+0x5a>
 800d24c:	ec51 0b18 	vmov	r0, r1, d8
 800d250:	e7f8      	b.n	800d244 <__kernel_rem_pio2+0x9c>
 800d252:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d256:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d25a:	f7f3 f9c5 	bl	80005e8 <__aeabi_dmul>
 800d25e:	4602      	mov	r2, r0
 800d260:	460b      	mov	r3, r1
 800d262:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d266:	f7f3 f809 	bl	800027c <__adddf3>
 800d26a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d26e:	3601      	adds	r6, #1
 800d270:	9b06      	ldr	r3, [sp, #24]
 800d272:	429e      	cmp	r6, r3
 800d274:	f1a7 0708 	sub.w	r7, r7, #8
 800d278:	ddeb      	ble.n	800d252 <__kernel_rem_pio2+0xaa>
 800d27a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d27e:	3508      	adds	r5, #8
 800d280:	ecab 7b02 	vstmia	fp!, {d7}
 800d284:	f108 0801 	add.w	r8, r8, #1
 800d288:	e7ca      	b.n	800d220 <__kernel_rem_pio2+0x78>
 800d28a:	9b04      	ldr	r3, [sp, #16]
 800d28c:	aa0c      	add	r2, sp, #48	; 0x30
 800d28e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d292:	930b      	str	r3, [sp, #44]	; 0x2c
 800d294:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d296:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d29a:	9c04      	ldr	r4, [sp, #16]
 800d29c:	930a      	str	r3, [sp, #40]	; 0x28
 800d29e:	ab98      	add	r3, sp, #608	; 0x260
 800d2a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d2a4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d2a8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800d2ac:	f8cd b008 	str.w	fp, [sp, #8]
 800d2b0:	4625      	mov	r5, r4
 800d2b2:	2d00      	cmp	r5, #0
 800d2b4:	dc78      	bgt.n	800d3a8 <__kernel_rem_pio2+0x200>
 800d2b6:	ec47 6b10 	vmov	d0, r6, r7
 800d2ba:	4650      	mov	r0, sl
 800d2bc:	f000 fc1c 	bl	800daf8 <scalbn>
 800d2c0:	ec57 6b10 	vmov	r6, r7, d0
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d2ca:	ee10 0a10 	vmov	r0, s0
 800d2ce:	4639      	mov	r1, r7
 800d2d0:	f7f3 f98a 	bl	80005e8 <__aeabi_dmul>
 800d2d4:	ec41 0b10 	vmov	d0, r0, r1
 800d2d8:	f7fe fd8a 	bl	800bdf0 <floor>
 800d2dc:	4b7f      	ldr	r3, [pc, #508]	; (800d4dc <__kernel_rem_pio2+0x334>)
 800d2de:	ec51 0b10 	vmov	r0, r1, d0
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f7f3 f980 	bl	80005e8 <__aeabi_dmul>
 800d2e8:	4602      	mov	r2, r0
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	4630      	mov	r0, r6
 800d2ee:	4639      	mov	r1, r7
 800d2f0:	f7f2 ffc2 	bl	8000278 <__aeabi_dsub>
 800d2f4:	460f      	mov	r7, r1
 800d2f6:	4606      	mov	r6, r0
 800d2f8:	f7f3 fc26 	bl	8000b48 <__aeabi_d2iz>
 800d2fc:	9007      	str	r0, [sp, #28]
 800d2fe:	f7f3 f909 	bl	8000514 <__aeabi_i2d>
 800d302:	4602      	mov	r2, r0
 800d304:	460b      	mov	r3, r1
 800d306:	4630      	mov	r0, r6
 800d308:	4639      	mov	r1, r7
 800d30a:	f7f2 ffb5 	bl	8000278 <__aeabi_dsub>
 800d30e:	f1ba 0f00 	cmp.w	sl, #0
 800d312:	4606      	mov	r6, r0
 800d314:	460f      	mov	r7, r1
 800d316:	dd70      	ble.n	800d3fa <__kernel_rem_pio2+0x252>
 800d318:	1e62      	subs	r2, r4, #1
 800d31a:	ab0c      	add	r3, sp, #48	; 0x30
 800d31c:	9d07      	ldr	r5, [sp, #28]
 800d31e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d322:	f1ca 0118 	rsb	r1, sl, #24
 800d326:	fa40 f301 	asr.w	r3, r0, r1
 800d32a:	441d      	add	r5, r3
 800d32c:	408b      	lsls	r3, r1
 800d32e:	1ac0      	subs	r0, r0, r3
 800d330:	ab0c      	add	r3, sp, #48	; 0x30
 800d332:	9507      	str	r5, [sp, #28]
 800d334:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d338:	f1ca 0317 	rsb	r3, sl, #23
 800d33c:	fa40 f303 	asr.w	r3, r0, r3
 800d340:	9302      	str	r3, [sp, #8]
 800d342:	9b02      	ldr	r3, [sp, #8]
 800d344:	2b00      	cmp	r3, #0
 800d346:	dd66      	ble.n	800d416 <__kernel_rem_pio2+0x26e>
 800d348:	9b07      	ldr	r3, [sp, #28]
 800d34a:	2200      	movs	r2, #0
 800d34c:	3301      	adds	r3, #1
 800d34e:	9307      	str	r3, [sp, #28]
 800d350:	4615      	mov	r5, r2
 800d352:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d356:	4294      	cmp	r4, r2
 800d358:	f300 8099 	bgt.w	800d48e <__kernel_rem_pio2+0x2e6>
 800d35c:	f1ba 0f00 	cmp.w	sl, #0
 800d360:	dd07      	ble.n	800d372 <__kernel_rem_pio2+0x1ca>
 800d362:	f1ba 0f01 	cmp.w	sl, #1
 800d366:	f000 80a5 	beq.w	800d4b4 <__kernel_rem_pio2+0x30c>
 800d36a:	f1ba 0f02 	cmp.w	sl, #2
 800d36e:	f000 80c1 	beq.w	800d4f4 <__kernel_rem_pio2+0x34c>
 800d372:	9b02      	ldr	r3, [sp, #8]
 800d374:	2b02      	cmp	r3, #2
 800d376:	d14e      	bne.n	800d416 <__kernel_rem_pio2+0x26e>
 800d378:	4632      	mov	r2, r6
 800d37a:	463b      	mov	r3, r7
 800d37c:	4958      	ldr	r1, [pc, #352]	; (800d4e0 <__kernel_rem_pio2+0x338>)
 800d37e:	2000      	movs	r0, #0
 800d380:	f7f2 ff7a 	bl	8000278 <__aeabi_dsub>
 800d384:	4606      	mov	r6, r0
 800d386:	460f      	mov	r7, r1
 800d388:	2d00      	cmp	r5, #0
 800d38a:	d044      	beq.n	800d416 <__kernel_rem_pio2+0x26e>
 800d38c:	4650      	mov	r0, sl
 800d38e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800d4d0 <__kernel_rem_pio2+0x328>
 800d392:	f000 fbb1 	bl	800daf8 <scalbn>
 800d396:	4630      	mov	r0, r6
 800d398:	4639      	mov	r1, r7
 800d39a:	ec53 2b10 	vmov	r2, r3, d0
 800d39e:	f7f2 ff6b 	bl	8000278 <__aeabi_dsub>
 800d3a2:	4606      	mov	r6, r0
 800d3a4:	460f      	mov	r7, r1
 800d3a6:	e036      	b.n	800d416 <__kernel_rem_pio2+0x26e>
 800d3a8:	4b4e      	ldr	r3, [pc, #312]	; (800d4e4 <__kernel_rem_pio2+0x33c>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	4630      	mov	r0, r6
 800d3ae:	4639      	mov	r1, r7
 800d3b0:	f7f3 f91a 	bl	80005e8 <__aeabi_dmul>
 800d3b4:	f7f3 fbc8 	bl	8000b48 <__aeabi_d2iz>
 800d3b8:	f7f3 f8ac 	bl	8000514 <__aeabi_i2d>
 800d3bc:	4b4a      	ldr	r3, [pc, #296]	; (800d4e8 <__kernel_rem_pio2+0x340>)
 800d3be:	2200      	movs	r2, #0
 800d3c0:	4680      	mov	r8, r0
 800d3c2:	4689      	mov	r9, r1
 800d3c4:	f7f3 f910 	bl	80005e8 <__aeabi_dmul>
 800d3c8:	4602      	mov	r2, r0
 800d3ca:	460b      	mov	r3, r1
 800d3cc:	4630      	mov	r0, r6
 800d3ce:	4639      	mov	r1, r7
 800d3d0:	f7f2 ff52 	bl	8000278 <__aeabi_dsub>
 800d3d4:	f7f3 fbb8 	bl	8000b48 <__aeabi_d2iz>
 800d3d8:	9b02      	ldr	r3, [sp, #8]
 800d3da:	f843 0b04 	str.w	r0, [r3], #4
 800d3de:	3d01      	subs	r5, #1
 800d3e0:	9302      	str	r3, [sp, #8]
 800d3e2:	ab70      	add	r3, sp, #448	; 0x1c0
 800d3e4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ec:	4640      	mov	r0, r8
 800d3ee:	4649      	mov	r1, r9
 800d3f0:	f7f2 ff44 	bl	800027c <__adddf3>
 800d3f4:	4606      	mov	r6, r0
 800d3f6:	460f      	mov	r7, r1
 800d3f8:	e75b      	b.n	800d2b2 <__kernel_rem_pio2+0x10a>
 800d3fa:	d105      	bne.n	800d408 <__kernel_rem_pio2+0x260>
 800d3fc:	1e63      	subs	r3, r4, #1
 800d3fe:	aa0c      	add	r2, sp, #48	; 0x30
 800d400:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d404:	15c3      	asrs	r3, r0, #23
 800d406:	e79b      	b.n	800d340 <__kernel_rem_pio2+0x198>
 800d408:	4b38      	ldr	r3, [pc, #224]	; (800d4ec <__kernel_rem_pio2+0x344>)
 800d40a:	2200      	movs	r2, #0
 800d40c:	f7f3 fb72 	bl	8000af4 <__aeabi_dcmpge>
 800d410:	2800      	cmp	r0, #0
 800d412:	d139      	bne.n	800d488 <__kernel_rem_pio2+0x2e0>
 800d414:	9002      	str	r0, [sp, #8]
 800d416:	2200      	movs	r2, #0
 800d418:	2300      	movs	r3, #0
 800d41a:	4630      	mov	r0, r6
 800d41c:	4639      	mov	r1, r7
 800d41e:	f7f3 fb4b 	bl	8000ab8 <__aeabi_dcmpeq>
 800d422:	2800      	cmp	r0, #0
 800d424:	f000 80b4 	beq.w	800d590 <__kernel_rem_pio2+0x3e8>
 800d428:	f104 3bff 	add.w	fp, r4, #4294967295
 800d42c:	465b      	mov	r3, fp
 800d42e:	2200      	movs	r2, #0
 800d430:	9904      	ldr	r1, [sp, #16]
 800d432:	428b      	cmp	r3, r1
 800d434:	da65      	bge.n	800d502 <__kernel_rem_pio2+0x35a>
 800d436:	2a00      	cmp	r2, #0
 800d438:	d07b      	beq.n	800d532 <__kernel_rem_pio2+0x38a>
 800d43a:	ab0c      	add	r3, sp, #48	; 0x30
 800d43c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d440:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800d444:	2b00      	cmp	r3, #0
 800d446:	f000 80a0 	beq.w	800d58a <__kernel_rem_pio2+0x3e2>
 800d44a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800d4d0 <__kernel_rem_pio2+0x328>
 800d44e:	4650      	mov	r0, sl
 800d450:	f000 fb52 	bl	800daf8 <scalbn>
 800d454:	4f23      	ldr	r7, [pc, #140]	; (800d4e4 <__kernel_rem_pio2+0x33c>)
 800d456:	ec55 4b10 	vmov	r4, r5, d0
 800d45a:	46d8      	mov	r8, fp
 800d45c:	2600      	movs	r6, #0
 800d45e:	f1b8 0f00 	cmp.w	r8, #0
 800d462:	f280 80cf 	bge.w	800d604 <__kernel_rem_pio2+0x45c>
 800d466:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800d4c8 <__kernel_rem_pio2+0x320>
 800d46a:	465f      	mov	r7, fp
 800d46c:	f04f 0800 	mov.w	r8, #0
 800d470:	2f00      	cmp	r7, #0
 800d472:	f2c0 80fd 	blt.w	800d670 <__kernel_rem_pio2+0x4c8>
 800d476:	ab70      	add	r3, sp, #448	; 0x1c0
 800d478:	f8df a074 	ldr.w	sl, [pc, #116]	; 800d4f0 <__kernel_rem_pio2+0x348>
 800d47c:	ec55 4b18 	vmov	r4, r5, d8
 800d480:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800d484:	2600      	movs	r6, #0
 800d486:	e0e5      	b.n	800d654 <__kernel_rem_pio2+0x4ac>
 800d488:	2302      	movs	r3, #2
 800d48a:	9302      	str	r3, [sp, #8]
 800d48c:	e75c      	b.n	800d348 <__kernel_rem_pio2+0x1a0>
 800d48e:	f8db 3000 	ldr.w	r3, [fp]
 800d492:	b955      	cbnz	r5, 800d4aa <__kernel_rem_pio2+0x302>
 800d494:	b123      	cbz	r3, 800d4a0 <__kernel_rem_pio2+0x2f8>
 800d496:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d49a:	f8cb 3000 	str.w	r3, [fp]
 800d49e:	2301      	movs	r3, #1
 800d4a0:	3201      	adds	r2, #1
 800d4a2:	f10b 0b04 	add.w	fp, fp, #4
 800d4a6:	461d      	mov	r5, r3
 800d4a8:	e755      	b.n	800d356 <__kernel_rem_pio2+0x1ae>
 800d4aa:	1acb      	subs	r3, r1, r3
 800d4ac:	f8cb 3000 	str.w	r3, [fp]
 800d4b0:	462b      	mov	r3, r5
 800d4b2:	e7f5      	b.n	800d4a0 <__kernel_rem_pio2+0x2f8>
 800d4b4:	1e62      	subs	r2, r4, #1
 800d4b6:	ab0c      	add	r3, sp, #48	; 0x30
 800d4b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4bc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d4c0:	a90c      	add	r1, sp, #48	; 0x30
 800d4c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d4c6:	e754      	b.n	800d372 <__kernel_rem_pio2+0x1ca>
	...
 800d4d4:	3ff00000 	.word	0x3ff00000
 800d4d8:	0800e088 	.word	0x0800e088
 800d4dc:	40200000 	.word	0x40200000
 800d4e0:	3ff00000 	.word	0x3ff00000
 800d4e4:	3e700000 	.word	0x3e700000
 800d4e8:	41700000 	.word	0x41700000
 800d4ec:	3fe00000 	.word	0x3fe00000
 800d4f0:	0800e048 	.word	0x0800e048
 800d4f4:	1e62      	subs	r2, r4, #1
 800d4f6:	ab0c      	add	r3, sp, #48	; 0x30
 800d4f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4fc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d500:	e7de      	b.n	800d4c0 <__kernel_rem_pio2+0x318>
 800d502:	a90c      	add	r1, sp, #48	; 0x30
 800d504:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d508:	3b01      	subs	r3, #1
 800d50a:	430a      	orrs	r2, r1
 800d50c:	e790      	b.n	800d430 <__kernel_rem_pio2+0x288>
 800d50e:	3301      	adds	r3, #1
 800d510:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d514:	2900      	cmp	r1, #0
 800d516:	d0fa      	beq.n	800d50e <__kernel_rem_pio2+0x366>
 800d518:	9a08      	ldr	r2, [sp, #32]
 800d51a:	18e3      	adds	r3, r4, r3
 800d51c:	18a6      	adds	r6, r4, r2
 800d51e:	aa20      	add	r2, sp, #128	; 0x80
 800d520:	1c65      	adds	r5, r4, #1
 800d522:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800d526:	9302      	str	r3, [sp, #8]
 800d528:	9b02      	ldr	r3, [sp, #8]
 800d52a:	42ab      	cmp	r3, r5
 800d52c:	da04      	bge.n	800d538 <__kernel_rem_pio2+0x390>
 800d52e:	461c      	mov	r4, r3
 800d530:	e6b5      	b.n	800d29e <__kernel_rem_pio2+0xf6>
 800d532:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d534:	2301      	movs	r3, #1
 800d536:	e7eb      	b.n	800d510 <__kernel_rem_pio2+0x368>
 800d538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d53a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d53e:	f7f2 ffe9 	bl	8000514 <__aeabi_i2d>
 800d542:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d548:	46b3      	mov	fp, r6
 800d54a:	461c      	mov	r4, r3
 800d54c:	2700      	movs	r7, #0
 800d54e:	f04f 0800 	mov.w	r8, #0
 800d552:	f04f 0900 	mov.w	r9, #0
 800d556:	9b06      	ldr	r3, [sp, #24]
 800d558:	429f      	cmp	r7, r3
 800d55a:	dd06      	ble.n	800d56a <__kernel_rem_pio2+0x3c2>
 800d55c:	ab70      	add	r3, sp, #448	; 0x1c0
 800d55e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d562:	e9c3 8900 	strd	r8, r9, [r3]
 800d566:	3501      	adds	r5, #1
 800d568:	e7de      	b.n	800d528 <__kernel_rem_pio2+0x380>
 800d56a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d56e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d572:	f7f3 f839 	bl	80005e8 <__aeabi_dmul>
 800d576:	4602      	mov	r2, r0
 800d578:	460b      	mov	r3, r1
 800d57a:	4640      	mov	r0, r8
 800d57c:	4649      	mov	r1, r9
 800d57e:	f7f2 fe7d 	bl	800027c <__adddf3>
 800d582:	3701      	adds	r7, #1
 800d584:	4680      	mov	r8, r0
 800d586:	4689      	mov	r9, r1
 800d588:	e7e5      	b.n	800d556 <__kernel_rem_pio2+0x3ae>
 800d58a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d58e:	e754      	b.n	800d43a <__kernel_rem_pio2+0x292>
 800d590:	ec47 6b10 	vmov	d0, r6, r7
 800d594:	f1ca 0000 	rsb	r0, sl, #0
 800d598:	f000 faae 	bl	800daf8 <scalbn>
 800d59c:	ec57 6b10 	vmov	r6, r7, d0
 800d5a0:	4b9f      	ldr	r3, [pc, #636]	; (800d820 <__kernel_rem_pio2+0x678>)
 800d5a2:	ee10 0a10 	vmov	r0, s0
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	4639      	mov	r1, r7
 800d5aa:	f7f3 faa3 	bl	8000af4 <__aeabi_dcmpge>
 800d5ae:	b300      	cbz	r0, 800d5f2 <__kernel_rem_pio2+0x44a>
 800d5b0:	4b9c      	ldr	r3, [pc, #624]	; (800d824 <__kernel_rem_pio2+0x67c>)
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	4630      	mov	r0, r6
 800d5b6:	4639      	mov	r1, r7
 800d5b8:	f7f3 f816 	bl	80005e8 <__aeabi_dmul>
 800d5bc:	f7f3 fac4 	bl	8000b48 <__aeabi_d2iz>
 800d5c0:	4605      	mov	r5, r0
 800d5c2:	f7f2 ffa7 	bl	8000514 <__aeabi_i2d>
 800d5c6:	4b96      	ldr	r3, [pc, #600]	; (800d820 <__kernel_rem_pio2+0x678>)
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	f7f3 f80d 	bl	80005e8 <__aeabi_dmul>
 800d5ce:	460b      	mov	r3, r1
 800d5d0:	4602      	mov	r2, r0
 800d5d2:	4639      	mov	r1, r7
 800d5d4:	4630      	mov	r0, r6
 800d5d6:	f7f2 fe4f 	bl	8000278 <__aeabi_dsub>
 800d5da:	f7f3 fab5 	bl	8000b48 <__aeabi_d2iz>
 800d5de:	f104 0b01 	add.w	fp, r4, #1
 800d5e2:	ab0c      	add	r3, sp, #48	; 0x30
 800d5e4:	f10a 0a18 	add.w	sl, sl, #24
 800d5e8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d5ec:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800d5f0:	e72b      	b.n	800d44a <__kernel_rem_pio2+0x2a2>
 800d5f2:	4630      	mov	r0, r6
 800d5f4:	4639      	mov	r1, r7
 800d5f6:	f7f3 faa7 	bl	8000b48 <__aeabi_d2iz>
 800d5fa:	ab0c      	add	r3, sp, #48	; 0x30
 800d5fc:	46a3      	mov	fp, r4
 800d5fe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d602:	e722      	b.n	800d44a <__kernel_rem_pio2+0x2a2>
 800d604:	ab70      	add	r3, sp, #448	; 0x1c0
 800d606:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800d60a:	ab0c      	add	r3, sp, #48	; 0x30
 800d60c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d610:	f7f2 ff80 	bl	8000514 <__aeabi_i2d>
 800d614:	4622      	mov	r2, r4
 800d616:	462b      	mov	r3, r5
 800d618:	f7f2 ffe6 	bl	80005e8 <__aeabi_dmul>
 800d61c:	4632      	mov	r2, r6
 800d61e:	e9c9 0100 	strd	r0, r1, [r9]
 800d622:	463b      	mov	r3, r7
 800d624:	4620      	mov	r0, r4
 800d626:	4629      	mov	r1, r5
 800d628:	f7f2 ffde 	bl	80005e8 <__aeabi_dmul>
 800d62c:	f108 38ff 	add.w	r8, r8, #4294967295
 800d630:	4604      	mov	r4, r0
 800d632:	460d      	mov	r5, r1
 800d634:	e713      	b.n	800d45e <__kernel_rem_pio2+0x2b6>
 800d636:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d63a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800d63e:	f7f2 ffd3 	bl	80005e8 <__aeabi_dmul>
 800d642:	4602      	mov	r2, r0
 800d644:	460b      	mov	r3, r1
 800d646:	4620      	mov	r0, r4
 800d648:	4629      	mov	r1, r5
 800d64a:	f7f2 fe17 	bl	800027c <__adddf3>
 800d64e:	3601      	adds	r6, #1
 800d650:	4604      	mov	r4, r0
 800d652:	460d      	mov	r5, r1
 800d654:	9b04      	ldr	r3, [sp, #16]
 800d656:	429e      	cmp	r6, r3
 800d658:	dc01      	bgt.n	800d65e <__kernel_rem_pio2+0x4b6>
 800d65a:	45b0      	cmp	r8, r6
 800d65c:	daeb      	bge.n	800d636 <__kernel_rem_pio2+0x48e>
 800d65e:	ab48      	add	r3, sp, #288	; 0x120
 800d660:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d664:	e9c3 4500 	strd	r4, r5, [r3]
 800d668:	3f01      	subs	r7, #1
 800d66a:	f108 0801 	add.w	r8, r8, #1
 800d66e:	e6ff      	b.n	800d470 <__kernel_rem_pio2+0x2c8>
 800d670:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d672:	2b02      	cmp	r3, #2
 800d674:	dc0b      	bgt.n	800d68e <__kernel_rem_pio2+0x4e6>
 800d676:	2b00      	cmp	r3, #0
 800d678:	dc6e      	bgt.n	800d758 <__kernel_rem_pio2+0x5b0>
 800d67a:	d045      	beq.n	800d708 <__kernel_rem_pio2+0x560>
 800d67c:	9b07      	ldr	r3, [sp, #28]
 800d67e:	f003 0007 	and.w	r0, r3, #7
 800d682:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d686:	ecbd 8b02 	vpop	{d8}
 800d68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d68e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d690:	2b03      	cmp	r3, #3
 800d692:	d1f3      	bne.n	800d67c <__kernel_rem_pio2+0x4d4>
 800d694:	ab48      	add	r3, sp, #288	; 0x120
 800d696:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800d69a:	46d0      	mov	r8, sl
 800d69c:	46d9      	mov	r9, fp
 800d69e:	f1b9 0f00 	cmp.w	r9, #0
 800d6a2:	f1a8 0808 	sub.w	r8, r8, #8
 800d6a6:	dc64      	bgt.n	800d772 <__kernel_rem_pio2+0x5ca>
 800d6a8:	465c      	mov	r4, fp
 800d6aa:	2c01      	cmp	r4, #1
 800d6ac:	f1aa 0a08 	sub.w	sl, sl, #8
 800d6b0:	dc7e      	bgt.n	800d7b0 <__kernel_rem_pio2+0x608>
 800d6b2:	2000      	movs	r0, #0
 800d6b4:	2100      	movs	r1, #0
 800d6b6:	f1bb 0f01 	cmp.w	fp, #1
 800d6ba:	f300 8097 	bgt.w	800d7ec <__kernel_rem_pio2+0x644>
 800d6be:	9b02      	ldr	r3, [sp, #8]
 800d6c0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800d6c4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	f040 8099 	bne.w	800d800 <__kernel_rem_pio2+0x658>
 800d6ce:	9b01      	ldr	r3, [sp, #4]
 800d6d0:	e9c3 5600 	strd	r5, r6, [r3]
 800d6d4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d6d8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d6dc:	e7ce      	b.n	800d67c <__kernel_rem_pio2+0x4d4>
 800d6de:	ab48      	add	r3, sp, #288	; 0x120
 800d6e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e8:	f7f2 fdc8 	bl	800027c <__adddf3>
 800d6ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d6f0:	f1bb 0f00 	cmp.w	fp, #0
 800d6f4:	daf3      	bge.n	800d6de <__kernel_rem_pio2+0x536>
 800d6f6:	9b02      	ldr	r3, [sp, #8]
 800d6f8:	b113      	cbz	r3, 800d700 <__kernel_rem_pio2+0x558>
 800d6fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6fe:	4619      	mov	r1, r3
 800d700:	9b01      	ldr	r3, [sp, #4]
 800d702:	e9c3 0100 	strd	r0, r1, [r3]
 800d706:	e7b9      	b.n	800d67c <__kernel_rem_pio2+0x4d4>
 800d708:	2000      	movs	r0, #0
 800d70a:	2100      	movs	r1, #0
 800d70c:	e7f0      	b.n	800d6f0 <__kernel_rem_pio2+0x548>
 800d70e:	ab48      	add	r3, sp, #288	; 0x120
 800d710:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d718:	f7f2 fdb0 	bl	800027c <__adddf3>
 800d71c:	3c01      	subs	r4, #1
 800d71e:	2c00      	cmp	r4, #0
 800d720:	daf5      	bge.n	800d70e <__kernel_rem_pio2+0x566>
 800d722:	9b02      	ldr	r3, [sp, #8]
 800d724:	b1e3      	cbz	r3, 800d760 <__kernel_rem_pio2+0x5b8>
 800d726:	4602      	mov	r2, r0
 800d728:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d72c:	9c01      	ldr	r4, [sp, #4]
 800d72e:	e9c4 2300 	strd	r2, r3, [r4]
 800d732:	4602      	mov	r2, r0
 800d734:	460b      	mov	r3, r1
 800d736:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d73a:	f7f2 fd9d 	bl	8000278 <__aeabi_dsub>
 800d73e:	ad4a      	add	r5, sp, #296	; 0x128
 800d740:	2401      	movs	r4, #1
 800d742:	45a3      	cmp	fp, r4
 800d744:	da0f      	bge.n	800d766 <__kernel_rem_pio2+0x5be>
 800d746:	9b02      	ldr	r3, [sp, #8]
 800d748:	b113      	cbz	r3, 800d750 <__kernel_rem_pio2+0x5a8>
 800d74a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d74e:	4619      	mov	r1, r3
 800d750:	9b01      	ldr	r3, [sp, #4]
 800d752:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d756:	e791      	b.n	800d67c <__kernel_rem_pio2+0x4d4>
 800d758:	465c      	mov	r4, fp
 800d75a:	2000      	movs	r0, #0
 800d75c:	2100      	movs	r1, #0
 800d75e:	e7de      	b.n	800d71e <__kernel_rem_pio2+0x576>
 800d760:	4602      	mov	r2, r0
 800d762:	460b      	mov	r3, r1
 800d764:	e7e2      	b.n	800d72c <__kernel_rem_pio2+0x584>
 800d766:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d76a:	f7f2 fd87 	bl	800027c <__adddf3>
 800d76e:	3401      	adds	r4, #1
 800d770:	e7e7      	b.n	800d742 <__kernel_rem_pio2+0x59a>
 800d772:	e9d8 4500 	ldrd	r4, r5, [r8]
 800d776:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800d77a:	4620      	mov	r0, r4
 800d77c:	4632      	mov	r2, r6
 800d77e:	463b      	mov	r3, r7
 800d780:	4629      	mov	r1, r5
 800d782:	f7f2 fd7b 	bl	800027c <__adddf3>
 800d786:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d78a:	4602      	mov	r2, r0
 800d78c:	460b      	mov	r3, r1
 800d78e:	4620      	mov	r0, r4
 800d790:	4629      	mov	r1, r5
 800d792:	f7f2 fd71 	bl	8000278 <__aeabi_dsub>
 800d796:	4632      	mov	r2, r6
 800d798:	463b      	mov	r3, r7
 800d79a:	f7f2 fd6f 	bl	800027c <__adddf3>
 800d79e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d7a2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800d7a6:	ed88 7b00 	vstr	d7, [r8]
 800d7aa:	f109 39ff 	add.w	r9, r9, #4294967295
 800d7ae:	e776      	b.n	800d69e <__kernel_rem_pio2+0x4f6>
 800d7b0:	e9da 8900 	ldrd	r8, r9, [sl]
 800d7b4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d7b8:	4640      	mov	r0, r8
 800d7ba:	4632      	mov	r2, r6
 800d7bc:	463b      	mov	r3, r7
 800d7be:	4649      	mov	r1, r9
 800d7c0:	f7f2 fd5c 	bl	800027c <__adddf3>
 800d7c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d7c8:	4602      	mov	r2, r0
 800d7ca:	460b      	mov	r3, r1
 800d7cc:	4640      	mov	r0, r8
 800d7ce:	4649      	mov	r1, r9
 800d7d0:	f7f2 fd52 	bl	8000278 <__aeabi_dsub>
 800d7d4:	4632      	mov	r2, r6
 800d7d6:	463b      	mov	r3, r7
 800d7d8:	f7f2 fd50 	bl	800027c <__adddf3>
 800d7dc:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d7e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d7e4:	ed8a 7b00 	vstr	d7, [sl]
 800d7e8:	3c01      	subs	r4, #1
 800d7ea:	e75e      	b.n	800d6aa <__kernel_rem_pio2+0x502>
 800d7ec:	ab48      	add	r3, sp, #288	; 0x120
 800d7ee:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7f6:	f7f2 fd41 	bl	800027c <__adddf3>
 800d7fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d7fe:	e75a      	b.n	800d6b6 <__kernel_rem_pio2+0x50e>
 800d800:	9b01      	ldr	r3, [sp, #4]
 800d802:	9a01      	ldr	r2, [sp, #4]
 800d804:	601d      	str	r5, [r3, #0]
 800d806:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800d80a:	605c      	str	r4, [r3, #4]
 800d80c:	609f      	str	r7, [r3, #8]
 800d80e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800d812:	60d3      	str	r3, [r2, #12]
 800d814:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d818:	6110      	str	r0, [r2, #16]
 800d81a:	6153      	str	r3, [r2, #20]
 800d81c:	e72e      	b.n	800d67c <__kernel_rem_pio2+0x4d4>
 800d81e:	bf00      	nop
 800d820:	41700000 	.word	0x41700000
 800d824:	3e700000 	.word	0x3e700000

0800d828 <__kernel_sin>:
 800d828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d82c:	ed2d 8b04 	vpush	{d8-d9}
 800d830:	eeb0 8a41 	vmov.f32	s16, s2
 800d834:	eef0 8a61 	vmov.f32	s17, s3
 800d838:	ec55 4b10 	vmov	r4, r5, d0
 800d83c:	b083      	sub	sp, #12
 800d83e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d842:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d846:	9001      	str	r0, [sp, #4]
 800d848:	da06      	bge.n	800d858 <__kernel_sin+0x30>
 800d84a:	ee10 0a10 	vmov	r0, s0
 800d84e:	4629      	mov	r1, r5
 800d850:	f7f3 f97a 	bl	8000b48 <__aeabi_d2iz>
 800d854:	2800      	cmp	r0, #0
 800d856:	d051      	beq.n	800d8fc <__kernel_sin+0xd4>
 800d858:	4622      	mov	r2, r4
 800d85a:	462b      	mov	r3, r5
 800d85c:	4620      	mov	r0, r4
 800d85e:	4629      	mov	r1, r5
 800d860:	f7f2 fec2 	bl	80005e8 <__aeabi_dmul>
 800d864:	4682      	mov	sl, r0
 800d866:	468b      	mov	fp, r1
 800d868:	4602      	mov	r2, r0
 800d86a:	460b      	mov	r3, r1
 800d86c:	4620      	mov	r0, r4
 800d86e:	4629      	mov	r1, r5
 800d870:	f7f2 feba 	bl	80005e8 <__aeabi_dmul>
 800d874:	a341      	add	r3, pc, #260	; (adr r3, 800d97c <__kernel_sin+0x154>)
 800d876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87a:	4680      	mov	r8, r0
 800d87c:	4689      	mov	r9, r1
 800d87e:	4650      	mov	r0, sl
 800d880:	4659      	mov	r1, fp
 800d882:	f7f2 feb1 	bl	80005e8 <__aeabi_dmul>
 800d886:	a33f      	add	r3, pc, #252	; (adr r3, 800d984 <__kernel_sin+0x15c>)
 800d888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d88c:	f7f2 fcf4 	bl	8000278 <__aeabi_dsub>
 800d890:	4652      	mov	r2, sl
 800d892:	465b      	mov	r3, fp
 800d894:	f7f2 fea8 	bl	80005e8 <__aeabi_dmul>
 800d898:	a33c      	add	r3, pc, #240	; (adr r3, 800d98c <__kernel_sin+0x164>)
 800d89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89e:	f7f2 fced 	bl	800027c <__adddf3>
 800d8a2:	4652      	mov	r2, sl
 800d8a4:	465b      	mov	r3, fp
 800d8a6:	f7f2 fe9f 	bl	80005e8 <__aeabi_dmul>
 800d8aa:	a33a      	add	r3, pc, #232	; (adr r3, 800d994 <__kernel_sin+0x16c>)
 800d8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8b0:	f7f2 fce2 	bl	8000278 <__aeabi_dsub>
 800d8b4:	4652      	mov	r2, sl
 800d8b6:	465b      	mov	r3, fp
 800d8b8:	f7f2 fe96 	bl	80005e8 <__aeabi_dmul>
 800d8bc:	a337      	add	r3, pc, #220	; (adr r3, 800d99c <__kernel_sin+0x174>)
 800d8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c2:	f7f2 fcdb 	bl	800027c <__adddf3>
 800d8c6:	9b01      	ldr	r3, [sp, #4]
 800d8c8:	4606      	mov	r6, r0
 800d8ca:	460f      	mov	r7, r1
 800d8cc:	b9eb      	cbnz	r3, 800d90a <__kernel_sin+0xe2>
 800d8ce:	4602      	mov	r2, r0
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	4650      	mov	r0, sl
 800d8d4:	4659      	mov	r1, fp
 800d8d6:	f7f2 fe87 	bl	80005e8 <__aeabi_dmul>
 800d8da:	a325      	add	r3, pc, #148	; (adr r3, 800d970 <__kernel_sin+0x148>)
 800d8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e0:	f7f2 fcca 	bl	8000278 <__aeabi_dsub>
 800d8e4:	4642      	mov	r2, r8
 800d8e6:	464b      	mov	r3, r9
 800d8e8:	f7f2 fe7e 	bl	80005e8 <__aeabi_dmul>
 800d8ec:	4602      	mov	r2, r0
 800d8ee:	460b      	mov	r3, r1
 800d8f0:	4620      	mov	r0, r4
 800d8f2:	4629      	mov	r1, r5
 800d8f4:	f7f2 fcc2 	bl	800027c <__adddf3>
 800d8f8:	4604      	mov	r4, r0
 800d8fa:	460d      	mov	r5, r1
 800d8fc:	ec45 4b10 	vmov	d0, r4, r5
 800d900:	b003      	add	sp, #12
 800d902:	ecbd 8b04 	vpop	{d8-d9}
 800d906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d90a:	4b1b      	ldr	r3, [pc, #108]	; (800d978 <__kernel_sin+0x150>)
 800d90c:	ec51 0b18 	vmov	r0, r1, d8
 800d910:	2200      	movs	r2, #0
 800d912:	f7f2 fe69 	bl	80005e8 <__aeabi_dmul>
 800d916:	4632      	mov	r2, r6
 800d918:	ec41 0b19 	vmov	d9, r0, r1
 800d91c:	463b      	mov	r3, r7
 800d91e:	4640      	mov	r0, r8
 800d920:	4649      	mov	r1, r9
 800d922:	f7f2 fe61 	bl	80005e8 <__aeabi_dmul>
 800d926:	4602      	mov	r2, r0
 800d928:	460b      	mov	r3, r1
 800d92a:	ec51 0b19 	vmov	r0, r1, d9
 800d92e:	f7f2 fca3 	bl	8000278 <__aeabi_dsub>
 800d932:	4652      	mov	r2, sl
 800d934:	465b      	mov	r3, fp
 800d936:	f7f2 fe57 	bl	80005e8 <__aeabi_dmul>
 800d93a:	ec53 2b18 	vmov	r2, r3, d8
 800d93e:	f7f2 fc9b 	bl	8000278 <__aeabi_dsub>
 800d942:	a30b      	add	r3, pc, #44	; (adr r3, 800d970 <__kernel_sin+0x148>)
 800d944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d948:	4606      	mov	r6, r0
 800d94a:	460f      	mov	r7, r1
 800d94c:	4640      	mov	r0, r8
 800d94e:	4649      	mov	r1, r9
 800d950:	f7f2 fe4a 	bl	80005e8 <__aeabi_dmul>
 800d954:	4602      	mov	r2, r0
 800d956:	460b      	mov	r3, r1
 800d958:	4630      	mov	r0, r6
 800d95a:	4639      	mov	r1, r7
 800d95c:	f7f2 fc8e 	bl	800027c <__adddf3>
 800d960:	4602      	mov	r2, r0
 800d962:	460b      	mov	r3, r1
 800d964:	4620      	mov	r0, r4
 800d966:	4629      	mov	r1, r5
 800d968:	f7f2 fc86 	bl	8000278 <__aeabi_dsub>
 800d96c:	e7c4      	b.n	800d8f8 <__kernel_sin+0xd0>
 800d96e:	bf00      	nop
 800d970:	55555549 	.word	0x55555549
 800d974:	3fc55555 	.word	0x3fc55555
 800d978:	3fe00000 	.word	0x3fe00000
 800d97c:	5acfd57c 	.word	0x5acfd57c
 800d980:	3de5d93a 	.word	0x3de5d93a
 800d984:	8a2b9ceb 	.word	0x8a2b9ceb
 800d988:	3e5ae5e6 	.word	0x3e5ae5e6
 800d98c:	57b1fe7d 	.word	0x57b1fe7d
 800d990:	3ec71de3 	.word	0x3ec71de3
 800d994:	19c161d5 	.word	0x19c161d5
 800d998:	3f2a01a0 	.word	0x3f2a01a0
 800d99c:	1110f8a6 	.word	0x1110f8a6
 800d9a0:	3f811111 	.word	0x3f811111

0800d9a4 <fabs>:
 800d9a4:	ec51 0b10 	vmov	r0, r1, d0
 800d9a8:	ee10 2a10 	vmov	r2, s0
 800d9ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d9b0:	ec43 2b10 	vmov	d0, r2, r3
 800d9b4:	4770      	bx	lr

0800d9b6 <finite>:
 800d9b6:	b082      	sub	sp, #8
 800d9b8:	ed8d 0b00 	vstr	d0, [sp]
 800d9bc:	9801      	ldr	r0, [sp, #4]
 800d9be:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d9c2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d9c6:	0fc0      	lsrs	r0, r0, #31
 800d9c8:	b002      	add	sp, #8
 800d9ca:	4770      	bx	lr
 800d9cc:	0000      	movs	r0, r0
	...

0800d9d0 <nan>:
 800d9d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d9d8 <nan+0x8>
 800d9d4:	4770      	bx	lr
 800d9d6:	bf00      	nop
 800d9d8:	00000000 	.word	0x00000000
 800d9dc:	7ff80000 	.word	0x7ff80000

0800d9e0 <rint>:
 800d9e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9e2:	ec51 0b10 	vmov	r0, r1, d0
 800d9e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d9ea:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800d9ee:	2e13      	cmp	r6, #19
 800d9f0:	ee10 4a10 	vmov	r4, s0
 800d9f4:	460b      	mov	r3, r1
 800d9f6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800d9fa:	dc58      	bgt.n	800daae <rint+0xce>
 800d9fc:	2e00      	cmp	r6, #0
 800d9fe:	da2b      	bge.n	800da58 <rint+0x78>
 800da00:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800da04:	4302      	orrs	r2, r0
 800da06:	d023      	beq.n	800da50 <rint+0x70>
 800da08:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800da0c:	4302      	orrs	r2, r0
 800da0e:	4254      	negs	r4, r2
 800da10:	4314      	orrs	r4, r2
 800da12:	0c4b      	lsrs	r3, r1, #17
 800da14:	0b24      	lsrs	r4, r4, #12
 800da16:	045b      	lsls	r3, r3, #17
 800da18:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800da1c:	ea44 0103 	orr.w	r1, r4, r3
 800da20:	4b32      	ldr	r3, [pc, #200]	; (800daec <rint+0x10c>)
 800da22:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800da26:	e9d3 6700 	ldrd	r6, r7, [r3]
 800da2a:	4602      	mov	r2, r0
 800da2c:	460b      	mov	r3, r1
 800da2e:	4630      	mov	r0, r6
 800da30:	4639      	mov	r1, r7
 800da32:	f7f2 fc23 	bl	800027c <__adddf3>
 800da36:	e9cd 0100 	strd	r0, r1, [sp]
 800da3a:	463b      	mov	r3, r7
 800da3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800da40:	4632      	mov	r2, r6
 800da42:	f7f2 fc19 	bl	8000278 <__aeabi_dsub>
 800da46:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800da4a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800da4e:	4639      	mov	r1, r7
 800da50:	ec41 0b10 	vmov	d0, r0, r1
 800da54:	b003      	add	sp, #12
 800da56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da58:	4a25      	ldr	r2, [pc, #148]	; (800daf0 <rint+0x110>)
 800da5a:	4132      	asrs	r2, r6
 800da5c:	ea01 0702 	and.w	r7, r1, r2
 800da60:	4307      	orrs	r7, r0
 800da62:	d0f5      	beq.n	800da50 <rint+0x70>
 800da64:	0851      	lsrs	r1, r2, #1
 800da66:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800da6a:	4314      	orrs	r4, r2
 800da6c:	d00c      	beq.n	800da88 <rint+0xa8>
 800da6e:	ea23 0201 	bic.w	r2, r3, r1
 800da72:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800da76:	2e13      	cmp	r6, #19
 800da78:	fa43 f606 	asr.w	r6, r3, r6
 800da7c:	bf0c      	ite	eq
 800da7e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800da82:	2400      	movne	r4, #0
 800da84:	ea42 0306 	orr.w	r3, r2, r6
 800da88:	4918      	ldr	r1, [pc, #96]	; (800daec <rint+0x10c>)
 800da8a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800da8e:	4622      	mov	r2, r4
 800da90:	e9d5 4500 	ldrd	r4, r5, [r5]
 800da94:	4620      	mov	r0, r4
 800da96:	4629      	mov	r1, r5
 800da98:	f7f2 fbf0 	bl	800027c <__adddf3>
 800da9c:	e9cd 0100 	strd	r0, r1, [sp]
 800daa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800daa4:	4622      	mov	r2, r4
 800daa6:	462b      	mov	r3, r5
 800daa8:	f7f2 fbe6 	bl	8000278 <__aeabi_dsub>
 800daac:	e7d0      	b.n	800da50 <rint+0x70>
 800daae:	2e33      	cmp	r6, #51	; 0x33
 800dab0:	dd07      	ble.n	800dac2 <rint+0xe2>
 800dab2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800dab6:	d1cb      	bne.n	800da50 <rint+0x70>
 800dab8:	ee10 2a10 	vmov	r2, s0
 800dabc:	f7f2 fbde 	bl	800027c <__adddf3>
 800dac0:	e7c6      	b.n	800da50 <rint+0x70>
 800dac2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800dac6:	f04f 36ff 	mov.w	r6, #4294967295
 800daca:	40d6      	lsrs	r6, r2
 800dacc:	4230      	tst	r0, r6
 800dace:	d0bf      	beq.n	800da50 <rint+0x70>
 800dad0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800dad4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800dad8:	bf1f      	itttt	ne
 800dada:	ea24 0101 	bicne.w	r1, r4, r1
 800dade:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800dae2:	fa44 f202 	asrne.w	r2, r4, r2
 800dae6:	ea41 0402 	orrne.w	r4, r1, r2
 800daea:	e7cd      	b.n	800da88 <rint+0xa8>
 800daec:	0800e098 	.word	0x0800e098
 800daf0:	000fffff 	.word	0x000fffff
 800daf4:	00000000 	.word	0x00000000

0800daf8 <scalbn>:
 800daf8:	b570      	push	{r4, r5, r6, lr}
 800dafa:	ec55 4b10 	vmov	r4, r5, d0
 800dafe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800db02:	4606      	mov	r6, r0
 800db04:	462b      	mov	r3, r5
 800db06:	b99a      	cbnz	r2, 800db30 <scalbn+0x38>
 800db08:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800db0c:	4323      	orrs	r3, r4
 800db0e:	d036      	beq.n	800db7e <scalbn+0x86>
 800db10:	4b39      	ldr	r3, [pc, #228]	; (800dbf8 <scalbn+0x100>)
 800db12:	4629      	mov	r1, r5
 800db14:	ee10 0a10 	vmov	r0, s0
 800db18:	2200      	movs	r2, #0
 800db1a:	f7f2 fd65 	bl	80005e8 <__aeabi_dmul>
 800db1e:	4b37      	ldr	r3, [pc, #220]	; (800dbfc <scalbn+0x104>)
 800db20:	429e      	cmp	r6, r3
 800db22:	4604      	mov	r4, r0
 800db24:	460d      	mov	r5, r1
 800db26:	da10      	bge.n	800db4a <scalbn+0x52>
 800db28:	a32b      	add	r3, pc, #172	; (adr r3, 800dbd8 <scalbn+0xe0>)
 800db2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db2e:	e03a      	b.n	800dba6 <scalbn+0xae>
 800db30:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800db34:	428a      	cmp	r2, r1
 800db36:	d10c      	bne.n	800db52 <scalbn+0x5a>
 800db38:	ee10 2a10 	vmov	r2, s0
 800db3c:	4620      	mov	r0, r4
 800db3e:	4629      	mov	r1, r5
 800db40:	f7f2 fb9c 	bl	800027c <__adddf3>
 800db44:	4604      	mov	r4, r0
 800db46:	460d      	mov	r5, r1
 800db48:	e019      	b.n	800db7e <scalbn+0x86>
 800db4a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800db4e:	460b      	mov	r3, r1
 800db50:	3a36      	subs	r2, #54	; 0x36
 800db52:	4432      	add	r2, r6
 800db54:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800db58:	428a      	cmp	r2, r1
 800db5a:	dd08      	ble.n	800db6e <scalbn+0x76>
 800db5c:	2d00      	cmp	r5, #0
 800db5e:	a120      	add	r1, pc, #128	; (adr r1, 800dbe0 <scalbn+0xe8>)
 800db60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db64:	da1c      	bge.n	800dba0 <scalbn+0xa8>
 800db66:	a120      	add	r1, pc, #128	; (adr r1, 800dbe8 <scalbn+0xf0>)
 800db68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db6c:	e018      	b.n	800dba0 <scalbn+0xa8>
 800db6e:	2a00      	cmp	r2, #0
 800db70:	dd08      	ble.n	800db84 <scalbn+0x8c>
 800db72:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800db76:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800db7a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800db7e:	ec45 4b10 	vmov	d0, r4, r5
 800db82:	bd70      	pop	{r4, r5, r6, pc}
 800db84:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800db88:	da19      	bge.n	800dbbe <scalbn+0xc6>
 800db8a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800db8e:	429e      	cmp	r6, r3
 800db90:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800db94:	dd0a      	ble.n	800dbac <scalbn+0xb4>
 800db96:	a112      	add	r1, pc, #72	; (adr r1, 800dbe0 <scalbn+0xe8>)
 800db98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d1e2      	bne.n	800db66 <scalbn+0x6e>
 800dba0:	a30f      	add	r3, pc, #60	; (adr r3, 800dbe0 <scalbn+0xe8>)
 800dba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba6:	f7f2 fd1f 	bl	80005e8 <__aeabi_dmul>
 800dbaa:	e7cb      	b.n	800db44 <scalbn+0x4c>
 800dbac:	a10a      	add	r1, pc, #40	; (adr r1, 800dbd8 <scalbn+0xe0>)
 800dbae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d0b8      	beq.n	800db28 <scalbn+0x30>
 800dbb6:	a10e      	add	r1, pc, #56	; (adr r1, 800dbf0 <scalbn+0xf8>)
 800dbb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbbc:	e7b4      	b.n	800db28 <scalbn+0x30>
 800dbbe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dbc2:	3236      	adds	r2, #54	; 0x36
 800dbc4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dbc8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800dbcc:	4620      	mov	r0, r4
 800dbce:	4b0c      	ldr	r3, [pc, #48]	; (800dc00 <scalbn+0x108>)
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	e7e8      	b.n	800dba6 <scalbn+0xae>
 800dbd4:	f3af 8000 	nop.w
 800dbd8:	c2f8f359 	.word	0xc2f8f359
 800dbdc:	01a56e1f 	.word	0x01a56e1f
 800dbe0:	8800759c 	.word	0x8800759c
 800dbe4:	7e37e43c 	.word	0x7e37e43c
 800dbe8:	8800759c 	.word	0x8800759c
 800dbec:	fe37e43c 	.word	0xfe37e43c
 800dbf0:	c2f8f359 	.word	0xc2f8f359
 800dbf4:	81a56e1f 	.word	0x81a56e1f
 800dbf8:	43500000 	.word	0x43500000
 800dbfc:	ffff3cb0 	.word	0xffff3cb0
 800dc00:	3c900000 	.word	0x3c900000

0800dc04 <_init>:
 800dc04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc06:	bf00      	nop
 800dc08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc0a:	bc08      	pop	{r3}
 800dc0c:	469e      	mov	lr, r3
 800dc0e:	4770      	bx	lr

0800dc10 <_fini>:
 800dc10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc12:	bf00      	nop
 800dc14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc16:	bc08      	pop	{r3}
 800dc18:	469e      	mov	lr, r3
 800dc1a:	4770      	bx	lr
