<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/alpha/isa_traits.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/alpha/isa_traits.hh</h1><code>#include &quot;<a class="el" href="ipr_8hh_source.html">arch/alpha/ipr.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="arch_2alpha_2types_8hh_source.html">arch/alpha/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="base_2types_8hh_source.html">base/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="static__inst__fwd_8hh_source.html">cpu/static_inst_fwd.hh</a>&quot;</code><br/>

<p><a href="alpha_2isa__traits_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceLittleEndianGuest.html">LittleEndianGuest</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html">AlphaISA</a></td></tr>
<tr><td colspan="2"><h2>マクロ定義</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="alpha_2isa__traits_8hh.html#aae21ac6833454e7ead9810c372658afc">ISA_HAS_DELAY_SLOT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td colspan="2"><h2>列挙型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558c">InterruptLevels</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca88adb4d39e622bee9138a72de9b75dbf">INTLEVEL_SOFTWARE_MIN</a> =  4, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca42283470a6f9edde0640fe389f0923c0">INTLEVEL_SOFTWARE_MAX</a> =  19, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca5bafe7db9166b1b771927b598c5bdb69">INTLEVEL_EXTERNAL_MIN</a> =  20, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca7ad4f1039bf43f99bcc4646a5a7125c9">INTLEVEL_EXTERNAL_MAX</a> =  34, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca1d59f88cd22bfa77731bd6901a322a28">INTLEVEL_IRQ0</a> =  20, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6f91d7932be0aefa29b9d6c9e73243a6">INTLEVEL_IRQ1</a> =  21, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca3038a9544c77113b06ff7927474bca85">INTINDEX_ETHERNET</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caf7f545d2095c0fbb8a1c2fb3ad8ba947">INTINDEX_SCSI</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558caeffd94245750f2425c81d89d863aef9e">INTLEVEL_IRQ2</a> =  22, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca11505da41aee172a0c93fd2783b608a6">INTLEVEL_IRQ3</a> =  23, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558cac9ef7357d98cc6e509a35b6c9af80d57">INTLEVEL_SERIAL</a> =  33, 
<a class="el" href="namespaceAlphaISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca99ca7f61018446c5139d3d7865a5c634">NumInterruptLevels</a> =  INTLEVEL_EXTERNAL_MAX
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fc">mode_type</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf24dd055e83953a0eac0581789b006d0">mode_kernel</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fca1a153ce3964f86ad65c31804d55305f2">mode_executive</a> =  1, 
<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcaba0f60b6ad51837713241f76e66422c1">mode_supervisor</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fcac1644b8fa5c8123b58d6ca56eda84972">mode_user</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a19269c193c0c4866cdc4e5abd433f9fca83ebd1b275cc6ddc8dfea9c58297859b">mode_number</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba4bf6471bc0cacbced4fb7c20d5b62ed2">LogVMPageSize</a> =  13, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55babe0c83362ff9a394bc07b0e26f089b83">VMPageSize</a> =  (1 &lt;&lt; LogVMPageSize), 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55bab6e27fddecb5ea8a8f85df1cf2f19698">BranchPredAddrShiftAmt</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55badd93150507c751debeaefa48d8a8cfe5">MachineBytes</a> =  8, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba2c71f93071b4020680d196ef87d692be">WordBytes</a> =  4, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba2655c394d414a250fb7613c44cd91e11">HalfwordBytes</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a06fc87d81c62e9abb8790b6e5713c55ba99641f26e588b76bc6abc64c745a5f65">ByteBytes</a> =  1
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aef30743e4d38e3498eb69d368026c8f8">decodeInst</a> (ExtMachInst)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a> = 13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> = ULL(1) &lt;&lt; PageShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#acd1e88c82c4d48223a490f4d235ced74">PageMask</a> = ~(PageBytes - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a51e1064f1269394dc26702651be5061f">PageOffset</a> = PageBytes - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9f060ccda225dfb28dff712695adab46">NPtePageShift</a> = PageShift - PteShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae295358052b4e754e08cd5cd763c212a">NPtePage</a> = ULL(1) &lt;&lt; NPtePageShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a11ac2316fa90081132b648e36e4dd11b">PteMask</a> = NPtePage - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9d54e751f7acdb2ea3b820539047d085">USegBase</a> = ULL(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a42b44a1d23d813c474aef63cd9c7a729">USegEnd</a> = ULL(0x000003ffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#addb273bca2a259dc76f478f53b61ff11">K0SegBase</a> = ULL(0xfffffc0000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#acc102ef1fcdb799119ec7b33af4198f0">K0SegEnd</a> = ULL(0xfffffdffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af3e520006557877e41eafa56b43b35b8">K1SegBase</a> = ULL(0xfffffe0000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1c845959a4414a849c86e1064d650fc7">K1SegEnd</a> = ULL(0xffffffffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8d1e39e0ea757dcc9725c6ccd81dd4c4">NoopMachInst</a> = 0x2ffe0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1c3adbc67ce574fe545e332d3bc677be">HasUnalignedMemAcc</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9faf3aac879cfa867d4ae15d4119c45e">CurThreadInfoImplemented</a> = true</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7e5bf2f33f34327efc1eeccbb0c1141f">CurThreadInfoReg</a> = AlphaISA::IPR_PALtemp23</td></tr>
</table>
<hr/><h2>マクロ定義</h2>
<a class="anchor" id="aae21ac6833454e7ead9810c372658afc"></a><!-- doxytag: member="isa_traits.hh::ISA_HAS_DELAY_SLOT" ref="aae21ac6833454e7ead9810c372658afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISA_HAS_DELAY_SLOT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
