// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module array_0_512x73(	// src/main/scala/utils/SRAMTemplate.scala:76:26
  input  [8:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [72:0] RW0_wdata,
  output [72:0] RW0_rdata
);

  reg [72:0] Memory[0:511];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg [8:0]  _RW0_raddr_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg        _RW0_ren_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg        _RW0_rmode_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  always @(posedge RW0_clk) begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmode & 1'h1)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr] <= RW0_wdata;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
      reg [31:0] _RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `endif // RANDOMIZE_REG_INIT
    reg [95:0] _RANDOM_MEM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        for (logic [9:0] i = 10'h0; i < 10'h200; i += 10'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
          end	// src/main/scala/utils/SRAMTemplate.scala:76:26
          Memory[i[8:0]] = _RANDOM_MEM[72:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        end	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RANDOM = {`RANDOM};	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_raddr_d0 = _RANDOM[8:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_ren_d0 = _RANDOM[9];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_rmode_d0 = _RANDOM[10];	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 73'bx;	// src/main/scala/utils/SRAMTemplate.scala:76:26
endmodule

module SRAMTemplate(	// src/main/scala/utils/SRAMTemplate.scala:68:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:68:7
                reset,	// src/main/scala/utils/SRAMTemplate.scala:68:7
  output        io_r_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_r_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [8:0]  io_r_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [27:0] io_r_resp_data_0_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [1:0]  io_r_resp_data_0__type,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [38:0] io_r_resp_data_0_target,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [2:0]  io_r_resp_data_0_brIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_0_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [8:0]  io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [27:0] io_w_req_bits_data_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [1:0]  io_w_req_bits_data__type,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [38:0] io_w_req_bits_data_target,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [2:0]  io_w_req_bits_data_brIdx	// src/main/scala/utils/SRAMTemplate.scala:70:14
);

  wire [8:0]  setIdx;	// src/main/scala/utils/SRAMTemplate.scala:91:19
  wire        realRen;	// src/main/scala/utils/SRAMTemplate.scala:89:38
  wire        wen;	// src/main/scala/utils/SRAMTemplate.scala:88:52
  wire [72:0] _array_0_ext_RW0_rdata;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg         _resetState;	// src/main/scala/utils/SRAMTemplate.scala:80:30
  reg  [8:0]  _resetSet;	// src/main/scala/chisel3/util/Counter.scala:61:40
  assign wen = io_w_req_valid | _resetState;	// src/main/scala/utils/SRAMTemplate.scala:80:30, :88:52
  assign realRen = io_r_req_valid & ~wen;	// src/main/scala/utils/SRAMTemplate.scala:88:52, :89:{38,41}
  assign setIdx = _resetState ? _resetSet : io_w_req_bits_setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/SRAMTemplate.scala:80:30, :91:19
  reg         rdata_REG;	// src/main/scala/utils/Hold.scala:28:106
  reg  [72:0] rdata_r_0;	// src/main/scala/utils/Hold.scala:23:65
  wire [72:0] _rdata_T_0 = rdata_REG ? _array_0_ext_RW0_rdata : rdata_r_0;	// src/main/scala/utils/Hold.scala:23:{48,65}, :28:106, src/main/scala/utils/SRAMTemplate.scala:76:26
  always @(posedge clock) begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
    if (reset) begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      _resetState <= 1'h1;	// src/main/scala/utils/SRAMTemplate.scala:70:14, :80:30
      _resetSet <= 9'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      rdata_r_0 <= 73'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
    end
    else begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      _resetState <= ~(_resetState & (&_resetSet)) & _resetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/utils/SRAMTemplate.scala:80:30, :82:{24,38}
      if (_resetState)	// src/main/scala/utils/SRAMTemplate.scala:80:30
        _resetSet <= _resetSet + 9'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (rdata_REG)	// src/main/scala/utils/Hold.scala:28:106
        rdata_r_0 <= _array_0_ext_RW0_rdata;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:76:26
    end
    rdata_REG <= realRen;	// src/main/scala/utils/Hold.scala:28:106, src/main/scala/utils/SRAMTemplate.scala:89:38
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:68:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:68:7
        end	// src/main/scala/utils/SRAMTemplate.scala:68:7
        _resetState = _RANDOM[2'h0][0];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
        _resetSet = _RANDOM[2'h0][9:1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
        rdata_REG = _RANDOM[2'h0][10];	// src/main/scala/utils/Hold.scala:28:106, src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
        rdata_r_0 = {_RANDOM[2'h0][31:11], _RANDOM[2'h1], _RANDOM[2'h2][19:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  array_0_512x73 array_0_ext (	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_addr  (wen ? setIdx : io_r_req_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :88:52, :91:19
    .RW0_en    (realRen | wen),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :88:52, :89:38
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/utils/SRAMTemplate.scala:88:52
    .RW0_wdata
      (_resetState
         ? 73'h0
         : {io_w_req_bits_data_tag,
            io_w_req_bits_data__type,
            io_w_req_bits_data_target,
            io_w_req_bits_data_brIdx,
            1'h1}),	// src/main/scala/utils/Hold.scala:23:81, src/main/scala/utils/SRAMTemplate.scala:70:14, :80:30, :92:{22,78}
    .RW0_rdata (_array_0_ext_RW0_rdata)
  );
  assign io_r_req_ready = ~_resetState & ~wen;	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30, :88:52, :89:41, :101:{21,33}
  assign io_r_resp_data_0_tag = _rdata_T_0[72:45];	// src/main/scala/utils/Hold.scala:23:48, src/main/scala/utils/SRAMTemplate.scala:68:7, :98:78
  assign io_r_resp_data_0__type = _rdata_T_0[44:43];	// src/main/scala/utils/Hold.scala:23:48, src/main/scala/utils/SRAMTemplate.scala:68:7, :98:78
  assign io_r_resp_data_0_target = _rdata_T_0[42:4];	// src/main/scala/utils/Hold.scala:23:48, src/main/scala/utils/SRAMTemplate.scala:68:7, :98:78
  assign io_r_resp_data_0_brIdx = _rdata_T_0[3:1];	// src/main/scala/utils/Hold.scala:23:48, src/main/scala/utils/SRAMTemplate.scala:68:7, :98:78
  assign io_r_resp_data_0_valid = _rdata_T_0[0];	// src/main/scala/utils/Hold.scala:23:48, src/main/scala/utils/SRAMTemplate.scala:68:7, :98:78
endmodule

// VCS coverage exclude_file
module pht_512x2(	// src/main/scala/nutcore/frontend/BPU.scala:343:16
  input  [8:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [8:0] R1_addr,
  input        R1_en,
               R1_clk,
  output [1:0] R1_data,
  input  [8:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:511];	// src/main/scala/nutcore/frontend/BPU.scala:343:16
  always @(posedge W0_clk) begin	// src/main/scala/nutcore/frontend/BPU.scala:343:16
    if (W0_en & 1'h1)	// src/main/scala/nutcore/frontend/BPU.scala:343:16
      Memory[W0_addr] <= W0_data;	// src/main/scala/nutcore/frontend/BPU.scala:343:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/nutcore/frontend/BPU.scala:343:16
    reg [31:0] _RANDOM_MEM;	// src/main/scala/nutcore/frontend/BPU.scala:343:16
    initial begin	// src/main/scala/nutcore/frontend/BPU.scala:343:16
      `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/BPU.scala:343:16
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/nutcore/frontend/BPU.scala:343:16
        for (logic [9:0] i = 10'h0; i < 10'h200; i += 10'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/nutcore/frontend/BPU.scala:343:16
          Memory[i[8:0]] = _RANDOM_MEM[1:0];	// src/main/scala/nutcore/frontend/BPU.scala:343:16
        end	// src/main/scala/nutcore/frontend/BPU.scala:343:16
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/nutcore/frontend/BPU.scala:343:16
  assign R1_data = R1_en ? Memory[R1_addr] : 2'bx;	// src/main/scala/nutcore/frontend/BPU.scala:343:16
endmodule

// VCS coverage exclude_file
module ras_16x39(	// src/main/scala/nutcore/frontend/BPU.scala:353:16
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:15];	// src/main/scala/nutcore/frontend/BPU.scala:353:16
  always @(posedge W0_clk) begin	// src/main/scala/nutcore/frontend/BPU.scala:353:16
    if (W0_en & 1'h1)	// src/main/scala/nutcore/frontend/BPU.scala:353:16
      Memory[W0_addr] <= W0_data;	// src/main/scala/nutcore/frontend/BPU.scala:353:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/nutcore/frontend/BPU.scala:353:16
    reg [63:0] _RANDOM_MEM;	// src/main/scala/nutcore/frontend/BPU.scala:353:16
    initial begin	// src/main/scala/nutcore/frontend/BPU.scala:353:16
      `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/BPU.scala:353:16
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/nutcore/frontend/BPU.scala:353:16
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/nutcore/frontend/BPU.scala:353:16
          end	// src/main/scala/nutcore/frontend/BPU.scala:353:16
          Memory[i[3:0]] = _RANDOM_MEM[38:0];	// src/main/scala/nutcore/frontend/BPU.scala:353:16
        end	// src/main/scala/nutcore/frontend/BPU.scala:353:16
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 39'bx;	// src/main/scala/nutcore/frontend/BPU.scala:353:16
endmodule

module BPU_inorder(	// src/main/scala/nutcore/frontend/BPU.scala:280:7
  input         clock,	// src/main/scala/nutcore/frontend/BPU.scala:280:7
                reset,	// src/main/scala/nutcore/frontend/BPU.scala:280:7
                io_in_pc_valid,	// src/main/scala/nutcore/frontend/BPU.scala:281:14
  input  [38:0] io_in_pc_bits,	// src/main/scala/nutcore/frontend/BPU.scala:281:14
  output [38:0] io_out_target,	// src/main/scala/nutcore/frontend/BPU.scala:281:14
  output        io_out_valid,	// src/main/scala/nutcore/frontend/BPU.scala:281:14
  input         io_flush,	// src/main/scala/nutcore/frontend/BPU.scala:281:14
  output [2:0]  io_brIdx,	// src/main/scala/nutcore/frontend/BPU.scala:281:14
  output        io_crosslineJump,	// src/main/scala/nutcore/frontend/BPU.scala:281:14
  input         flushTLB__bore,
                req__bore_valid,
  input  [38:0] req__bore_pc,
  input         req__bore_isMissPredict,
  input  [38:0] req__bore_actualTarget,
  input         req__bore_actualTaken,
  input  [6:0]  req__bore_fuOpType,
  input  [1:0]  req__bore_btbType,
  input         req__bore_isRVC,
                flushBTB__bore
);

  wire        io_out_valid_0;	// src/main/scala/nutcore/frontend/BPU.scala:422:26
  wire [38:0] _ras_ext_R0_data;	// src/main/scala/nutcore/frontend/BPU.scala:353:16
  wire [1:0]  _pht_ext_R0_data;	// src/main/scala/nutcore/frontend/BPU.scala:343:16
  wire [1:0]  _pht_ext_R1_data;	// src/main/scala/nutcore/frontend/BPU.scala:343:16
  wire        _btb_io_r_req_ready;	// src/main/scala/nutcore/frontend/BPU.scala:302:19
  wire [27:0] _btb_io_r_resp_data_0_tag;	// src/main/scala/nutcore/frontend/BPU.scala:302:19
  wire [1:0]  _btb_io_r_resp_data_0__type;	// src/main/scala/nutcore/frontend/BPU.scala:302:19
  wire [38:0] _btb_io_r_resp_data_0_target;	// src/main/scala/nutcore/frontend/BPU.scala:302:19
  wire [2:0]  _btb_io_r_resp_data_0_brIdx;	// src/main/scala/nutcore/frontend/BPU.scala:302:19
  wire        _btb_io_r_resp_data_0_valid;	// src/main/scala/nutcore/frontend/BPU.scala:302:19
  reg         flush;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  [38:0] pcLatch;	// src/main/scala/nutcore/frontend/BPU.scala:319:26
  reg         btbHit_REG;	// src/main/scala/nutcore/frontend/BPU.scala:320:93
  wire        btbHit =
    _btb_io_r_resp_data_0_valid & _btb_io_r_resp_data_0_tag == pcLatch[38:11] & ~flush
    & btbHit_REG & ~(pcLatch[1] & _btb_io_r_resp_data_0_brIdx[0]);	// src/main/scala/nutcore/frontend/BPU.scala:35:65, :302:19, :319:26, :320:{45,76,93,130,133,142,146,162}, src/main/scala/utils/StopWatch.scala:24:20
  wire        crosslineJump = _btb_io_r_resp_data_0_brIdx[2] & btbHit;	// src/main/scala/nutcore/frontend/BPU.scala:302:19, :320:130, :330:{36,40}
  reg         phtResetState;	// src/main/scala/nutcore/frontend/BPU.scala:339:30
  reg  [8:0]  phtResetIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         phtTaken;	// src/main/scala/nutcore/frontend/BPU.scala:345:27
  reg         rasResetState;	// src/main/scala/nutcore/frontend/BPU.scala:349:30
  reg  [3:0]  rasResetIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0]  sp_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [38:0] rasTarget;	// src/main/scala/nutcore/frontend/BPU.scala:356:28
  reg  [1:0]  cnt;	// src/main/scala/nutcore/frontend/BPU.scala:399:20
  reg         reqLatch_valid;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
  reg  [38:0] reqLatch_pc;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
  reg         reqLatch_actualTaken;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
  reg  [6:0]  reqLatch_fuOpType;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
  wire [3:0]  _value_T = sp_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:280:7, :409:57
  wire        _rasWen_T = req__bore_fuOpType == 7'h5C;	// src/main/scala/nutcore/frontend/BPU.scala:411:61
  assign io_out_valid_0 =
    btbHit & (_btb_io_r_resp_data_0__type == 2'h0 ? phtTaken : (|rasTarget));	// src/main/scala/nutcore/frontend/BPU.scala:302:19, :320:130, :335:94, :345:27, :356:28, :422:{26,32,47,91}
  always @(posedge clock) begin	// src/main/scala/nutcore/frontend/BPU.scala:280:7
    if (reset) begin	// src/main/scala/nutcore/frontend/BPU.scala:280:7
      flush <= 1'h0;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, src/main/scala/utils/StopWatch.scala:24:20
      btbHit_REG <= 1'h0;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :320:93
      phtResetState <= 1'h1;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30
      phtResetIdx <= 9'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      rasResetState <= 1'h1;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :349:30
      rasResetIdx <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:280:7
      sp_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:280:7
    end
    else begin	// src/main/scala/nutcore/frontend/BPU.scala:280:7
      flush <= io_flush | ~io_in_pc_valid & flush;	// src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      btbHit_REG <= _btb_io_r_req_ready;	// src/main/scala/nutcore/frontend/BPU.scala:302:19, :320:93
      phtResetState <= ~(phtResetState & (&phtResetIdx)) & phtResetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/nutcore/frontend/BPU.scala:339:30, :341:{25,41}
      if (phtResetState)	// src/main/scala/nutcore/frontend/BPU.scala:339:30
        phtResetIdx <= phtResetIdx + 9'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      rasResetState <= ~(rasResetState & (&rasResetIdx)) & rasResetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/nutcore/frontend/BPU.scala:349:30, :351:{25,41}
      if (rasResetState)	// src/main/scala/nutcore/frontend/BPU.scala:349:30
        rasResetIdx <= rasResetIdx + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/frontend/BPU.scala:280:7
      if (req__bore_valid) begin
        if (_rasWen_T)	// src/main/scala/nutcore/frontend/BPU.scala:411:61
          sp_value <= _value_T;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:409:57
        else if (req__bore_fuOpType == 7'h5E)	// src/main/scala/nutcore/frontend/BPU.scala:415:29
          sp_value <= sp_value - 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:415:72
      end
    end
    if (io_in_pc_valid) begin	// src/main/scala/nutcore/frontend/BPU.scala:281:14
      pcLatch <= io_in_pc_bits;	// src/main/scala/nutcore/frontend/BPU.scala:319:26
      phtTaken <= ~phtResetState & _pht_ext_R0_data[1];	// src/main/scala/nutcore/frontend/BPU.scala:339:30, :343:16, :344:31, :345:27
      rasTarget <= rasResetState ? 39'h0 : _ras_ext_R0_data;	// src/main/scala/nutcore/frontend/BPU.scala:349:30, :353:16, :355:20, :356:28, :359:34
    end
    cnt <= phtResetState ? 2'h0 : _pht_ext_R1_data;	// src/main/scala/nutcore/frontend/BPU.scala:335:94, :339:30, :343:16, :344:31, :399:20
    reqLatch_valid <= req__bore_valid;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
    reqLatch_pc <= req__bore_pc;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
    reqLatch_actualTaken <= req__bore_actualTaken;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
    reqLatch_fuOpType <= req__bore_fuOpType;	// src/main/scala/nutcore/frontend/BPU.scala:400:25
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/frontend/BPU.scala:280:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/BPU.scala:280:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/BPU.scala:280:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/frontend/BPU.scala:280:7
      automatic logic [31:0] _RANDOM[0:7];	// src/main/scala/nutcore/frontend/BPU.scala:280:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/BPU.scala:280:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/BPU.scala:280:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/frontend/BPU.scala:280:7
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// src/main/scala/nutcore/frontend/BPU.scala:280:7
        end	// src/main/scala/nutcore/frontend/BPU.scala:280:7
        flush = _RANDOM[3'h0][0];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, src/main/scala/utils/StopWatch.scala:24:20
        pcLatch = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][7:0]};	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :319:26, src/main/scala/utils/StopWatch.scala:24:20
        btbHit_REG = _RANDOM[3'h1][8];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :319:26, :320:93
        phtResetState = _RANDOM[3'h3][9];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30
        phtResetIdx = _RANDOM[3'h3][18:10];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30
        phtTaken = _RANDOM[3'h3][19];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30, :345:27
        rasResetState = _RANDOM[3'h3][20];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30, :349:30
        rasResetIdx = _RANDOM[3'h3][24:21];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30
        sp_value = _RANDOM[3'h3][28:25];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30
        rasTarget = {_RANDOM[3'h3][31:29], _RANDOM[3'h4], _RANDOM[3'h5][3:0]};	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :339:30, :356:28
        cnt = _RANDOM[3'h5][5:4];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :356:28, :399:20
        reqLatch_valid = _RANDOM[3'h5][6];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :356:28, :400:25
        reqLatch_pc = {_RANDOM[3'h5][31:7], _RANDOM[3'h6][13:0]};	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :356:28, :400:25
        reqLatch_actualTaken = _RANDOM[3'h7][22];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :400:25
        reqLatch_fuOpType = _RANDOM[3'h7][29:23];	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :400:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/BPU.scala:280:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/BPU.scala:280:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate btb (	// src/main/scala/nutcore/frontend/BPU.scala:302:19
    .clock                     (clock),
    .reset                     (reset | flushBTB__bore | flushTLB__bore),	// src/main/scala/nutcore/frontend/BPU.scala:308:29
    .io_r_req_ready            (_btb_io_r_req_ready),
    .io_r_req_valid            (io_in_pc_valid),
    .io_r_req_bits_setIdx      (io_in_pc_bits[10:2]),	// src/main/scala/nutcore/frontend/BPU.scala:35:65
    .io_r_resp_data_0_tag      (_btb_io_r_resp_data_0_tag),
    .io_r_resp_data_0__type    (_btb_io_r_resp_data_0__type),
    .io_r_resp_data_0_target   (_btb_io_r_resp_data_0_target),
    .io_r_resp_data_0_brIdx    (_btb_io_r_resp_data_0_brIdx),
    .io_r_resp_data_0_valid    (_btb_io_r_resp_data_0_valid),
    .io_w_req_valid            (req__bore_isMissPredict & req__bore_valid),	// src/main/scala/nutcore/frontend/BPU.scala:385:43
    .io_w_req_bits_setIdx      (req__bore_pc[10:2]),	// src/main/scala/nutcore/frontend/BPU.scala:35:65
    .io_w_req_bits_data_tag    (req__bore_pc[38:11]),	// src/main/scala/nutcore/frontend/BPU.scala:35:65
    .io_w_req_bits_data__type  (req__bore_btbType),
    .io_w_req_bits_data_target (req__bore_actualTarget),
    .io_w_req_bits_data_brIdx
      ({req__bore_pc[2:0] == 3'h6 & ~req__bore_isRVC,
        req__bore_pc[1],
        ~(req__bore_pc[1])})	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :363:145, :377:{24,31,36,46,49,72}
  );
  pht_512x2 pht_ext (	// src/main/scala/nutcore/frontend/BPU.scala:343:16
    .R0_addr (io_in_pc_bits[10:2]),	// src/main/scala/nutcore/frontend/BPU.scala:35:65
    .R0_en   (1'h1),	// src/main/scala/nutcore/frontend/BPU.scala:280:7
    .R0_clk  (clock),
    .R0_data (_pht_ext_R0_data),
    .R1_addr (req__bore_pc[10:2]),	// src/main/scala/nutcore/frontend/BPU.scala:35:65
    .R1_en   (1'h1),	// src/main/scala/nutcore/frontend/BPU.scala:280:7
    .R1_clk  (clock),
    .R1_data (_pht_ext_R1_data),
    .W0_addr (phtResetState ? phtResetIdx : reqLatch_pc[10:2]),	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:35:65, :339:30, :400:25, :404:19
    .W0_en
      (phtResetState | reqLatch_valid & ~(reqLatch_fuOpType[3])
       & (reqLatch_actualTaken & cnt != 2'h3 | ~reqLatch_actualTaken & (|cnt))),	// src/main/scala/nutcore/backend/fu/ALU.scala:63:{30,35}, src/main/scala/nutcore/frontend/BPU.scala:335:94, :339:30, :399:20, :400:25, :403:{23,31,45,49,56,64}, :406:{34,94}
    .W0_clk  (clock),
    .W0_data (phtResetState ? 2'h0 : reqLatch_actualTaken ? cnt + 2'h1 : cnt - 2'h1)	// src/main/scala/nutcore/frontend/BPU.scala:335:94, :339:30, :399:20, :400:25, :402:{19,31,42}, :405:21
  );
  ras_16x39 ras_ext (	// src/main/scala/nutcore/frontend/BPU.scala:353:16
    .R0_addr (sp_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/nutcore/frontend/BPU.scala:280:7
    .R0_clk  (clock),
    .R0_data (_ras_ext_R0_data),
    .W0_addr (rasResetState ? rasResetIdx : _value_T),	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/frontend/BPU.scala:349:30, :409:{19,57}
    .W0_en   (rasResetState | req__bore_valid & _rasWen_T),	// src/main/scala/nutcore/frontend/BPU.scala:349:30, :411:{30,44,61}
    .W0_clk  (clock),
    .W0_data
      (rasResetState ? 39'h0 : req__bore_pc + {36'h0, req__bore_isRVC ? 3'h2 : 3'h4})	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :349:30, :359:34, :410:{21,49,54}
  );
  assign io_out_target =
    (&_btb_io_r_resp_data_0__type) ? rasTarget : _btb_io_r_resp_data_0_target;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :302:19, :356:28, :418:{23,38}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :422:26
  assign io_brIdx = {crosslineJump, {2{io_out_valid_0}}} & _btb_io_r_resp_data_0_brIdx;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :302:19, :330:40, :335:94, :421:30, :422:26
  assign io_crosslineJump = crosslineJump;	// src/main/scala/nutcore/frontend/BPU.scala:280:7, :330:40
endmodule

module IFU_inorder(	// src/main/scala/nutcore/frontend/IFU.scala:309:7
  input         clock,	// src/main/scala/nutcore/frontend/IFU.scala:309:7
                reset,	// src/main/scala/nutcore/frontend/IFU.scala:309:7
                io_imem_req_ready,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output        io_imem_req_valid,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output [38:0] io_imem_req_bits_addr,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output [81:0] io_imem_req_bits_user,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output        io_imem_resp_ready,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  input         io_imem_resp_valid,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  input  [63:0] io_imem_resp_bits_rdata,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  input  [81:0] io_imem_resp_bits_user,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  input         io_out_ready,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output        io_out_valid,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output [63:0] io_out_bits_instr,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output [38:0] io_out_bits_pc,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
                io_out_bits_pnpc,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output        io_out_bits_exceptionVec_12,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output [3:0]  io_out_bits_brIdx,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  input  [38:0] io_redirect_target,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  input         io_redirect_valid,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  output [3:0]  io_flushVec,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
  input         io_ipf,	// src/main/scala/nutcore/frontend/IFU.scala:310:14
                bp1_flushTLB__bore,
                bp1_req__bore_valid,
  input  [38:0] bp1_req__bore_pc,
  input         bp1_req__bore_isMissPredict,
  input  [38:0] bp1_req__bore_actualTarget,
  input         bp1_req__bore_actualTaken,
  input  [6:0]  bp1_req__bore_fuOpType,
  input  [1:0]  bp1_req__bore_btbType,
  input         bp1_req__bore_isRVC,
                bp1_flushBTB__bore
);

  wire [38:0] _bp1_io_out_target;	// src/main/scala/nutcore/frontend/IFU.scala:326:19
  wire        _bp1_io_out_valid;	// src/main/scala/nutcore/frontend/IFU.scala:326:19
  wire [2:0]  _bp1_io_brIdx;	// src/main/scala/nutcore/frontend/IFU.scala:326:19
  wire        _bp1_io_crosslineJump;	// src/main/scala/nutcore/frontend/IFU.scala:326:19
  wire        _GEN = io_redirect_valid;	// src/main/scala/nutcore/frontend/IFU.scala:394:33
  reg  [38:0] pc;	// src/main/scala/nutcore/frontend/IFU.scala:322:19
  wire        _bp1_io_in_pc_valid_T = io_imem_req_ready & io_out_ready;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire [38:0] _snpc_T_1 = pc + 39'h2;	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :324:28
  wire [38:0] _snpc_T_3 = pc + 39'h4;	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :324:38
  reg         crosslineJumpLatch;	// src/main/scala/nutcore/frontend/IFU.scala:329:35
  reg  [38:0] crosslineJumpTarget;	// src/main/scala/nutcore/frontend/IFU.scala:333:38
  wire        _GEN_0 = ~_bp1_io_out_valid | _bp1_io_crosslineJump;	// src/main/scala/nutcore/frontend/IFU.scala:326:19, :340:104
  wire [38:0] npc =
    io_redirect_valid
      ? io_redirect_target
      : crosslineJumpLatch
          ? crosslineJumpTarget
          : _GEN_0 ? (pc[1] ? _snpc_T_1 : _snpc_T_3) : _bp1_io_out_target;	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :324:{17,20,28,38}, :326:19, :329:35, :333:38, :340:{16,59,104}
  wire        io_imem_resp_ready_0 = io_out_ready | io_redirect_valid;	// src/main/scala/nutcore/frontend/IFU.scala:374:38
  reg         r;	// src/main/scala/utils/StopWatch.scala:24:20
  always @(posedge clock) begin	// src/main/scala/nutcore/frontend/IFU.scala:309:7
    if (reset) begin	// src/main/scala/nutcore/frontend/IFU.scala:309:7
      pc <= 39'h80000000;	// src/main/scala/nutcore/frontend/IFU.scala:322:19
      crosslineJumpLatch <= 1'h0;	// src/main/scala/nutcore/frontend/IFU.scala:329:35
      r <= 1'h0;	// src/main/scala/nutcore/frontend/IFU.scala:329:35, src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/nutcore/frontend/IFU.scala:309:7
      automatic logic pcUpdate = io_redirect_valid | _bp1_io_in_pc_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/IFU.scala:323:36
      if (pcUpdate) begin	// src/main/scala/nutcore/frontend/IFU.scala:323:36
        if (io_redirect_valid)	// src/main/scala/nutcore/frontend/IFU.scala:310:14
          pc <= io_redirect_target;	// src/main/scala/nutcore/frontend/IFU.scala:322:19
        else if (crosslineJumpLatch)	// src/main/scala/nutcore/frontend/IFU.scala:329:35
          pc <= crosslineJumpTarget;	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :333:38
        else if (_GEN_0) begin	// src/main/scala/nutcore/frontend/IFU.scala:340:104
          if (pc[1])	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :324:20
            pc <= _snpc_T_1;	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :324:28
          else	// src/main/scala/nutcore/frontend/IFU.scala:324:20
            pc <= _snpc_T_3;	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :324:38
        end
        else	// src/main/scala/nutcore/frontend/IFU.scala:340:104
          pc <= _bp1_io_out_target;	// src/main/scala/nutcore/frontend/IFU.scala:322:19, :326:19
      end
      if (pcUpdate | io_redirect_valid)	// src/main/scala/nutcore/frontend/IFU.scala:323:36, :330:17
        crosslineJumpLatch <=
          ~io_redirect_valid & _bp1_io_crosslineJump & ~crosslineJumpLatch;	// src/main/scala/nutcore/frontend/IFU.scala:326:19, :329:35, :331:{30,71}
      r <= ~(io_imem_resp_ready_0 & io_imem_resp_valid) & (io_out_ready | r);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/IFU.scala:374:38, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
    end
    if (_bp1_io_crosslineJump)	// src/main/scala/nutcore/frontend/IFU.scala:326:19
      crosslineJumpTarget <= _bp1_io_out_target;	// src/main/scala/nutcore/frontend/IFU.scala:326:19, :333:38
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/frontend/IFU.scala:309:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/IFU.scala:309:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/IFU.scala:309:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/frontend/IFU.scala:309:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/nutcore/frontend/IFU.scala:309:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/IFU.scala:309:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/IFU.scala:309:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/frontend/IFU.scala:309:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/frontend/IFU.scala:309:7
        end	// src/main/scala/nutcore/frontend/IFU.scala:309:7
        pc = {_RANDOM[2'h0], _RANDOM[2'h1][6:0]};	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :322:19
        crosslineJumpLatch = _RANDOM[2'h1][7];	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :322:19, :329:35
        crosslineJumpTarget = {_RANDOM[2'h1][31:8], _RANDOM[2'h2][14:0]};	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :322:19, :333:38
        r = _RANDOM[2'h2][15];	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :333:38, src/main/scala/utils/StopWatch.scala:24:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/IFU.scala:309:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/IFU.scala:309:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BPU_inorder bp1 (	// src/main/scala/nutcore/frontend/IFU.scala:326:19
    .clock                   (clock),
    .reset                   (reset),
    .io_in_pc_valid          (_bp1_io_in_pc_valid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_in_pc_bits           (npc),	// src/main/scala/nutcore/frontend/IFU.scala:340:16
    .io_out_target           (_bp1_io_out_target),
    .io_out_valid            (_bp1_io_out_valid),
    .io_flush                (io_redirect_valid),
    .io_brIdx                (_bp1_io_brIdx),
    .io_crosslineJump        (_bp1_io_crosslineJump),
    .flushTLB__bore          (bp1_flushTLB__bore),
    .req__bore_valid         (bp1_req__bore_valid),
    .req__bore_pc            (bp1_req__bore_pc),
    .req__bore_isMissPredict (bp1_req__bore_isMissPredict),
    .req__bore_actualTarget  (bp1_req__bore_actualTarget),
    .req__bore_actualTaken   (bp1_req__bore_actualTaken),
    .req__bore_fuOpType      (bp1_req__bore_fuOpType),
    .req__bore_btbType       (bp1_req__bore_btbType),
    .req__bore_isRVC         (bp1_req__bore_isRVC),
    .flushBTB__bore          (bp1_flushBTB__bore)
  );
  assign io_imem_req_valid = io_out_ready;	// src/main/scala/nutcore/frontend/IFU.scala:309:7
  assign io_imem_req_bits_addr = {pc[38:1], 1'h0};	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :322:19, :329:35, :370:{36,39}
  assign io_imem_req_bits_user =
    {~(io_redirect_valid | crosslineJumpLatch)
       & (_bp1_io_crosslineJump | ~_bp1_io_out_valid),
     io_redirect_valid ? 3'h0 : _bp1_io_brIdx,
     npc,
     pc};	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :322:19, :326:19, :329:35, :340:16, :341:{21,54,87,114}, :349:29, :371:82
  assign io_imem_resp_ready = io_imem_resp_ready_0;	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :374:38
  assign io_out_valid = io_imem_resp_valid & ~io_redirect_valid;	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :391:{38,41}
  assign io_out_bits_instr = io_imem_resp_bits_rdata;	// src/main/scala/nutcore/frontend/IFU.scala:309:7
  assign io_out_bits_pc = io_imem_resp_bits_user[38:0];	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :386:24
  assign io_out_bits_pnpc = io_imem_resp_bits_user[77:39];	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :387:26
  assign io_out_bits_exceptionVec_12 = io_ipf;	// src/main/scala/nutcore/frontend/IFU.scala:309:7
  assign io_out_bits_brIdx = io_imem_resp_bits_user[81:78];	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :388:27
  assign io_flushVec = {4{io_redirect_valid}};	// src/main/scala/nutcore/frontend/IFU.scala:309:7, :367:21
endmodule

module NaiveRVCAlignBuffer(	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
  input         clock,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
                reset,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
  output        io_in_ready,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  input         io_in_valid,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  input  [63:0] io_in_bits_instr,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  input  [38:0] io_in_bits_pc,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
                io_in_bits_pnpc,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  input         io_in_bits_exceptionVec_12,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  input  [3:0]  io_in_bits_brIdx,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  input         io_out_ready,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  output        io_out_valid,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  output [63:0] io_out_bits_instr,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  output [38:0] io_out_bits_pc,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
                io_out_bits_pnpc,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  output        io_out_bits_exceptionVec_12,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  output [3:0]  io_out_bits_brIdx,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  output        io_out_bits_crossPageIPFFix,	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
  input         io_flush	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
);

  wire [38:0]      pcOut;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:98:18, :102:15
  wire [31:0]      instr;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:90:15
  reg  [1:0]       state;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22
  reg  [2:0]       pcOffsetR;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:40:26
  wire [2:0]       pcOffset = (|state) ? pcOffsetR : io_in_bits_pc[2:0];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :40:26, :41:{21,28,53}
  wire             _rvcNext_T_5 = pcOffset == 3'h4;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :41:21, :48:72
  wire             _rvcForceLoadNext_T = pcOffset == 3'h2;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:41:21, :48:116, :107:38
  wire             _rvcSpecialJump_T = pcOffset == 3'h6;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:41:21, :48:159
  wire             rvcFinish =
    ~(|pcOffset) & ((&(instr[1:0])) | io_in_bits_brIdx[0]) | _rvcNext_T_5
    & ((&(instr[1:0])) | io_in_bits_brIdx[0]) | _rvcForceLoadNext_T
    & (~(&(instr[1:0])) | io_in_bits_brIdx[1]) | _rvcSpecialJump_T & ~(&(instr[1:0]));	// src/main/scala/nutcore/frontend/NaiveIBF.scala:34:{20,26}, :41:21, :48:{28,36,47,55,72,80,91,116,124,134,142,147,159,167}, :90:15
  wire             rvcNext =
    ~(|pcOffset) & ~(&(instr[1:0])) & ~(io_in_bits_brIdx[0]) | _rvcNext_T_5
    & ~(&(instr[1:0])) & ~(io_in_bits_brIdx[0]) | _rvcForceLoadNext_T & (&(instr[1:0]))
    & ~(io_in_bits_brIdx[1]);	// src/main/scala/nutcore/frontend/NaiveIBF.scala:34:{20,26}, :41:21, :48:{28,55,72,116,142}, :51:{34,47,78,91,102,132,135}, :90:15
  wire             rvcSpecial =
    _rvcSpecialJump_T & (&(instr[1:0])) & ~(io_in_bits_brIdx[2]);	// src/main/scala/nutcore/frontend/NaiveIBF.scala:34:{20,26}, :48:159, :52:{47,50,56}, :90:15
  wire             rvcSpecialJump =
    _rvcSpecialJump_T & (&(instr[1:0])) & io_in_bits_brIdx[2];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:34:{20,26}, :48:159, :52:56, :53:51, :90:15
  wire             _loadNextInstline_T_1 = state == 2'h1;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :57:45
  `ifndef SYNTHESIS	// src/main/scala/nutcore/frontend/NaiveIBF.scala:59:9
    always @(posedge clock) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:59:9
      if (~reset & (~(|state) | _loadNextInstline_T_1) & rvcSpecial & io_in_valid
          & ~(io_in_bits_brIdx[3])) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :41:28, :52:47, :54:24, :57:{36,45,90}, :59:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:59:9
          $fwrite(32'h80000002, "Assertion failed\n    at NaiveIBF.scala:59 assert(!flushIFU)\n");	// src/main/scala/nutcore/frontend/NaiveIBF.scala:59:9
        if (`STOP_COND_)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:59:9
          $fatal;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:59:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [38:0]      specialPCR;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23
  reg  [38:0]      specialNPCR;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:65:24
  reg  [15:0]      specialInstR;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:66:25
  reg              specialIPFR;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:67:28
  wire             rvcForceLoadNext =
    _rvcForceLoadNext_T & (&(instr[1:0])) & io_in_bits_pnpc[2:0] == 3'h4
    & ~(io_in_bits_brIdx[1]);	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :34:{20,26}, :48:{116,142}, :69:{72,78,86,89}, :90:15
  wire             _io_out_bits_crossPageIPFFix_T_1 = state == 2'h2;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :90:23
  assign instr =
    _io_out_bits_crossPageIPFFix_T_1 | (&state)
      ? {io_in_bits_instr[15:0], specialInstR}
      : ((|pcOffset) ? 32'h0 : io_in_bits_instr[31:0])
        | (pcOffset == 3'h2 ? io_in_bits_instr[47:16] : 32'h0)
        | (pcOffset == 3'h4 ? io_in_bits_instr[63:32] : 32'h0)
        | (pcOffset == 3'h6 ? {16'h0, io_in_bits_instr[63:48]} : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :41:21, :42:19, :48:{28,159}, :66:25, :90:{15,23,38,47,73,80}, :91:23, :92:23, :93:23, :94:23, :107:38, src/main/scala/utils/LookupTree.scala:24:34
  wire             _GEN = state == 2'h1;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :98:18
  wire             _GEN_0 = state == 2'h2;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :98:18
  wire [3:0][38:0] _GEN_1 =
    {{specialPCR}, {specialPCR}, {{io_in_bits_pc[38:3], pcOffsetR}}, {39'h0}};	// src/main/scala/nutcore/frontend/NaiveIBF.scala:40:26, :62:23, :64:23, :68:37, :98:18, :126:{15,21}, :149:15, :161:15
  wire [38:0]      _GEN_2 = _GEN_1[state];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :62:23, :98:18, :126:15, :149:15, :161:15
  assign pcOut = (|state) ? _GEN_2 : io_in_bits_pc;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :41:28, :98:18, :102:15, :126:15
  wire [3:0][38:0] _GEN_3 =
    {{specialNPCR},
     {specialPCR + 39'h4},
     {rvcFinish ? io_in_bits_pnpc : (&(instr[1:0])) ? pcOut + 39'h4 : pcOut + 39'h2},
     {39'h0}};	// src/main/scala/nutcore/frontend/NaiveIBF.scala:34:{20,26}, :48:147, :62:23, :63:25, :64:23, :65:24, :90:15, :98:18, :102:15, :103:{76,95}, :127:{17,23,55,68,79}, :150:{17,31}, :162:17
  wire [38:0]      pnpcOut =
    (|state)
      ? _GEN_3[state]
      : rvcFinish
          ? io_in_bits_pnpc
          : (&(instr[1:0])) ? io_in_bits_pc + 39'h4 : io_in_bits_pc + 39'h2;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:34:{20,26}, :39:22, :41:28, :48:147, :63:25, :90:15, :98:18, :103:{17,23,55,76,95}, :127:17, :150:17, :162:17
  wire             io_out_valid_0 =
    io_in_valid
    & ((|state)
         ? (_GEN ? rvcFinish | rvcNext : (_GEN_0 | (&state)) & io_in_valid)
         : rvcFinish | rvcNext);	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :41:28, :44:23, :48:147, :51:102, :62:23, :98:18, :100:{15,28}, :124:{15,28}, :149:15, :152:15, :161:15, :164:15, :187:31
  always @(posedge clock) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
    automatic logic _GEN_4;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:109:25
    automatic logic _GEN_5;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:115:29
    automatic logic _GEN_6;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :98:18, :109:40, :111:22, :115:44, :117:22, :133:40, :135:22, :139:44, :141:22
    automatic logic _GEN_7;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :97:18, :98:18
    _GEN_4 = rvcSpecial & io_in_valid;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:52:47, :109:25
    _GEN_5 = rvcSpecialJump & io_in_valid;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:53:51, :115:29
    _GEN_6 = ~(|state) | _GEN;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :41:28, :64:23, :98:18, :109:40, :111:22, :115:44, :117:22, :133:40, :135:22, :139:44, :141:22
    _GEN_7 = io_flush | ~(_GEN_6 & (_GEN_5 | _GEN_4));	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :97:18, :98:18, :109:{25,40}, :111:22, :115:{29,44}, :117:22, :133:40, :135:22, :139:44, :141:22
    if (reset) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
      state <= 2'h0;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
      pcOffsetR <= 3'h0;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :40:26
      specialIPFR <= 1'h0;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:40:26, :67:28
    end
    else begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
      if (io_flush)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
        state <= 2'h0;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
      else begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
        automatic logic _GEN_8;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        automatic logic _GEN_9;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:105:26
        _GEN_8 = io_out_ready & io_out_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/NaiveIBF.scala:187:31
        _GEN_9 = _GEN_8 & rvcNext;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/NaiveIBF.scala:51:102, :105:26
        if (_GEN_6) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :98:18, :109:40, :111:22, :115:44, :117:22, :133:40, :135:22, :139:44, :141:22
          if (_GEN_5)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:115:29
            state <= 2'h3;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
          else if (_GEN_4)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:109:25
            state <= 2'h2;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
          else if (_GEN_9)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:105:26
            state <= 2'h1;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
          else if (_GEN_8 & rvcFinish)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/NaiveIBF.scala:48:147, :104:26
            state <= 2'h0;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
        end
        else if (_GEN_0) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:98:18
          if (_GEN_8)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 2'h1;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
        end
        else if ((&state) & _GEN_8)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :98:18, :166:26, :167:17
          state <= 2'h0;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
        if (|state) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :41:28
          if (_GEN) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:98:18
            if (_GEN_9)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:105:26
              pcOffsetR <= pcOffset + ((&(instr[1:0])) ? 3'h4 : 3'h2);	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :34:{20,26}, :40:26, :41:21, :90:15, :107:38, :131:{33,38}
          end
          else if (_GEN_0 & _GEN_8)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/NaiveIBF.scala:40:26, :98:18, :154:26, :156:21
            pcOffsetR <= 3'h2;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:40:26, :107:38
        end
        else if (_GEN_9)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:105:26
          pcOffsetR <= pcOffset + ((&(instr[1:0])) ? 3'h4 : 3'h2);	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :34:{20,26}, :40:26, :41:21, :90:15, :107:{33,38}
      end
      if (_GEN_7) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :67:28, :97:18, :98:18
      end
      else	// src/main/scala/nutcore/frontend/NaiveIBF.scala:67:28, :97:18, :98:18
        specialIPFR <= io_in_bits_exceptionVec_12;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:67:28
    end
    if (_GEN_7) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :97:18, :98:18
    end
    else if (|state)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :41:28
      specialPCR <= _GEN_2;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :98:18, :126:15
    else	// src/main/scala/nutcore/frontend/NaiveIBF.scala:41:28
      specialPCR <= io_in_bits_pc;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23
    if (io_flush | ~(_GEN_6 & _GEN_5)) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:64:23, :65:24, :97:18, :98:18, :109:40, :111:22, :115:{29,44}, :117:22, :118:23, :133:40, :135:22, :139:44, :141:22, :142:23
    end
    else	// src/main/scala/nutcore/frontend/NaiveIBF.scala:65:24, :97:18, :98:18
      specialNPCR <= io_in_bits_pnpc;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:65:24
    if (io_flush) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:27:14
    end
    else if (|state) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:39:22, :41:28
      if (_GEN) begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:98:18
        if (_GEN_5)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:115:29
          specialInstR <= io_in_bits_instr[63:48];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:66:25, :143:43
        else if (_GEN_4)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:109:25
          specialInstR <= io_in_bits_instr[63:48];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:66:25, :136:43
      end
    end
    else if (_GEN_5)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:115:29
      specialInstR <= io_in_bits_instr[63:48];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:66:25, :119:43
    else if (_GEN_4)	// src/main/scala/nutcore/frontend/NaiveIBF.scala:109:25
      specialInstR <= io_in_bits_instr[63:48];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:66:25, :112:43
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
        end	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
        state = _RANDOM[2'h0][1:0];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22
        pcOffsetR = _RANDOM[2'h0][4:2];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :40:26
        specialPCR = {_RANDOM[2'h0][31:5], _RANDOM[2'h1][11:0]};	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :64:23
        specialNPCR = {_RANDOM[2'h1][31:12], _RANDOM[2'h2][18:0]};	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :64:23, :65:24
        specialInstR = {_RANDOM[2'h2][31:19], _RANDOM[2'h3][2:0]};	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :65:24, :66:25
        specialIPFR = _RANDOM[2'h3][3];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :66:25, :67:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready =
    ~io_in_valid | io_out_ready & io_out_valid_0
    & ((|state)
         ? (_GEN ? rvcFinish | rvcForceLoadNext : ~_GEN_0 & (&state))
         : rvcFinish | rvcForceLoadNext) | (~(|state) | _loadNextInstline_T_1)
    & (rvcSpecial | rvcSpecialJump) & io_in_valid & io_in_bits_brIdx[3];	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :41:28, :48:147, :52:47, :53:51, :54:24, :57:45, :60:{44,81,115}, :69:86, :98:18, :101:{15,28}, :125:{15,28}, :153:15, :187:31, :188:{19,48,58}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :187:31
  assign io_out_bits_instr = {32'h0, instr};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :90:15, :184:21
  assign io_out_bits_pc = pcOut;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :98:18, :102:15
  assign io_out_bits_pnpc = pnpcOut;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :98:18, :103:17
  assign io_out_bits_exceptionVec_12 =
    io_in_bits_exceptionVec_12 | specialIPFR
    & ((&state) | _io_out_bits_crossPageIPFFix_T_1);	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :67:28, :90:{23,47}, :191:{87,102,133}
  assign io_out_bits_brIdx =
    {3'h0,
     ~(pnpcOut == pcOut + 39'h4 & (&(instr[1:0])) | pnpcOut == pcOut + 39'h2
       & ~(&(instr[1:0])))};	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :34:{20,26}, :40:26, :59:9, :90:15, :98:18, :102:15, :103:{17,76,95}, :185:{21,27,37,46,51,62,74,83,88}
  assign io_out_bits_crossPageIPFFix =
    io_in_bits_exceptionVec_12 & ((&state) | _io_out_bits_crossPageIPFFix_T_1)
    & ~specialIPFR;	// src/main/scala/nutcore/frontend/NaiveIBF.scala:26:7, :39:22, :67:28, :90:{23,47}, :192:{105,130,133}
endmodule

module Decoder(	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  output        io_in_ready,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  input         io_in_valid,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  input  [63:0] io_in_bits_instr,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  input  [38:0] io_in_bits_pc,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_in_bits_pnpc,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  input         io_in_bits_exceptionVec_12,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  input  [3:0]  io_in_bits_brIdx,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  input         io_in_bits_crossPageIPFFix,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_ready,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output        io_out_valid,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [63:0] io_out_bits_cf_instr,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [38:0] io_out_bits_cf_pc,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_pnpc,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output        io_out_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_0,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_1,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_2,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_3,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_4,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_5,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_6,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_7,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_8,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_9,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_10,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_cf_intrVec_11,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [3:0]  io_out_bits_cf_brIdx,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output        io_out_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_ctrl_src1Type,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_ctrl_src2Type,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [2:0]  io_out_bits_ctrl_fuType,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [6:0]  io_out_bits_ctrl_fuOpType,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [4:0]  io_out_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
                io_out_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output        io_out_bits_ctrl_rfWen,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [4:0]  io_out_bits_ctrl_rfDest,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output        io_out_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output [63:0] io_out_bits_data_imm,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  output        io_isWFI,	// src/main/scala/nutcore/frontend/IDU.scala:27:14
  input         vmEnable__bore,
  input  [11:0] intrVec__bore
);

  wire        io_out_bits_cf_exceptionVec_1_0;	// src/main/scala/nutcore/frontend/IDU.scala:181:98
  wire [9:0]  _GEN = {io_in_bits_instr[14:12], io_in_bits_instr[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_1 = _GEN == 10'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [15:0] _GEN_0 =
    {io_in_bits_instr[31:26], io_in_bits_instr[14:12], io_in_bits_instr[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_3 = _GEN_0 == 16'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_5 = _GEN == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_7 = _GEN == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_9 = _GEN == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_11 = _GEN_0 == 16'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_13 = _GEN == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_15 = _GEN == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_17 = _GEN_0 == 16'h4293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0] _GEN_1 =
    {io_in_bits_instr[31:25], io_in_bits_instr[14:12], io_in_bits_instr[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_19 = _GEN_1 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_21 = _GEN_1 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_23 = _GEN_1 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_25 = _GEN_1 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_27 = _GEN_1 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_29 = _GEN_1 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_31 = _GEN_1 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_33 = _GEN_1 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_35 = _GEN_1 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_37 = _GEN_1 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_39 = io_in_bits_instr[6:0] == 7'h17;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_41 = io_in_bits_instr[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/nutcore/frontend/IDU.scala:141:47
  wire        _decodeList_T_43 = io_in_bits_instr[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_45 = _GEN == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_47 = _GEN == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_49 = _GEN == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_51 = _GEN == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_53 = _GEN == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_55 = _GEN == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_57 = _GEN == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_59 = _GEN == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_61 = _GEN == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_63 = _GEN == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_65 = _GEN == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_67 = _GEN == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_69 = _GEN == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_71 = _GEN == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_73 = _GEN == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_75 = _GEN == 10'h1B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_77 = _GEN_1 == 17'h9B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_79 = _GEN_1 == 17'h29B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_81 = _GEN_1 == 17'h829B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_83 = _GEN_1 == 17'hBB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_85 = _GEN_1 == 17'h2BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_87 = _GEN_1 == 17'h82BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_89 = _GEN_1 == 17'h3B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_91 = _GEN_1 == 17'h803B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_93 = _GEN == 10'h303;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_95 = _GEN == 10'h183;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_97 = _GEN == 10'h1A3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_99 = _GEN == 10'h6B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_101 = _GEN_1 == 17'h433;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_103 = _GEN_1 == 17'h4B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_105 = _GEN_1 == 17'h533;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_107 = _GEN_1 == 17'h5B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_109 = _GEN_1 == 17'h633;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_111 = _GEN_1 == 17'h6B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_113 = _GEN_1 == 17'h733;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_115 = _GEN_1 == 17'h7B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_117 = _GEN_1 == 17'h43B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_119 = _GEN_1 == 17'h63B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_121 = _GEN_1 == 17'h6BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_123 = _GEN_1 == 17'h73B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_125 = _GEN_1 == 17'h7BB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_127 = io_in_bits_instr[31:0] == 32'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/utils/BitUtils.scala:42:46
  wire [4:0]  _GEN_2 = {io_in_bits_instr[15:13], io_in_bits_instr[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_131 = _GEN_2 == 5'h8;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_133 = _GEN_2 == 5'hC;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_135 = _GEN_2 == 5'h18;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_137 = _GEN_2 == 5'h1C;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [9:0]  _GEN_3 =
    {io_in_bits_instr[15:13], io_in_bits_instr[11:7], io_in_bits_instr[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_139 = _GEN_3 == 10'h1;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _decodeList_T_141 = _GEN_2 == 5'h1;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_143 = _GEN_2 == 5'h5;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_145 = _GEN_2 == 5'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_147 = _GEN_3 == 10'h189;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_149 = _GEN_2 == 5'hD;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [6:0]  _GEN_4 =
    {io_in_bits_instr[15:13], io_in_bits_instr[11:10], io_in_bits_instr[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_151 = _GEN_4 == 7'h41;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_153 = _GEN_4 == 7'h45;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_155 = _GEN_4 == 7'h49;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [9:0]  _GEN_5 =
    {io_in_bits_instr[15:10], io_in_bits_instr[6:5], io_in_bits_instr[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_157 = _GEN_5 == 10'h231;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_159 = _GEN_5 == 10'h235;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_161 = _GEN_5 == 10'h239;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_163 = _GEN_5 == 10'h23D;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_165 = _GEN_5 == 10'h271;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_167 = _GEN_5 == 10'h275;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_169 = _GEN_2 == 5'h15;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_171 = _GEN_2 == 5'h19;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_173 = _GEN_2 == 5'h1D;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_175 = _GEN_2 == 5'h2;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_177 = _GEN_2 == 5'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_179 = _GEN_2 == 5'hE;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [10:0] _GEN_6 = {io_in_bits_instr[15:12], io_in_bits_instr[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_181 = _GEN_6 == 11'h402;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [5:0]  _GEN_7 = {io_in_bits_instr[15:12], io_in_bits_instr[1:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_183 = _GEN_7 == 6'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_185 = io_in_bits_instr[15:0] == 16'h9002;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_187 = _GEN_6 == 11'h482;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_189 = _GEN_7 == 6'h26;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _decodeList_T_191 = _GEN_2 == 5'h1A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_193 = _GEN_2 == 5'h1E;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_195 = io_in_bits_instr[31:0] == 32'h73;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_197 = io_in_bits_instr[31:0] == 32'h100073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_199 = io_in_bits_instr[31:0] == 32'h30200073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_201 = _GEN == 10'hF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_203 = io_in_bits_instr[31:0] == 32'h10500073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_205 = io_in_bits_instr[31:0] == 32'h10200073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_207 =
    {io_in_bits_instr[31:25], io_in_bits_instr[14:0]} == 22'h48073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [19:0] _GEN_8 =
    {io_in_bits_instr[31:27],
     io_in_bits_instr[24:20],
     io_in_bits_instr[14:12],
     io_in_bits_instr[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_209 = _GEN_8 == 20'h101AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_211 = _GEN_8 == 20'h1012F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [14:0] _GEN_9 =
    {io_in_bits_instr[31:27], io_in_bits_instr[14:12], io_in_bits_instr[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_213 = _GEN_9 == 15'hDAF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_215 = _GEN_9 == 15'hD2F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [13:0] _GEN_10 =
    {io_in_bits_instr[31:27], io_in_bits_instr[14:13], io_in_bits_instr[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_217 = _GEN_10 == 14'h2AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_219 = _GEN_10 == 14'hAF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_221 = _GEN_10 == 14'h8AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_223 = _GEN_10 == 14'h18AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_225 = _GEN_10 == 14'h10AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_227 = _GEN_10 == 14'h20AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_229 = _GEN_10 == 14'h28AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_231 = _GEN_10 == 14'h30AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_233 = _GEN_10 == 14'h38AF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_235 = _GEN == 10'hF3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_237 = _GEN == 10'h173;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_239 = _GEN == 10'h1F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_241 = _GEN == 10'h2F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_243 = _GEN == 10'h373;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_245 = _GEN == 10'h3F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _decodeList_T_494 = io_in_bits_instr[31:0] == 32'h100F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [2:0]  _GEN_11 = {2'h0, _decodeList_T_494};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/nutcore/frontend/IDU.scala:111:37
  wire        _GEN_12 =
    _decodeList_T_235 | _decodeList_T_237 | _decodeList_T_239 | _decodeList_T_241
    | _decodeList_T_243 | _decodeList_T_245;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_13 =
    _decodeList_T_217 | _decodeList_T_219 | _decodeList_T_221 | _decodeList_T_223
    | _decodeList_T_225 | _decodeList_T_227 | _decodeList_T_229 | _decodeList_T_231
    | _decodeList_T_233;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_14 = _decodeList_T_213 | _decodeList_T_215;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_15 = _decodeList_T_209 | _decodeList_T_211;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_16 = _decodeList_T_195 | _decodeList_T_197 | _decodeList_T_199;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_17 = _decodeList_T_191 | _decodeList_T_193;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_18 = _decodeList_T_135 | _decodeList_T_137;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_19 =
    _decodeList_T_101 | _decodeList_T_103 | _decodeList_T_105 | _decodeList_T_107
    | _decodeList_T_109 | _decodeList_T_111 | _decodeList_T_113 | _decodeList_T_115
    | _decodeList_T_117 | _decodeList_T_119 | _decodeList_T_121 | _decodeList_T_123
    | _decodeList_T_125;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_20 =
    _decodeList_T_83 | _decodeList_T_85 | _decodeList_T_87 | _decodeList_T_89
    | _decodeList_T_91;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_21 = _decodeList_T_69 | _decodeList_T_71 | _decodeList_T_73;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_22 =
    _decodeList_T_47 | _decodeList_T_49 | _decodeList_T_51 | _decodeList_T_53
    | _decodeList_T_55 | _decodeList_T_57;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_23 = _decodeList_T_39 | _decodeList_T_41;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_24 =
    (|intrVec__bore) | io_in_bits_exceptionVec_12 | io_out_bits_cf_exceptionVec_1_0;	// src/main/scala/nutcore/frontend/IDU.scala:38:127, :172:22, :181:98
  wire [3:0]  instrType =
    _GEN_24
      ? 4'h0
      : _decodeList_T_1 | _decodeList_T_3 | _decodeList_T_5 | _decodeList_T_7
        | _decodeList_T_9 | _decodeList_T_11 | _decodeList_T_13 | _decodeList_T_15
        | _decodeList_T_17
          ? 4'h4
          : _decodeList_T_19 | _decodeList_T_21 | _decodeList_T_23 | _decodeList_T_25
            | _decodeList_T_27 | _decodeList_T_29 | _decodeList_T_31 | _decodeList_T_33
            | _decodeList_T_35 | _decodeList_T_37
              ? 4'h5
              : _GEN_23
                  ? 4'h6
                  : _decodeList_T_43
                      ? 4'h7
                      : _decodeList_T_45
                          ? 4'h4
                          : _GEN_22
                              ? 4'h1
                              : _decodeList_T_59 | _decodeList_T_61 | _decodeList_T_63
                                | _decodeList_T_65 | _decodeList_T_67
                                  ? 4'h4
                                  : _GEN_21
                                      ? 4'h2
                                      : _decodeList_T_75 | _decodeList_T_77
                                        | _decodeList_T_79 | _decodeList_T_81
                                          ? 4'h4
                                          : _GEN_20
                                              ? 4'h5
                                              : _decodeList_T_93 | _decodeList_T_95
                                                  ? 4'h4
                                                  : _decodeList_T_97
                                                      ? 4'h2
                                                      : _decodeList_T_99
                                                          ? 4'h4
                                                          : _GEN_19
                                                              ? 4'h5
                                                              : _decodeList_T_127
                                                                  ? 4'h0
                                                                  : ~(|_GEN_2)
                                                                    | _decodeList_T_131
                                                                    | _decodeList_T_133
                                                                      ? 4'h4
                                                                      : _GEN_18
                                                                          ? 4'h2
                                                                          : _decodeList_T_139
                                                                            | _decodeList_T_141
                                                                            | _decodeList_T_143
                                                                            | _decodeList_T_145
                                                                            | _decodeList_T_147
                                                                            | _decodeList_T_149
                                                                            | _decodeList_T_151
                                                                            | _decodeList_T_153
                                                                            | _decodeList_T_155
                                                                              ? 4'h4
                                                                              : _decodeList_T_157
                                                                                | _decodeList_T_159
                                                                                | _decodeList_T_161
                                                                                | _decodeList_T_163
                                                                                | _decodeList_T_165
                                                                                | _decodeList_T_167
                                                                                  ? 4'h5
                                                                                  : _decodeList_T_169
                                                                                      ? 4'h7
                                                                                      : _decodeList_T_171
                                                                                        | _decodeList_T_173
                                                                                          ? 4'h1
                                                                                          : _decodeList_T_175
                                                                                            | _decodeList_T_177
                                                                                            | _decodeList_T_179
                                                                                            | _decodeList_T_181
                                                                                              ? 4'h4
                                                                                              : _decodeList_T_183
                                                                                                  ? 4'h5
                                                                                                  : _decodeList_T_185
                                                                                                    | _decodeList_T_187
                                                                                                      ? 4'h4
                                                                                                      : _decodeList_T_189
                                                                                                          ? 4'h5
                                                                                                          : _GEN_17
                                                                                                              ? 4'h2
                                                                                                              : _GEN_16
                                                                                                                  ? 4'h4
                                                                                                                  : _decodeList_T_201
                                                                                                                      ? 4'h2
                                                                                                                      : _decodeList_T_203
                                                                                                                        | _decodeList_T_205
                                                                                                                          ? 4'h4
                                                                                                                          : _decodeList_T_207
                                                                                                                              ? 4'h5
                                                                                                                              : _GEN_15
                                                                                                                                  ? 4'h4
                                                                                                                                  : _GEN_14
                                                                                                                                      ? 4'hF
                                                                                                                                      : {1'h0,
                                                                                                                                         _GEN_13
                                                                                                                                           ? 3'h5
                                                                                                                                           : _GEN_12
                                                                                                                                               ? 3'h4
                                                                                                                                               : _GEN_11};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/nutcore/frontend/IDU.scala:38:{75,127}, :124:39
  wire [2:0]  fuType =
    _GEN_24
      ? 3'h3
      : _decodeList_T_1 | _decodeList_T_3 | _decodeList_T_5 | _decodeList_T_7
        | _decodeList_T_9 | _decodeList_T_11 | _decodeList_T_13 | _decodeList_T_15
        | _decodeList_T_17 | _decodeList_T_19 | _decodeList_T_21 | _decodeList_T_23
        | _decodeList_T_25 | _decodeList_T_27 | _decodeList_T_29 | _decodeList_T_31
        | _decodeList_T_33 | _decodeList_T_35 | _decodeList_T_37 | _decodeList_T_39
        | _decodeList_T_41 | _decodeList_T_43 | _decodeList_T_45 | _GEN_22
          ? 3'h0
          : _decodeList_T_59 | _decodeList_T_61 | _decodeList_T_63 | _decodeList_T_65
            | _decodeList_T_67 | _GEN_21
              ? 3'h1
              : _decodeList_T_75 | _decodeList_T_77 | _decodeList_T_79 | _decodeList_T_81
                | _GEN_20
                  ? 3'h0
                  : _decodeList_T_93 | _decodeList_T_95 | _decodeList_T_97
                      ? 3'h1
                      : _decodeList_T_99
                          ? 3'h0
                          : _GEN_19
                              ? 3'h2
                              : _decodeList_T_127
                                  ? 3'h3
                                  : (|_GEN_2)
                                      ? (_decodeList_T_131 | _decodeList_T_133 | _GEN_18
                                           ? 3'h1
                                           : _decodeList_T_139 | _decodeList_T_141
                                             | _decodeList_T_143 | _decodeList_T_145
                                             | _decodeList_T_147 | _decodeList_T_149
                                             | _decodeList_T_151 | _decodeList_T_153
                                             | _decodeList_T_155 | _decodeList_T_157
                                             | _decodeList_T_159 | _decodeList_T_161
                                             | _decodeList_T_163 | _decodeList_T_165
                                             | _decodeList_T_167 | _decodeList_T_169
                                             | _decodeList_T_171 | _decodeList_T_173
                                             | _decodeList_T_175
                                               ? 3'h0
                                               : _decodeList_T_177 | _decodeList_T_179
                                                   ? 3'h1
                                                   : _decodeList_T_181 | _decodeList_T_183
                                                       ? 3'h0
                                                       : _decodeList_T_185
                                                           ? 3'h3
                                                           : _decodeList_T_187
                                                             | _decodeList_T_189
                                                               ? 3'h0
                                                               : _GEN_17
                                                                   ? 3'h1
                                                                   : _GEN_16
                                                                       ? 3'h3
                                                                       : _decodeList_T_201
                                                                           ? 3'h4
                                                                           : _decodeList_T_203
                                                                               ? 3'h0
                                                                               : _decodeList_T_205
                                                                                   ? 3'h3
                                                                                   : _decodeList_T_207
                                                                                       ? 3'h4
                                                                                       : _decodeList_T_209
                                                                                         | _decodeList_T_211
                                                                                         | _decodeList_T_213
                                                                                         | _decodeList_T_215
                                                                                         | _GEN_13
                                                                                           ? 3'h1
                                                                                           : _GEN_12
                                                                                             | ~_decodeList_T_494
                                                                                               ? 3'h3
                                                                                               : 3'h4)
                                      : 3'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/nutcore/frontend/IDU.scala:38:{75,127}, :112:37
  wire [6:0]  fuOpType =
    _GEN_24
      ? 7'h0
      : _decodeList_T_1
          ? 7'h40
          : _decodeList_T_3
              ? 7'h1
              : _decodeList_T_5
                  ? 7'h2
                  : _decodeList_T_7
                      ? 7'h3
                      : _decodeList_T_9
                          ? 7'h4
                          : _decodeList_T_11
                              ? 7'h5
                              : _decodeList_T_13
                                  ? 7'h6
                                  : _decodeList_T_15
                                      ? 7'h7
                                      : _decodeList_T_17
                                          ? 7'hD
                                          : _decodeList_T_19
                                              ? 7'h40
                                              : _decodeList_T_21
                                                  ? 7'h1
                                                  : _decodeList_T_23
                                                      ? 7'h2
                                                      : _decodeList_T_25
                                                          ? 7'h3
                                                          : _decodeList_T_27
                                                              ? 7'h4
                                                              : _decodeList_T_29
                                                                  ? 7'h5
                                                                  : _decodeList_T_31
                                                                      ? 7'h6
                                                                      : _decodeList_T_33
                                                                          ? 7'h7
                                                                          : _decodeList_T_35
                                                                              ? 7'h8
                                                                              : _decodeList_T_37
                                                                                  ? 7'hD
                                                                                  : _GEN_23
                                                                                      ? 7'h40
                                                                                      : _decodeList_T_43
                                                                                          ? 7'h58
                                                                                          : _decodeList_T_45
                                                                                              ? 7'h5A
                                                                                              : _decodeList_T_47
                                                                                                  ? 7'h10
                                                                                                  : _decodeList_T_49
                                                                                                      ? 7'h11
                                                                                                      : _decodeList_T_51
                                                                                                          ? 7'h14
                                                                                                          : _decodeList_T_53
                                                                                                              ? 7'h15
                                                                                                              : _decodeList_T_55
                                                                                                                  ? 7'h16
                                                                                                                  : _decodeList_T_57
                                                                                                                      ? 7'h17
                                                                                                                      : _decodeList_T_59
                                                                                                                          ? 7'h0
                                                                                                                          : _decodeList_T_61
                                                                                                                              ? 7'h1
                                                                                                                              : _decodeList_T_63
                                                                                                                                  ? 7'h2
                                                                                                                                  : _decodeList_T_65
                                                                                                                                      ? 7'h4
                                                                                                                                      : _decodeList_T_67
                                                                                                                                          ? 7'h5
                                                                                                                                          : _decodeList_T_69
                                                                                                                                              ? 7'h8
                                                                                                                                              : _decodeList_T_71
                                                                                                                                                  ? 7'h9
                                                                                                                                                  : _decodeList_T_73
                                                                                                                                                      ? 7'hA
                                                                                                                                                      : _decodeList_T_75
                                                                                                                                                          ? 7'h60
                                                                                                                                                          : _decodeList_T_77
                                                                                                                                                              ? 7'h21
                                                                                                                                                              : _decodeList_T_79
                                                                                                                                                                  ? 7'h25
                                                                                                                                                                  : _decodeList_T_81
                                                                                                                                                                      ? 7'h2D
                                                                                                                                                                      : _decodeList_T_83
                                                                                                                                                                          ? 7'h21
                                                                                                                                                                          : _decodeList_T_85
                                                                                                                                                                              ? 7'h25
                                                                                                                                                                              : _decodeList_T_87
                                                                                                                                                                                  ? 7'h2D
                                                                                                                                                                                  : _decodeList_T_89
                                                                                                                                                                                      ? 7'h60
                                                                                                                                                                                      : _decodeList_T_91
                                                                                                                                                                                          ? 7'h28
                                                                                                                                                                                          : _decodeList_T_93
                                                                                                                                                                                              ? 7'h6
                                                                                                                                                                                              : _decodeList_T_95
                                                                                                                                                                                                  ? 7'h3
                                                                                                                                                                                                  : _decodeList_T_97
                                                                                                                                                                                                      ? 7'hB
                                                                                                                                                                                                      : _decodeList_T_99
                                                                                                                                                                                                          ? 7'h40
                                                                                                                                                                                                          : _decodeList_T_101
                                                                                                                                                                                                              ? 7'h0
                                                                                                                                                                                                              : _decodeList_T_103
                                                                                                                                                                                                                  ? 7'h1
                                                                                                                                                                                                                  : _decodeList_T_105
                                                                                                                                                                                                                      ? 7'h2
                                                                                                                                                                                                                      : _decodeList_T_107
                                                                                                                                                                                                                          ? 7'h3
                                                                                                                                                                                                                          : _decodeList_T_109
                                                                                                                                                                                                                              ? 7'h4
                                                                                                                                                                                                                              : _decodeList_T_111
                                                                                                                                                                                                                                  ? 7'h5
                                                                                                                                                                                                                                  : _decodeList_T_113
                                                                                                                                                                                                                                      ? 7'h6
                                                                                                                                                                                                                                      : _decodeList_T_115
                                                                                                                                                                                                                                          ? 7'h7
                                                                                                                                                                                                                                          : _decodeList_T_117
                                                                                                                                                                                                                                              ? 7'h8
                                                                                                                                                                                                                                              : _decodeList_T_119
                                                                                                                                                                                                                                                  ? 7'hC
                                                                                                                                                                                                                                                  : _decodeList_T_121
                                                                                                                                                                                                                                                      ? 7'hD
                                                                                                                                                                                                                                                      : _decodeList_T_123
                                                                                                                                                                                                                                                          ? 7'hE
                                                                                                                                                                                                                                                          : _decodeList_T_125
                                                                                                                                                                                                                                                              ? 7'hF
                                                                                                                                                                                                                                                              : _decodeList_T_127
                                                                                                                                                                                                                                                                  ? 7'h0
                                                                                                                                                                                                                                                                  : (|_GEN_2)
                                                                                                                                                                                                                                                                      ? (_decodeList_T_131
                                                                                                                                                                                                                                                                           ? 7'h2
                                                                                                                                                                                                                                                                           : _decodeList_T_133
                                                                                                                                                                                                                                                                               ? 7'h3
                                                                                                                                                                                                                                                                               : _decodeList_T_135
                                                                                                                                                                                                                                                                                   ? 7'hA
                                                                                                                                                                                                                                                                                   : _decodeList_T_137
                                                                                                                                                                                                                                                                                       ? 7'hB
                                                                                                                                                                                                                                                                                       : _decodeList_T_139
                                                                                                                                                                                                                                                                                         | _decodeList_T_141
                                                                                                                                                                                                                                                                                           ? 7'h40
                                                                                                                                                                                                                                                                                           : _decodeList_T_143
                                                                                                                                                                                                                                                                                               ? 7'h60
                                                                                                                                                                                                                                                                                               : _decodeList_T_145
                                                                                                                                                                                                                                                                                                 | _decodeList_T_147
                                                                                                                                                                                                                                                                                                 | _decodeList_T_149
                                                                                                                                                                                                                                                                                                   ? 7'h40
                                                                                                                                                                                                                                                                                                   : _decodeList_T_151
                                                                                                                                                                                                                                                                                                       ? 7'h5
                                                                                                                                                                                                                                                                                                       : _decodeList_T_153
                                                                                                                                                                                                                                                                                                           ? 7'hD
                                                                                                                                                                                                                                                                                                           : _decodeList_T_155
                                                                                                                                                                                                                                                                                                               ? 7'h7
                                                                                                                                                                                                                                                                                                               : _decodeList_T_157
                                                                                                                                                                                                                                                                                                                   ? 7'h8
                                                                                                                                                                                                                                                                                                                   : _decodeList_T_159
                                                                                                                                                                                                                                                                                                                       ? 7'h4
                                                                                                                                                                                                                                                                                                                       : _decodeList_T_161
                                                                                                                                                                                                                                                                                                                           ? 7'h6
                                                                                                                                                                                                                                                                                                                           : _decodeList_T_163
                                                                                                                                                                                                                                                                                                                               ? 7'h7
                                                                                                                                                                                                                                                                                                                               : _decodeList_T_165
                                                                                                                                                                                                                                                                                                                                   ? 7'h28
                                                                                                                                                                                                                                                                                                                                   : _decodeList_T_167
                                                                                                                                                                                                                                                                                                                                       ? 7'h60
                                                                                                                                                                                                                                                                                                                                       : _decodeList_T_169
                                                                                                                                                                                                                                                                                                                                           ? 7'h58
                                                                                                                                                                                                                                                                                                                                           : _decodeList_T_171
                                                                                                                                                                                                                                                                                                                                               ? 7'h10
                                                                                                                                                                                                                                                                                                                                               : _decodeList_T_173
                                                                                                                                                                                                                                                                                                                                                   ? 7'h11
                                                                                                                                                                                                                                                                                                                                                   : _decodeList_T_175
                                                                                                                                                                                                                                                                                                                                                       ? 7'h1
                                                                                                                                                                                                                                                                                                                                                       : _decodeList_T_177
                                                                                                                                                                                                                                                                                                                                                           ? 7'h2
                                                                                                                                                                                                                                                                                                                                                           : _decodeList_T_179
                                                                                                                                                                                                                                                                                                                                                               ? 7'h3
                                                                                                                                                                                                                                                                                                                                                               : _decodeList_T_181
                                                                                                                                                                                                                                                                                                                                                                   ? 7'h5A
                                                                                                                                                                                                                                                                                                                                                                   : _decodeList_T_183
                                                                                                                                                                                                                                                                                                                                                                       ? 7'h40
                                                                                                                                                                                                                                                                                                                                                                       : _decodeList_T_185
                                                                                                                                                                                                                                                                                                                                                                           ? 7'h0
                                                                                                                                                                                                                                                                                                                                                                           : _decodeList_T_187
                                                                                                                                                                                                                                                                                                                                                                               ? 7'h5A
                                                                                                                                                                                                                                                                                                                                                                               : _decodeList_T_189
                                                                                                                                                                                                                                                                                                                                                                                   ? 7'h40
                                                                                                                                                                                                                                                                                                                                                                                   : _decodeList_T_191
                                                                                                                                                                                                                                                                                                                                                                                       ? 7'hA
                                                                                                                                                                                                                                                                                                                                                                                       : _decodeList_T_193
                                                                                                                                                                                                                                                                                                                                                                                           ? 7'hB
                                                                                                                                                                                                                                                                                                                                                                                           : _decodeList_T_195
                                                                                                                                                                                                                                                                                                                                                                                             | _decodeList_T_197
                                                                                                                                                                                                                                                                                                                                                                                             | _decodeList_T_199
                                                                                                                                                                                                                                                                                                                                                                                             | _decodeList_T_201
                                                                                                                                                                                                                                                                                                                                                                                               ? 7'h0
                                                                                                                                                                                                                                                                                                                                                                                               : _decodeList_T_203
                                                                                                                                                                                                                                                                                                                                                                                                   ? 7'h40
                                                                                                                                                                                                                                                                                                                                                                                                   : _decodeList_T_205
                                                                                                                                                                                                                                                                                                                                                                                                       ? 7'h0
                                                                                                                                                                                                                                                                                                                                                                                                       : _decodeList_T_207
                                                                                                                                                                                                                                                                                                                                                                                                           ? 7'h2
                                                                                                                                                                                                                                                                                                                                                                                                           : _GEN_15
                                                                                                                                                                                                                                                                                                                                                                                                               ? 7'h20
                                                                                                                                                                                                                                                                                                                                                                                                               : _GEN_14
                                                                                                                                                                                                                                                                                                                                                                                                                   ? 7'h21
                                                                                                                                                                                                                                                                                                                                                                                                                   : _decodeList_T_217
                                                                                                                                                                                                                                                                                                                                                                                                                       ? 7'h22
                                                                                                                                                                                                                                                                                                                                                                                                                       : _decodeList_T_219
                                                                                                                                                                                                                                                                                                                                                                                                                           ? 7'h63
                                                                                                                                                                                                                                                                                                                                                                                                                           : {1'h0,
                                                                                                                                                                                                                                                                                                                                                                                                                              _decodeList_T_221
                                                                                                                                                                                                                                                                                                                                                                                                                                ? 6'h24
                                                                                                                                                                                                                                                                                                                                                                                                                                : _decodeList_T_223
                                                                                                                                                                                                                                                                                                                                                                                                                                    ? 6'h25
                                                                                                                                                                                                                                                                                                                                                                                                                                    : _decodeList_T_225
                                                                                                                                                                                                                                                                                                                                                                                                                                        ? 6'h26
                                                                                                                                                                                                                                                                                                                                                                                                                                        : _decodeList_T_227
                                                                                                                                                                                                                                                                                                                                                                                                                                            ? 6'h37
                                                                                                                                                                                                                                                                                                                                                                                                                                            : _decodeList_T_229
                                                                                                                                                                                                                                                                                                                                                                                                                                                ? 6'h30
                                                                                                                                                                                                                                                                                                                                                                                                                                                : _decodeList_T_231
                                                                                                                                                                                                                                                                                                                                                                                                                                                    ? 6'h31
                                                                                                                                                                                                                                                                                                                                                                                                                                                    : _decodeList_T_233
                                                                                                                                                                                                                                                                                                                                                                                                                                                        ? 6'h32
                                                                                                                                                                                                                                                                                                                                                                                                                                                        : {3'h0,
                                                                                                                                                                                                                                                                                                                                                                                                                                                           _decodeList_T_235
                                                                                                                                                                                                                                                                                                                                                                                                                                                             ? 3'h1
                                                                                                                                                                                                                                                                                                                                                                                                                                                             : _decodeList_T_237
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ? 3'h2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 : _decodeList_T_239
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ? 3'h3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     : _decodeList_T_241
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ? 3'h5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         : _decodeList_T_243
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ? 3'h6
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             : _decodeList_T_245
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ? 3'h7
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 : _GEN_11}})
                                                                                                                                                                                                                                                                      : 7'h40;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/nutcore/frontend/IDU.scala:38:{75,127}, :112:37
  wire        isRVC = io_in_bits_instr[1:0] != 2'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/nutcore/frontend/IDU.scala:40:{39,45}
  wire        _GEN_25 = _GEN_2 == 5'h8;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_26 = _GEN_2 == 5'hC;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_27 = _GEN_2 == 5'h18;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_28 = _GEN_2 == 5'h1C;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_29 = _GEN_3 == 10'h1;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _GEN_30 = _GEN_2 == 5'h1;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_31 = _GEN_2 == 5'h5;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_32 = _GEN_2 == 5'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_33 = _GEN_3 == 10'h189;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_34 = _GEN_2 == 5'hD;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_35 = _GEN_4 == 7'h41;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_36 = _GEN_4 == 7'h45;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_37 = _GEN_4 == 7'h49;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_38 = _GEN_2 == 5'h15;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_39 = _GEN_2 == 5'h19;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_40 = _GEN_2 == 5'h1D;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_41 = _GEN_2 == 5'h2;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_42 = _GEN_2 == 5'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_43 = _GEN_2 == 5'hE;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_44 = _GEN_6 == 11'h402;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_45 = _GEN_7 == 6'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_46 = io_in_bits_instr[15:0] == 16'h9002;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_47 = _GEN_6 == 11'h482;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_48 = _GEN_7 == 6'h26;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_49 = _GEN_2 == 5'h1A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_50 = _GEN_2 == 5'h1E;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_51 = _GEN_39 | _GEN_40;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_52 =
    _GEN_5 == 10'h231 | _GEN_5 == 10'h235 | _GEN_5 == 10'h239 | _GEN_5 == 10'h23D
    | _GEN_5 == 10'h271 | _GEN_5 == 10'h275;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_53 = _GEN_35 | _GEN_36 | _GEN_37;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_54 = _GEN_30 | _GEN_31;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [4:0]  rvcImmType =
    (|_GEN_2)
      ? (_GEN_25
           ? 5'h6
           : _GEN_26
               ? 5'h7
               : _GEN_27
                   ? 5'h4
                   : _GEN_28
                       ? 5'h5
                       : _GEN_29
                           ? 5'h10
                           : _GEN_54
                               ? 5'hC
                               : _GEN_32
                                   ? 5'hA
                                   : _GEN_33
                                       ? 5'hD
                                       : _GEN_34
                                           ? 5'hB
                                           : _GEN_53
                                               ? 5'hA
                                               : _GEN_52
                                                   ? 5'h10
                                                   : _GEN_38
                                                       ? 5'h8
                                                       : _GEN_51
                                                           ? 5'h9
                                                           : _GEN_41
                                                               ? 5'hA
                                                               : _GEN_42
                                                                   ? 5'h0
                                                                   : _GEN_43
                                                                       ? 5'h1
                                                                       : _GEN_44 | _GEN_45
                                                                           ? 5'h10
                                                                           : _GEN_46
                                                                               ? 5'hF
                                                                               : _GEN_47
                                                                                 | _GEN_48
                                                                                   ? 5'h10
                                                                                   : _GEN_49
                                                                                       ? 5'h2
                                                                                       : _GEN_50
                                                                                           ? 5'h3
                                                                                           : 5'h10)
      : 5'hE;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_55 = _GEN_49 | _GEN_50;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_56 = _GEN_42 | _GEN_43;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_57 = _GEN_35 | _GEN_36 | _GEN_37 | _GEN_52;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_58 = _GEN_27 | _GEN_28;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [3:0]  rvcSrc1Type =
    (|_GEN_2)
      ? (_GEN_25 | _GEN_26 | _GEN_58
           ? 4'h6
           : _GEN_29
               ? 4'h0
               : _GEN_54
                   ? 4'h2
                   : _GEN_32
                       ? 4'h0
                       : _GEN_33
                           ? 4'h9
                           : _GEN_34
                               ? 4'h0
                               : _GEN_57
                                   ? 4'h6
                                   : _GEN_38
                                       ? 4'h0
                                       : _GEN_51
                                           ? 4'h6
                                           : _GEN_41
                                               ? 4'h2
                                               : _GEN_56
                                                   ? 4'h9
                                                   : _GEN_44
                                                       ? 4'h4
                                                       : _GEN_45
                                                           ? 4'h5
                                                           : _GEN_46
                                                               ? 4'h0
                                                               : _GEN_47
                                                                   ? 4'h4
                                                                   : _GEN_48
                                                                       ? 4'h2
                                                                       : _GEN_55
                                                                           ? 4'h9
                                                                           : 4'h0)
      : 4'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/nutcore/frontend/IDU.scala:124:39
  wire        _GEN_59 = ~(|_GEN_2) | _GEN_25 | _GEN_26;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [2:0]  rvcSrc2Type =
    _GEN_59
      ? 3'h0
      : _GEN_58
          ? 3'h7
          : _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_34 | _GEN_53
              ? 3'h0
              : _GEN_52
                  ? 3'h7
                  : _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41 | _GEN_42 | _GEN_43 | _GEN_44
                    | _GEN_45 | _GEN_46 | _GEN_47 | ~(_GEN_48 | _GEN_55)
                      ? 3'h0
                      : 3'h5;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/nutcore/frontend/IDU.scala:112:37
  wire [3:0]  rvcDestType =
    _GEN_59
      ? 4'h7
      : _GEN_27 | _GEN_28 | _GEN_29
          ? 4'h0
          : _GEN_30 | _GEN_31 | _GEN_32
              ? 4'h2
              : _GEN_33
                  ? 4'h9
                  : _GEN_34
                      ? 4'h2
                      : _GEN_57
                          ? 4'h6
                          : _GEN_38 | _GEN_51
                              ? 4'h0
                              : _GEN_41 | _GEN_56
                                  ? 4'h2
                                  : _GEN_44
                                      ? 4'h0
                                      : _GEN_45
                                          ? 4'h2
                                          : _GEN_46
                                              ? 4'h0
                                              : _GEN_47 ? 4'h8 : {2'h0, _GEN_48, 1'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/nutcore/frontend/IDU.scala:111:37, :124:39
  wire        _imm_T_31 = instrType == 4'h4;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/nutcore/frontend/IDU.scala:38:75, src/main/scala/utils/LookupTree.scala:24:34
  wire        _imm_T_35 = instrType == 4'h6;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/nutcore/frontend/IDU.scala:38:75, src/main/scala/utils/LookupTree.scala:24:34
  wire        _imm_T_36 = instrType == 4'h7;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/nutcore/frontend/IDU.scala:38:75, src/main/scala/utils/LookupTree.scala:24:34
  wire        src1Type = _imm_T_35 | _imm_T_36 | ~(|instrType);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:38:75, src/main/scala/utils/LookupTree.scala:24:34
  wire        src2Type = _imm_T_31 | _imm_T_35 | _imm_T_36 | ~(|instrType);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:38:75, src/main/scala/utils/LookupTree.scala:24:34
  wire [3:0]  rs1p =
    {io_in_bits_instr[9:7] == 3'h0, 3'h0} | (io_in_bits_instr[9:7] == 3'h1 ? 4'h9 : 4'h0)
    | (io_in_bits_instr[9:7] == 3'h2 ? 4'hA : 4'h0)
    | (io_in_bits_instr[9:7] == 3'h3 ? 4'hB : 4'h0)
    | (io_in_bits_instr[9:7] == 3'h4 ? 4'hC : 4'h0)
    | (io_in_bits_instr[9:7] == 3'h5 ? 4'hD : 4'h0)
    | (io_in_bits_instr[9:7] == 3'h6 ? 4'hE : 4'h0) | {4{&(io_in_bits_instr[9:7])}};	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:66:35, :112:37, :124:39, src/main/scala/utils/LookupTree.scala:24:34
  wire [3:0]  rs2p =
    {io_in_bits_instr[4:2] == 3'h0, 3'h0} | (io_in_bits_instr[4:2] == 3'h1 ? 4'h9 : 4'h0)
    | (io_in_bits_instr[4:2] == 3'h2 ? 4'hA : 4'h0)
    | (io_in_bits_instr[4:2] == 3'h3 ? 4'hB : 4'h0)
    | (io_in_bits_instr[4:2] == 3'h4 ? 4'hC : 4'h0)
    | (io_in_bits_instr[4:2] == 3'h5 ? 4'hD : 4'h0)
    | (io_in_bits_instr[4:2] == 3'h6 ? 4'hE : 4'h0) | {4{&(io_in_bits_instr[4:2])}};	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:67:35, :112:37, :124:39, src/main/scala/utils/LookupTree.scala:24:34
  wire [4:0]  _rvc_src1_T_24 =
    (rvcSrc1Type == 4'h3 ? io_in_bits_instr[19:15] : 5'h0)
    | (rvcSrc1Type == 4'h1 ? io_in_bits_instr[24:20] : 5'h0)
    | (rvcSrc1Type == 4'h2 ? io_in_bits_instr[11:7] : 5'h0)
    | (rvcSrc1Type == 4'h4 ? io_in_bits_instr[11:7] : 5'h0)
    | (rvcSrc1Type == 4'h5 ? io_in_bits_instr[6:2] : 5'h0);	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:62:{28,43,58}, :65:24, src/main/scala/utils/LookupTree.scala:24:34
  wire [3:0]  _GEN_60 =
    _rvc_src1_T_24[3:0] | (rvcSrc1Type == 4'h6 ? rs1p : 4'h0)
    | (rvcSrc1Type == 4'h7 ? rs2p : 4'h0);	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:124:39, src/main/scala/utils/LookupTree.scala:24:34
  wire [4:0]  _rvc_src2_T_24 =
    (rvcSrc2Type == 3'h3 ? io_in_bits_instr[19:15] : 5'h0)
    | (rvcSrc2Type == 3'h1 ? io_in_bits_instr[24:20] : 5'h0)
    | (rvcSrc2Type == 3'h2 ? io_in_bits_instr[11:7] : 5'h0)
    | (rvcSrc2Type == 3'h4 ? io_in_bits_instr[11:7] : 5'h0)
    | (rvcSrc2Type == 3'h5 ? io_in_bits_instr[6:2] : 5'h0);	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:62:{28,43,58}, :65:24, src/main/scala/utils/LookupTree.scala:24:34
  wire [4:0]  _rvc_dest_T_24 =
    (rvcDestType == 4'h3 ? io_in_bits_instr[19:15] : 5'h0)
    | (rvcDestType == 4'h1 ? io_in_bits_instr[24:20] : 5'h0)
    | (rvcDestType == 4'h2 ? io_in_bits_instr[11:7] : 5'h0)
    | (rvcDestType == 4'h4 ? io_in_bits_instr[11:7] : 5'h0)
    | (rvcDestType == 4'h5 ? io_in_bits_instr[6:2] : 5'h0);	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:62:{28,43,58}, :65:24, src/main/scala/utils/LookupTree.scala:24:34
  wire [3:0]  _GEN_61 =
    _rvc_dest_T_24[3:0] | (rvcDestType == 4'h6 ? rs1p : 4'h0)
    | (rvcDestType == 4'h7 ? rs2p : 4'h0);	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:124:39, src/main/scala/utils/LookupTree.scala:24:34
  wire [4:0]  rfSrc1 =
    isRVC
      ? {_rvc_src1_T_24[4],
         _GEN_60[3:2],
         _GEN_60[1] | rvcSrc1Type == 4'h9,
         _GEN_60[0] | rvcSrc1Type == 4'h8}
      : io_in_bits_instr[19:15];	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:40:45, :62:28, :89:19, src/main/scala/utils/LookupTree.scala:24:34
  wire [4:0]  rfDest =
    isRVC
      ? {_rvc_dest_T_24[4],
         _GEN_61[3:2],
         _GEN_61[1] | rvcDestType == 4'h9,
         _GEN_61[0] | rvcDestType == 4'h8}
      : io_in_bits_instr[11:7];	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:40:45, :62:58, :91:19, src/main/scala/utils/LookupTree.scala:24:34
  wire [58:0] _GEN_62 = {59{io_in_bits_instr[12]}};	// src/main/scala/nutcore/frontend/IDU.scala:68:28, src/main/scala/utils/BitUtils.scala:42:41
  wire        _GEN_63 = rfDest == 5'h1 | rfDest == 5'h5;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/nutcore/frontend/IDU.scala:91:19, :133:{34,42,49}
  wire [6:0]  _GEN_64 = _GEN_63 & fuOpType == 7'h58 ? 7'h5C : fuOpType;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/nutcore/frontend/IDU.scala:38:75, :47:29, :133:42, :134:{26,38,57,85}
  assign io_out_bits_cf_exceptionVec_1_0 = (|(io_in_bits_pc[38:32])) & ~vmEnable__bore;	// src/main/scala/nutcore/frontend/IDU.scala:181:{67,94,98,101}
  assign io_in_ready = ~io_in_valid | io_out_ready & io_in_valid & ~(|intrVec__bore);	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :162:{18,31,46,49}, :172:22
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_cf_instr = io_in_bits_instr;	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_cf_pc = io_in_bits_pc;	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_cf_pnpc = io_in_bits_pnpc;	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_cf_exceptionVec_1 = io_out_bits_cf_exceptionVec_1_0;	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :181:98
  assign io_out_bits_cf_exceptionVec_2 = ~(|instrType) & ~(|intrVec__bore) & io_in_valid;	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :38:75, :162:49, :172:22, :178:{59,83}, src/main/scala/utils/LookupTree.scala:24:34
  assign io_out_bits_cf_exceptionVec_12 = io_in_bits_exceptionVec_12;	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_cf_intrVec_0 = intrVec__bore[0];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_1 = intrVec__bore[1];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_2 = intrVec__bore[2];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_3 = intrVec__bore[3];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_4 = intrVec__bore[4];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_5 = intrVec__bore[5];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_6 = intrVec__bore[6];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_7 = intrVec__bore[7];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_8 = intrVec__bore[8];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_9 = intrVec__bore[9];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_10 = intrVec__bore[10];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_intrVec_11 = intrVec__bore[11];	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :171:38
  assign io_out_bits_cf_brIdx = io_in_bits_brIdx;	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_cf_crossPageIPFFix = io_in_bits_crossPageIPFFix;	// src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_ctrl_src1Type = io_in_bits_instr[6:0] != 7'h37 & src1Type;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:26:7, :141:{35,41,47}
  assign io_out_bits_ctrl_src2Type = src2Type;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:26:7
  assign io_out_bits_ctrl_fuType = fuType;	// src/main/scala/nutcore/frontend/IDU.scala:26:7, :38:75
  assign io_out_bits_ctrl_fuOpType =
    fuType == 3'h0
      ? (fuOpType == 7'h5A
           ? (_GEN_63 ? 7'h5C : rfSrc1 == 5'h1 | rfSrc1 == 5'h5 ? 7'h5E : _GEN_64)
           : _GEN_64)
      : fuOpType;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/nutcore/frontend/IDU.scala:26:7, :38:75, :47:29, :89:19, :112:37, :132:{16,32}, :133:{34,42,49}, :134:{57,85}, :135:{20,40}, :136:{29,57}, :137:{29,57}
  assign io_out_bits_ctrl_rfSrc1 = src1Type ? 5'h0 : rfSrc1;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:26:7, :89:19, :94:33
  assign io_out_bits_ctrl_rfSrc2 =
    src2Type
      ? 5'h0
      : isRVC
          ? {_rvc_src2_T_24[4],
             _rvc_src2_T_24[3:0] | (rvcSrc2Type == 3'h6 ? rs1p : 4'h0)
               | ((&rvcSrc2Type) ? rs2p : 4'h0)}
          : io_in_bits_instr[24:20];	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:26:7, :40:45, :62:43, :90:19, :95:33, :124:39, src/main/scala/utils/LookupTree.scala:24:34
  assign io_out_bits_ctrl_rfWen = instrType[2];	// src/main/scala/nutcore/Decode.scala:33:50, src/main/scala/nutcore/frontend/IDU.scala:26:7, :38:75
  assign io_out_bits_ctrl_rfDest = instrType[2] ? rfDest : 5'h0;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/nutcore/Decode.scala:33:50, src/main/scala/nutcore/frontend/IDU.scala:26:7, :38:75, :91:19, :97:33
  assign io_out_bits_ctrl_isNutCoreTrap = _GEN == 10'h6B & io_in_valid;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/nutcore/frontend/IDU.scala:26:7, :186:{44,66}
  assign io_out_bits_data_imm =
    isRVC
      ? (rvcImmType == 5'h0
           ? {56'h0,
              io_in_bits_instr[3:2],
              io_in_bits_instr[12],
              io_in_bits_instr[6:4],
              2'h0}
           : 64'h0)
        | (rvcImmType == 5'h1
             ? {55'h0,
                io_in_bits_instr[4:2],
                io_in_bits_instr[12],
                io_in_bits_instr[6:5],
                3'h0}
             : 64'h0)
        | (rvcImmType == 5'h2
             ? {56'h0, io_in_bits_instr[8:7], io_in_bits_instr[12:9], 2'h0}
             : 64'h0)
        | (rvcImmType == 5'h3
             ? {55'h0, io_in_bits_instr[9:7], io_in_bits_instr[12:10], 3'h0}
             : 64'h0)
        | (rvcImmType == 5'h4
             ? {57'h0,
                io_in_bits_instr[5],
                io_in_bits_instr[12:10],
                io_in_bits_instr[6],
                2'h0}
             : 64'h0)
        | (rvcImmType == 5'h5
             ? {56'h0, io_in_bits_instr[6:5], io_in_bits_instr[12:10], 3'h0}
             : 64'h0)
        | (rvcImmType == 5'h6
             ? {57'h0,
                io_in_bits_instr[5],
                io_in_bits_instr[12:10],
                io_in_bits_instr[6],
                2'h0}
             : 64'h0)
        | (rvcImmType == 5'h7
             ? {56'h0, io_in_bits_instr[6:5], io_in_bits_instr[12:10], 3'h0}
             : 64'h0)
        | (rvcImmType == 5'h8
             ? {{53{io_in_bits_instr[12]}},
                io_in_bits_instr[8],
                io_in_bits_instr[10:9],
                io_in_bits_instr[6],
                io_in_bits_instr[7],
                io_in_bits_instr[2],
                io_in_bits_instr[11],
                io_in_bits_instr[5:3],
                1'h0}
             : 64'h0)
        | (rvcImmType == 5'h9
             ? {{56{io_in_bits_instr[12]}},
                io_in_bits_instr[6:5],
                io_in_bits_instr[2],
                io_in_bits_instr[11:10],
                io_in_bits_instr[4:3],
                1'h0}
             : 64'h0) | (rvcImmType == 5'hA ? {_GEN_62, io_in_bits_instr[6:2]} : 64'h0)
        | (rvcImmType == 5'hB
             ? {{47{io_in_bits_instr[12]}}, io_in_bits_instr[6:2], 12'h0}
             : 64'h0) | (rvcImmType == 5'hC ? {_GEN_62, io_in_bits_instr[6:2]} : 64'h0)
        | (rvcImmType == 5'hD
             ? {{55{io_in_bits_instr[12]}},
                io_in_bits_instr[4:3],
                io_in_bits_instr[5],
                io_in_bits_instr[2],
                io_in_bits_instr[6],
                4'h0}
             : 64'h0)
        | (rvcImmType == 5'hE
             ? {54'h0,
                io_in_bits_instr[10:7],
                io_in_bits_instr[12:11],
                io_in_bits_instr[5],
                io_in_bits_instr[6],
                2'h0}
             : 64'h0) | {63'h0, rvcImmType == 5'hF}
      : (_imm_T_31 ? {{52{io_in_bits_instr[31]}}, io_in_bits_instr[31:20]} : 64'h0)
        | (instrType == 4'h2
             ? {{52{io_in_bits_instr[31]}},
                io_in_bits_instr[31:25],
                io_in_bits_instr[11:7]}
             : 64'h0)
        | ((&instrType)
             ? {{52{io_in_bits_instr[31]}},
                io_in_bits_instr[31:25],
                io_in_bits_instr[11:7]}
             : 64'h0)
        | (instrType == 4'h1
             ? {{52{io_in_bits_instr[31]}},
                io_in_bits_instr[7],
                io_in_bits_instr[30:25],
                io_in_bits_instr[11:8],
                1'h0}
             : 64'h0)
        | (_imm_T_35
             ? {{32{io_in_bits_instr[31]}}, io_in_bits_instr[31:12], 12'h0}
             : 64'h0)
        | (_imm_T_36
             ? {{44{io_in_bits_instr[31]}},
                io_in_bits_instr[19:12],
                io_in_bits_instr[20],
                io_in_bits_instr[30:21],
                1'h0}
             : 64'h0);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/frontend/IDU.scala:26:7, :38:75, :40:45, :62:58, :65:24, :66:35, :67:35, :68:28, :99:20, :101:29, :102:33, :104:{33,44,54,69}, :105:{27,33}, :106:{44,59,70}, :111:{37,43,66}, :112:{37,66}, :113:{43,55}, :114:55, :115:{43,67}, :119:{54,64,97,107,118}, :120:{76,90}, :124:39, :125:{44,57}, :130:31, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, :49:41, src/main/scala/utils/LookupTree.scala:24:34
  assign io_isWFI = io_in_bits_instr[31:0] == 32'h10500073 & io_in_valid;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/nutcore/frontend/IDU.scala:26:7, :187:{22,42}
endmodule

module IDU(	// src/main/scala/nutcore/frontend/IDU.scala:193:7
  output        io_in_0_ready,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input         io_in_0_valid,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input  [63:0] io_in_0_bits_instr,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input  [38:0] io_in_0_bits_pc,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_in_0_bits_pnpc,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input         io_in_0_bits_exceptionVec_12,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input  [3:0]  io_in_0_bits_brIdx,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input         io_in_0_bits_crossPageIPFFix,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_ready,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_0_valid,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [63:0] io_out_0_bits_cf_instr,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [38:0] io_out_0_bits_cf_pc,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_pnpc,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_0_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_0,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_1,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_2,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_3,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_4,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_5,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_6,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_7,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_8,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_9,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_10,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_cf_intrVec_11,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [3:0]  io_out_0_bits_cf_brIdx,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_0_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_ctrl_src1Type,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_ctrl_src2Type,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [2:0]  io_out_0_bits_ctrl_fuType,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [6:0]  io_out_0_bits_ctrl_fuOpType,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [4:0]  io_out_0_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_0_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_0_bits_ctrl_rfWen,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [4:0]  io_out_0_bits_ctrl_rfDest,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_0_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [63:0] io_out_0_bits_data_imm,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input         io_out_1_ready,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_1_valid,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [63:0] io_out_1_bits_cf_instr,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [38:0] io_out_1_bits_cf_pc,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_pnpc,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_1_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_0,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_1,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_2,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_3,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_4,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_5,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_6,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_7,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_8,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_9,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_10,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_cf_intrVec_11,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [3:0]  io_out_1_bits_cf_brIdx,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_1_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_ctrl_src1Type,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_ctrl_src2Type,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [2:0]  io_out_1_bits_ctrl_fuType,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [6:0]  io_out_1_bits_ctrl_fuOpType,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [4:0]  io_out_1_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
                io_out_1_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_1_bits_ctrl_rfWen,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [4:0]  io_out_1_bits_ctrl_rfDest,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output        io_out_1_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  output [63:0] io_out_1_bits_data_imm,	// src/main/scala/nutcore/frontend/IDU.scala:194:14
  input         decoder1_vmEnable__bore,
                decoder2_vmEnable__bore,
  input  [11:0] decoder1_intrVec__bore,
                decoder2_intrVec__bore,
  output        _WIRE__bore
);

  wire _decoder2_io_isWFI;	// src/main/scala/nutcore/frontend/IDU.scala:199:25
  wire _decoder1_io_isWFI;	// src/main/scala/nutcore/frontend/IDU.scala:198:25
  wire _GEN = _decoder1_io_isWFI | _decoder2_io_isWFI;	// src/main/scala/nutcore/frontend/IDU.scala:198:25, :199:25, :219:{35,54}
  Decoder decoder1 (	// src/main/scala/nutcore/frontend/IDU.scala:198:25
    .io_in_ready                    (io_in_0_ready),
    .io_in_valid                    (io_in_0_valid),
    .io_in_bits_instr               (io_in_0_bits_instr),
    .io_in_bits_pc                  (io_in_0_bits_pc),
    .io_in_bits_pnpc                (io_in_0_bits_pnpc),
    .io_in_bits_exceptionVec_12     (io_in_0_bits_exceptionVec_12),
    .io_in_bits_brIdx               (io_in_0_bits_brIdx),
    .io_in_bits_crossPageIPFFix     (io_in_0_bits_crossPageIPFFix),
    .io_out_ready                   (io_out_0_ready),
    .io_out_valid                   (io_out_0_valid),
    .io_out_bits_cf_instr           (io_out_0_bits_cf_instr),
    .io_out_bits_cf_pc              (io_out_0_bits_cf_pc),
    .io_out_bits_cf_pnpc            (io_out_0_bits_cf_pnpc),
    .io_out_bits_cf_exceptionVec_1  (io_out_0_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2  (io_out_0_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12 (io_out_0_bits_cf_exceptionVec_12),
    .io_out_bits_cf_intrVec_0       (io_out_0_bits_cf_intrVec_0),
    .io_out_bits_cf_intrVec_1       (io_out_0_bits_cf_intrVec_1),
    .io_out_bits_cf_intrVec_2       (io_out_0_bits_cf_intrVec_2),
    .io_out_bits_cf_intrVec_3       (io_out_0_bits_cf_intrVec_3),
    .io_out_bits_cf_intrVec_4       (io_out_0_bits_cf_intrVec_4),
    .io_out_bits_cf_intrVec_5       (io_out_0_bits_cf_intrVec_5),
    .io_out_bits_cf_intrVec_6       (io_out_0_bits_cf_intrVec_6),
    .io_out_bits_cf_intrVec_7       (io_out_0_bits_cf_intrVec_7),
    .io_out_bits_cf_intrVec_8       (io_out_0_bits_cf_intrVec_8),
    .io_out_bits_cf_intrVec_9       (io_out_0_bits_cf_intrVec_9),
    .io_out_bits_cf_intrVec_10      (io_out_0_bits_cf_intrVec_10),
    .io_out_bits_cf_intrVec_11      (io_out_0_bits_cf_intrVec_11),
    .io_out_bits_cf_brIdx           (io_out_0_bits_cf_brIdx),
    .io_out_bits_cf_crossPageIPFFix (io_out_0_bits_cf_crossPageIPFFix),
    .io_out_bits_ctrl_src1Type      (io_out_0_bits_ctrl_src1Type),
    .io_out_bits_ctrl_src2Type      (io_out_0_bits_ctrl_src2Type),
    .io_out_bits_ctrl_fuType        (io_out_0_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType      (io_out_0_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfSrc1        (io_out_0_bits_ctrl_rfSrc1),
    .io_out_bits_ctrl_rfSrc2        (io_out_0_bits_ctrl_rfSrc2),
    .io_out_bits_ctrl_rfWen         (io_out_0_bits_ctrl_rfWen),
    .io_out_bits_ctrl_rfDest        (io_out_0_bits_ctrl_rfDest),
    .io_out_bits_ctrl_isNutCoreTrap (io_out_0_bits_ctrl_isNutCoreTrap),
    .io_out_bits_data_imm           (io_out_0_bits_data_imm),
    .io_isWFI                       (_decoder1_io_isWFI),
    .vmEnable__bore                 (decoder1_vmEnable__bore),
    .intrVec__bore                  (decoder1_intrVec__bore)
  );
  Decoder decoder2 (	// src/main/scala/nutcore/frontend/IDU.scala:199:25
    .io_in_ready                    (/* unused */),
    .io_in_valid                    (1'h0),	// src/main/scala/nutcore/frontend/IDU.scala:193:7, :194:14, :198:25, :199:25
    .io_in_bits_instr               (64'h0),	// src/main/scala/nutcore/frontend/IDU.scala:193:7, :194:14, :198:25, :199:25
    .io_in_bits_pc                  (39'h0),	// src/main/scala/nutcore/frontend/IDU.scala:194:14, :199:25
    .io_in_bits_pnpc                (39'h0),	// src/main/scala/nutcore/frontend/IDU.scala:194:14, :199:25
    .io_in_bits_exceptionVec_12     (1'h0),	// src/main/scala/nutcore/frontend/IDU.scala:193:7, :194:14, :198:25, :199:25
    .io_in_bits_brIdx               (4'h0),	// src/main/scala/nutcore/frontend/IDU.scala:194:14, :199:25
    .io_in_bits_crossPageIPFFix     (1'h0),	// src/main/scala/nutcore/frontend/IDU.scala:193:7, :194:14, :198:25, :199:25
    .io_out_ready                   (io_out_1_ready),
    .io_out_valid                   (io_out_1_valid),
    .io_out_bits_cf_instr           (io_out_1_bits_cf_instr),
    .io_out_bits_cf_pc              (io_out_1_bits_cf_pc),
    .io_out_bits_cf_pnpc            (io_out_1_bits_cf_pnpc),
    .io_out_bits_cf_exceptionVec_1  (io_out_1_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2  (io_out_1_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12 (io_out_1_bits_cf_exceptionVec_12),
    .io_out_bits_cf_intrVec_0       (io_out_1_bits_cf_intrVec_0),
    .io_out_bits_cf_intrVec_1       (io_out_1_bits_cf_intrVec_1),
    .io_out_bits_cf_intrVec_2       (io_out_1_bits_cf_intrVec_2),
    .io_out_bits_cf_intrVec_3       (io_out_1_bits_cf_intrVec_3),
    .io_out_bits_cf_intrVec_4       (io_out_1_bits_cf_intrVec_4),
    .io_out_bits_cf_intrVec_5       (io_out_1_bits_cf_intrVec_5),
    .io_out_bits_cf_intrVec_6       (io_out_1_bits_cf_intrVec_6),
    .io_out_bits_cf_intrVec_7       (io_out_1_bits_cf_intrVec_7),
    .io_out_bits_cf_intrVec_8       (io_out_1_bits_cf_intrVec_8),
    .io_out_bits_cf_intrVec_9       (io_out_1_bits_cf_intrVec_9),
    .io_out_bits_cf_intrVec_10      (io_out_1_bits_cf_intrVec_10),
    .io_out_bits_cf_intrVec_11      (io_out_1_bits_cf_intrVec_11),
    .io_out_bits_cf_brIdx           (io_out_1_bits_cf_brIdx),
    .io_out_bits_cf_crossPageIPFFix (io_out_1_bits_cf_crossPageIPFFix),
    .io_out_bits_ctrl_src1Type      (io_out_1_bits_ctrl_src1Type),
    .io_out_bits_ctrl_src2Type      (io_out_1_bits_ctrl_src2Type),
    .io_out_bits_ctrl_fuType        (io_out_1_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType      (io_out_1_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfSrc1        (io_out_1_bits_ctrl_rfSrc1),
    .io_out_bits_ctrl_rfSrc2        (io_out_1_bits_ctrl_rfSrc2),
    .io_out_bits_ctrl_rfWen         (io_out_1_bits_ctrl_rfWen),
    .io_out_bits_ctrl_rfDest        (io_out_1_bits_ctrl_rfDest),
    .io_out_bits_ctrl_isNutCoreTrap (io_out_1_bits_ctrl_isNutCoreTrap),
    .io_out_bits_data_imm           (io_out_1_bits_data_imm),
    .io_isWFI                       (_decoder2_io_isWFI),
    .vmEnable__bore                 (decoder2_vmEnable__bore),
    .intrVec__bore                  (decoder2_intrVec__bore)
  );
  assign _WIRE__bore = _GEN;	// src/main/scala/nutcore/frontend/IDU.scala:193:7, :219:35
endmodule

// VCS coverage exclude_file
module ram_4x147(	// src/main/scala/utils/FlushableQueue.scala:23:24
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [146:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [146:0] W0_data
);

  reg [146:0] Memory[0:3];	// src/main/scala/utils/FlushableQueue.scala:23:24
  always @(posedge W0_clk) begin	// src/main/scala/utils/FlushableQueue.scala:23:24
    if (W0_en & 1'h1)	// src/main/scala/utils/FlushableQueue.scala:23:24
      Memory[W0_addr] <= W0_data;	// src/main/scala/utils/FlushableQueue.scala:23:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/utils/FlushableQueue.scala:23:24
    reg [159:0] _RANDOM_MEM;	// src/main/scala/utils/FlushableQueue.scala:23:24
    initial begin	// src/main/scala/utils/FlushableQueue.scala:23:24
      `INIT_RANDOM_PROLOG_	// src/main/scala/utils/FlushableQueue.scala:23:24
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/utils/FlushableQueue.scala:23:24
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/utils/FlushableQueue.scala:23:24
          end	// src/main/scala/utils/FlushableQueue.scala:23:24
          Memory[i[1:0]] = _RANDOM_MEM[146:0];	// src/main/scala/utils/FlushableQueue.scala:23:24
        end	// src/main/scala/utils/FlushableQueue.scala:23:24
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 147'bx;	// src/main/scala/utils/FlushableQueue.scala:23:24
endmodule

module FlushableQueue(	// src/main/scala/utils/FlushableQueue.scala:17:7
  input         clock,	// src/main/scala/utils/FlushableQueue.scala:17:7
                reset,	// src/main/scala/utils/FlushableQueue.scala:17:7
  output        io_enq_ready,	// src/main/scala/utils/FlushableQueue.scala:21:14
  input         io_enq_valid,	// src/main/scala/utils/FlushableQueue.scala:21:14
  input  [63:0] io_enq_bits_instr,	// src/main/scala/utils/FlushableQueue.scala:21:14
  input  [38:0] io_enq_bits_pc,	// src/main/scala/utils/FlushableQueue.scala:21:14
                io_enq_bits_pnpc,	// src/main/scala/utils/FlushableQueue.scala:21:14
  input         io_enq_bits_exceptionVec_12,	// src/main/scala/utils/FlushableQueue.scala:21:14
  input  [3:0]  io_enq_bits_brIdx,	// src/main/scala/utils/FlushableQueue.scala:21:14
  input         io_deq_ready,	// src/main/scala/utils/FlushableQueue.scala:21:14
  output        io_deq_valid,	// src/main/scala/utils/FlushableQueue.scala:21:14
  output [63:0] io_deq_bits_instr,	// src/main/scala/utils/FlushableQueue.scala:21:14
  output [38:0] io_deq_bits_pc,	// src/main/scala/utils/FlushableQueue.scala:21:14
                io_deq_bits_pnpc,	// src/main/scala/utils/FlushableQueue.scala:21:14
  output        io_deq_bits_exceptionVec_12,	// src/main/scala/utils/FlushableQueue.scala:21:14
  output [3:0]  io_deq_bits_brIdx,	// src/main/scala/utils/FlushableQueue.scala:21:14
  input         io_flush	// src/main/scala/utils/FlushableQueue.scala:21:14
);

  wire [146:0] _ram_ext_R0_data;	// src/main/scala/utils/FlushableQueue.scala:23:24
  reg  [1:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/utils/FlushableQueue.scala:26:35
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/FlushableQueue.scala:28:41
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/utils/FlushableQueue.scala:26:35, :28:41, :29:{33,36}
  wire         full = ptr_match & maybe_full;	// src/main/scala/utils/FlushableQueue.scala:26:35, :28:41, :30:32
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/FlushableQueue.scala:30:32, :46:19
  always @(posedge clock) begin	// src/main/scala/utils/FlushableQueue.scala:17:7
    if (reset) begin	// src/main/scala/utils/FlushableQueue.scala:17:7
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/utils/FlushableQueue.scala:17:7, :26:35
    end
    else begin	// src/main/scala/utils/FlushableQueue.scala:17:7
      automatic logic do_deq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/FlushableQueue.scala:29:33, :45:19
      if (io_flush) begin	// src/main/scala/utils/FlushableQueue.scala:21:14
        enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      end
      else begin	// src/main/scala/utils/FlushableQueue.scala:21:14
        if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
        if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/FlushableQueue.scala:26:35, :41:{16,28}, :42:16, :62:19, :67:16
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/FlushableQueue.scala:17:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/FlushableQueue.scala:17:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/FlushableQueue.scala:17:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/FlushableQueue.scala:17:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/utils/FlushableQueue.scala:17:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/FlushableQueue.scala:17:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/FlushableQueue.scala:17:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/FlushableQueue.scala:17:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/utils/FlushableQueue.scala:17:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/FlushableQueue.scala:17:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/FlushableQueue.scala:17:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/FlushableQueue.scala:17:7, :26:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/FlushableQueue.scala:17:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/FlushableQueue.scala:17:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x147 ram_ext (	// src/main/scala/utils/FlushableQueue.scala:23:24
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/utils/FlushableQueue.scala:17:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_brIdx,
        io_enq_bits_exceptionVec_12,
        io_enq_bits_pnpc,
        io_enq_bits_pc,
        io_enq_bits_instr})	// src/main/scala/utils/FlushableQueue.scala:23:24
  );
  assign io_enq_ready = ~full;	// src/main/scala/utils/FlushableQueue.scala:17:7, :30:32, :46:19
  assign io_deq_valid = ~empty;	// src/main/scala/utils/FlushableQueue.scala:17:7, :29:33, :45:19
  assign io_deq_bits_instr = _ram_ext_R0_data[63:0];	// src/main/scala/utils/FlushableQueue.scala:17:7, :23:24
  assign io_deq_bits_pc = _ram_ext_R0_data[102:64];	// src/main/scala/utils/FlushableQueue.scala:17:7, :23:24
  assign io_deq_bits_pnpc = _ram_ext_R0_data[141:103];	// src/main/scala/utils/FlushableQueue.scala:17:7, :23:24
  assign io_deq_bits_exceptionVec_12 = _ram_ext_R0_data[142];	// src/main/scala/utils/FlushableQueue.scala:17:7, :23:24
  assign io_deq_bits_brIdx = _ram_ext_R0_data[146:143];	// src/main/scala/utils/FlushableQueue.scala:17:7, :23:24
endmodule

module Frontend_inorder(	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
  input         clock,	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
                reset,	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
                io_imem_req_ready,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_imem_req_valid,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [38:0] io_imem_req_bits_addr,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [86:0] io_imem_req_bits_user,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_imem_resp_ready,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  input         io_imem_resp_valid,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  input  [63:0] io_imem_resp_bits_rdata,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  input  [86:0] io_imem_resp_bits_user,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  input         io_out_0_ready,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_0_valid,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [63:0] io_out_0_bits_cf_instr,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [38:0] io_out_0_bits_cf_pc,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_pnpc,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_0_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_0,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_1,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_2,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_3,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_4,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_5,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_6,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_7,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_8,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_9,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_10,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_cf_intrVec_11,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [3:0]  io_out_0_bits_cf_brIdx,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_0_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_ctrl_src1Type,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_ctrl_src2Type,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [2:0]  io_out_0_bits_ctrl_fuType,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [6:0]  io_out_0_bits_ctrl_fuOpType,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [4:0]  io_out_0_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_0_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_0_bits_ctrl_rfWen,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [4:0]  io_out_0_bits_ctrl_rfDest,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_0_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [63:0] io_out_0_bits_data_imm,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  input         io_out_1_ready,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_1_valid,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [63:0] io_out_1_bits_cf_instr,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [38:0] io_out_1_bits_cf_pc,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_pnpc,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_1_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_0,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_1,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_2,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_3,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_4,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_5,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_6,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_7,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_8,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_9,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_10,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_cf_intrVec_11,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [3:0]  io_out_1_bits_cf_brIdx,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_1_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_ctrl_src1Type,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_ctrl_src2Type,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [2:0]  io_out_1_bits_ctrl_fuType,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [6:0]  io_out_1_bits_ctrl_fuOpType,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [4:0]  io_out_1_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_out_1_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_1_bits_ctrl_rfWen,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [4:0]  io_out_1_bits_ctrl_rfDest,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output        io_out_1_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [63:0] io_out_1_bits_data_imm,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  output [3:0]  io_flushVec,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  input  [38:0] io_redirect_target,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
  input         io_redirect_valid,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                io_ipf,	// src/main/scala/nutcore/frontend/Frontend.scala:36:14
                idu_decoder1_vmEnable__bore,
                idu_decoder2_vmEnable__bore,
  input  [11:0] idu_decoder1_intrVec__bore,
                idu_decoder2_intrVec__bore,
  output        idu__WIRE__bore,
  input         ifu_bp1_flushTLB__bore,
                ifu_bp1_req__bore_valid,
  input  [38:0] ifu_bp1_req__bore_pc,
  input         ifu_bp1_req__bore_isMissPredict,
  input  [38:0] ifu_bp1_req__bore_actualTarget,
  input         ifu_bp1_req__bore_actualTaken,
  input  [6:0]  ifu_bp1_req__bore_fuOpType,
  input  [1:0]  ifu_bp1_req__bore_btbType,
  input         ifu_bp1_req__bore_isRVC,
                ifu_bp1_flushBTB__bore
);

  wire        _ibf_io_in_q_io_enq_ready;	// src/main/scala/utils/FlushableQueue.scala:94:21
  wire        _ibf_io_in_q_io_deq_valid;	// src/main/scala/utils/FlushableQueue.scala:94:21
  wire [63:0] _ibf_io_in_q_io_deq_bits_instr;	// src/main/scala/utils/FlushableQueue.scala:94:21
  wire [38:0] _ibf_io_in_q_io_deq_bits_pc;	// src/main/scala/utils/FlushableQueue.scala:94:21
  wire [38:0] _ibf_io_in_q_io_deq_bits_pnpc;	// src/main/scala/utils/FlushableQueue.scala:94:21
  wire        _ibf_io_in_q_io_deq_bits_exceptionVec_12;	// src/main/scala/utils/FlushableQueue.scala:94:21
  wire [3:0]  _ibf_io_in_q_io_deq_bits_brIdx;	// src/main/scala/utils/FlushableQueue.scala:94:21
  wire        _idu_io_in_0_ready;	// src/main/scala/nutcore/frontend/Frontend.scala:96:20
  wire        _idu_io_out_0_valid;	// src/main/scala/nutcore/frontend/Frontend.scala:96:20
  wire        _ibf_io_in_ready;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire        _ibf_io_out_valid;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire [63:0] _ibf_io_out_bits_instr;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire [38:0] _ibf_io_out_bits_pc;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire [38:0] _ibf_io_out_bits_pnpc;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire        _ibf_io_out_bits_exceptionVec_12;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire [3:0]  _ibf_io_out_bits_brIdx;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire        _ibf_io_out_bits_crossPageIPFFix;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
  wire [81:0] _ifu_io_imem_req_bits_user;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  wire        _ifu_io_out_valid;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  wire [63:0] _ifu_io_out_bits_instr;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  wire [38:0] _ifu_io_out_bits_pc;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  wire [38:0] _ifu_io_out_bits_pnpc;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  wire        _ifu_io_out_bits_exceptionVec_12;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  wire [3:0]  _ifu_io_out_bits_brIdx;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  wire [3:0]  _ifu_io_flushVec;	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
  reg         valid;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [63:0] idu_io_in_0_bits_r_instr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] idu_io_in_0_bits_r_pc;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] idu_io_in_0_bits_r_pnpc;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         idu_io_in_0_bits_r_exceptionVec_12;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  idu_io_in_0_bits_r_brIdx;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         idu_io_in_0_bits_r_crossPageIPFFix;	// src/main/scala/utils/Pipeline.scala:30:28
  always @(posedge clock) begin	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
    automatic logic _idu_io_in_0_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    _idu_io_in_0_bits_T = _ibf_io_out_valid & _idu_io_in_0_ready;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19, :96:20, src/main/scala/utils/Pipeline.scala:26:22
    if (reset)	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
      valid <= 1'h0;	// src/main/scala/utils/Pipeline.scala:24:24
    else	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
      valid <=
        ~(_ifu_io_flushVec[1])
        & (_idu_io_in_0_bits_T | ~(io_out_0_ready & _idu_io_out_0_valid) & valid);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/frontend/Frontend.scala:94:20, :96:20, :106:80, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}, :27:{20,28}
    if (_idu_io_in_0_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      idu_io_in_0_bits_r_instr <= _ibf_io_out_bits_instr;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19, src/main/scala/utils/Pipeline.scala:30:28
      idu_io_in_0_bits_r_pc <= _ibf_io_out_bits_pc;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19, src/main/scala/utils/Pipeline.scala:30:28
      idu_io_in_0_bits_r_pnpc <= _ibf_io_out_bits_pnpc;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19, src/main/scala/utils/Pipeline.scala:30:28
      idu_io_in_0_bits_r_exceptionVec_12 <= _ibf_io_out_bits_exceptionVec_12;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19, src/main/scala/utils/Pipeline.scala:30:28
      idu_io_in_0_bits_r_brIdx <= _ibf_io_out_bits_brIdx;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19, src/main/scala/utils/Pipeline.scala:30:28
      idu_io_in_0_bits_r_crossPageIPFFix <= _ibf_io_out_bits_crossPageIPFFix;	// src/main/scala/nutcore/frontend/Frontend.scala:95:19, src/main/scala/utils/Pipeline.scala:30:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
        end	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
        valid = _RANDOM[3'h0][0];	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, src/main/scala/utils/Pipeline.scala:24:24
        idu_io_in_0_bits_r_instr = {_RANDOM[3'h0][31:1], _RANDOM[3'h1], _RANDOM[3'h2][0]};	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        idu_io_in_0_bits_r_pc = {_RANDOM[3'h2][31:1], _RANDOM[3'h3][7:0]};	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, src/main/scala/utils/Pipeline.scala:30:28
        idu_io_in_0_bits_r_pnpc = {_RANDOM[3'h3][31:8], _RANDOM[3'h4][14:0]};	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, src/main/scala/utils/Pipeline.scala:30:28
        idu_io_in_0_bits_r_exceptionVec_12 = _RANDOM[3'h6][4];	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, src/main/scala/utils/Pipeline.scala:30:28
        idu_io_in_0_bits_r_brIdx = _RANDOM[3'h6][23:20];	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, src/main/scala/utils/Pipeline.scala:30:28
        idu_io_in_0_bits_r_crossPageIPFFix = _RANDOM[3'h6][25];	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, src/main/scala/utils/Pipeline.scala:30:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/frontend/Frontend.scala:93:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IFU_inorder ifu (	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
    .clock                       (clock),
    .reset                       (reset),
    .io_imem_req_ready           (io_imem_req_ready),
    .io_imem_req_valid           (io_imem_req_valid),
    .io_imem_req_bits_addr       (io_imem_req_bits_addr),
    .io_imem_req_bits_user       (_ifu_io_imem_req_bits_user),
    .io_imem_resp_ready          (io_imem_resp_ready),
    .io_imem_resp_valid          (io_imem_resp_valid),
    .io_imem_resp_bits_rdata     (io_imem_resp_bits_rdata),
    .io_imem_resp_bits_user      (io_imem_resp_bits_user[81:0]),	// src/main/scala/nutcore/frontend/Frontend.scala:115:11
    .io_out_ready                (_ibf_io_in_q_io_enq_ready),	// src/main/scala/utils/FlushableQueue.scala:94:21
    .io_out_valid                (_ifu_io_out_valid),
    .io_out_bits_instr           (_ifu_io_out_bits_instr),
    .io_out_bits_pc              (_ifu_io_out_bits_pc),
    .io_out_bits_pnpc            (_ifu_io_out_bits_pnpc),
    .io_out_bits_exceptionVec_12 (_ifu_io_out_bits_exceptionVec_12),
    .io_out_bits_brIdx           (_ifu_io_out_bits_brIdx),
    .io_redirect_target          (io_redirect_target),
    .io_redirect_valid           (io_redirect_valid),
    .io_flushVec                 (_ifu_io_flushVec),
    .io_ipf                      (io_ipf),
    .bp1_flushTLB__bore          (ifu_bp1_flushTLB__bore),
    .bp1_req__bore_valid         (ifu_bp1_req__bore_valid),
    .bp1_req__bore_pc            (ifu_bp1_req__bore_pc),
    .bp1_req__bore_isMissPredict (ifu_bp1_req__bore_isMissPredict),
    .bp1_req__bore_actualTarget  (ifu_bp1_req__bore_actualTarget),
    .bp1_req__bore_actualTaken   (ifu_bp1_req__bore_actualTaken),
    .bp1_req__bore_fuOpType      (ifu_bp1_req__bore_fuOpType),
    .bp1_req__bore_btbType       (ifu_bp1_req__bore_btbType),
    .bp1_req__bore_isRVC         (ifu_bp1_req__bore_isRVC),
    .bp1_flushBTB__bore          (ifu_bp1_flushBTB__bore)
  );
  NaiveRVCAlignBuffer ibf (	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
    .clock                       (clock),
    .reset                       (reset),
    .io_in_ready                 (_ibf_io_in_ready),
    .io_in_valid                 (_ibf_io_in_q_io_deq_valid),	// src/main/scala/utils/FlushableQueue.scala:94:21
    .io_in_bits_instr            (_ibf_io_in_q_io_deq_bits_instr),	// src/main/scala/utils/FlushableQueue.scala:94:21
    .io_in_bits_pc               (_ibf_io_in_q_io_deq_bits_pc),	// src/main/scala/utils/FlushableQueue.scala:94:21
    .io_in_bits_pnpc             (_ibf_io_in_q_io_deq_bits_pnpc),	// src/main/scala/utils/FlushableQueue.scala:94:21
    .io_in_bits_exceptionVec_12  (_ibf_io_in_q_io_deq_bits_exceptionVec_12),	// src/main/scala/utils/FlushableQueue.scala:94:21
    .io_in_bits_brIdx            (_ibf_io_in_q_io_deq_bits_brIdx),	// src/main/scala/utils/FlushableQueue.scala:94:21
    .io_out_ready                (_idu_io_in_0_ready),	// src/main/scala/nutcore/frontend/Frontend.scala:96:20
    .io_out_valid                (_ibf_io_out_valid),
    .io_out_bits_instr           (_ibf_io_out_bits_instr),
    .io_out_bits_pc              (_ibf_io_out_bits_pc),
    .io_out_bits_pnpc            (_ibf_io_out_bits_pnpc),
    .io_out_bits_exceptionVec_12 (_ibf_io_out_bits_exceptionVec_12),
    .io_out_bits_brIdx           (_ibf_io_out_bits_brIdx),
    .io_out_bits_crossPageIPFFix (_ibf_io_out_bits_crossPageIPFFix),
    .io_flush                    (_ifu_io_flushVec[1])	// src/main/scala/nutcore/frontend/Frontend.scala:94:20, :106:80
  );
  IDU idu (	// src/main/scala/nutcore/frontend/Frontend.scala:96:20
    .io_in_0_ready                    (_idu_io_in_0_ready),
    .io_in_0_valid                    (valid),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_0_bits_instr               (idu_io_in_0_bits_r_instr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_0_bits_pc                  (idu_io_in_0_bits_r_pc),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_0_bits_pnpc                (idu_io_in_0_bits_r_pnpc),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_0_bits_exceptionVec_12     (idu_io_in_0_bits_r_exceptionVec_12),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_0_bits_brIdx               (idu_io_in_0_bits_r_brIdx),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_0_bits_crossPageIPFFix     (idu_io_in_0_bits_r_crossPageIPFFix),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_0_ready                   (io_out_0_ready),
    .io_out_0_valid                   (_idu_io_out_0_valid),
    .io_out_0_bits_cf_instr           (io_out_0_bits_cf_instr),
    .io_out_0_bits_cf_pc              (io_out_0_bits_cf_pc),
    .io_out_0_bits_cf_pnpc            (io_out_0_bits_cf_pnpc),
    .io_out_0_bits_cf_exceptionVec_1  (io_out_0_bits_cf_exceptionVec_1),
    .io_out_0_bits_cf_exceptionVec_2  (io_out_0_bits_cf_exceptionVec_2),
    .io_out_0_bits_cf_exceptionVec_12 (io_out_0_bits_cf_exceptionVec_12),
    .io_out_0_bits_cf_intrVec_0       (io_out_0_bits_cf_intrVec_0),
    .io_out_0_bits_cf_intrVec_1       (io_out_0_bits_cf_intrVec_1),
    .io_out_0_bits_cf_intrVec_2       (io_out_0_bits_cf_intrVec_2),
    .io_out_0_bits_cf_intrVec_3       (io_out_0_bits_cf_intrVec_3),
    .io_out_0_bits_cf_intrVec_4       (io_out_0_bits_cf_intrVec_4),
    .io_out_0_bits_cf_intrVec_5       (io_out_0_bits_cf_intrVec_5),
    .io_out_0_bits_cf_intrVec_6       (io_out_0_bits_cf_intrVec_6),
    .io_out_0_bits_cf_intrVec_7       (io_out_0_bits_cf_intrVec_7),
    .io_out_0_bits_cf_intrVec_8       (io_out_0_bits_cf_intrVec_8),
    .io_out_0_bits_cf_intrVec_9       (io_out_0_bits_cf_intrVec_9),
    .io_out_0_bits_cf_intrVec_10      (io_out_0_bits_cf_intrVec_10),
    .io_out_0_bits_cf_intrVec_11      (io_out_0_bits_cf_intrVec_11),
    .io_out_0_bits_cf_brIdx           (io_out_0_bits_cf_brIdx),
    .io_out_0_bits_cf_crossPageIPFFix (io_out_0_bits_cf_crossPageIPFFix),
    .io_out_0_bits_ctrl_src1Type      (io_out_0_bits_ctrl_src1Type),
    .io_out_0_bits_ctrl_src2Type      (io_out_0_bits_ctrl_src2Type),
    .io_out_0_bits_ctrl_fuType        (io_out_0_bits_ctrl_fuType),
    .io_out_0_bits_ctrl_fuOpType      (io_out_0_bits_ctrl_fuOpType),
    .io_out_0_bits_ctrl_rfSrc1        (io_out_0_bits_ctrl_rfSrc1),
    .io_out_0_bits_ctrl_rfSrc2        (io_out_0_bits_ctrl_rfSrc2),
    .io_out_0_bits_ctrl_rfWen         (io_out_0_bits_ctrl_rfWen),
    .io_out_0_bits_ctrl_rfDest        (io_out_0_bits_ctrl_rfDest),
    .io_out_0_bits_ctrl_isNutCoreTrap (io_out_0_bits_ctrl_isNutCoreTrap),
    .io_out_0_bits_data_imm           (io_out_0_bits_data_imm),
    .io_out_1_ready                   (io_out_1_ready),
    .io_out_1_valid                   (io_out_1_valid),
    .io_out_1_bits_cf_instr           (io_out_1_bits_cf_instr),
    .io_out_1_bits_cf_pc              (io_out_1_bits_cf_pc),
    .io_out_1_bits_cf_pnpc            (io_out_1_bits_cf_pnpc),
    .io_out_1_bits_cf_exceptionVec_1  (io_out_1_bits_cf_exceptionVec_1),
    .io_out_1_bits_cf_exceptionVec_2  (io_out_1_bits_cf_exceptionVec_2),
    .io_out_1_bits_cf_exceptionVec_12 (io_out_1_bits_cf_exceptionVec_12),
    .io_out_1_bits_cf_intrVec_0       (io_out_1_bits_cf_intrVec_0),
    .io_out_1_bits_cf_intrVec_1       (io_out_1_bits_cf_intrVec_1),
    .io_out_1_bits_cf_intrVec_2       (io_out_1_bits_cf_intrVec_2),
    .io_out_1_bits_cf_intrVec_3       (io_out_1_bits_cf_intrVec_3),
    .io_out_1_bits_cf_intrVec_4       (io_out_1_bits_cf_intrVec_4),
    .io_out_1_bits_cf_intrVec_5       (io_out_1_bits_cf_intrVec_5),
    .io_out_1_bits_cf_intrVec_6       (io_out_1_bits_cf_intrVec_6),
    .io_out_1_bits_cf_intrVec_7       (io_out_1_bits_cf_intrVec_7),
    .io_out_1_bits_cf_intrVec_8       (io_out_1_bits_cf_intrVec_8),
    .io_out_1_bits_cf_intrVec_9       (io_out_1_bits_cf_intrVec_9),
    .io_out_1_bits_cf_intrVec_10      (io_out_1_bits_cf_intrVec_10),
    .io_out_1_bits_cf_intrVec_11      (io_out_1_bits_cf_intrVec_11),
    .io_out_1_bits_cf_brIdx           (io_out_1_bits_cf_brIdx),
    .io_out_1_bits_cf_crossPageIPFFix (io_out_1_bits_cf_crossPageIPFFix),
    .io_out_1_bits_ctrl_src1Type      (io_out_1_bits_ctrl_src1Type),
    .io_out_1_bits_ctrl_src2Type      (io_out_1_bits_ctrl_src2Type),
    .io_out_1_bits_ctrl_fuType        (io_out_1_bits_ctrl_fuType),
    .io_out_1_bits_ctrl_fuOpType      (io_out_1_bits_ctrl_fuOpType),
    .io_out_1_bits_ctrl_rfSrc1        (io_out_1_bits_ctrl_rfSrc1),
    .io_out_1_bits_ctrl_rfSrc2        (io_out_1_bits_ctrl_rfSrc2),
    .io_out_1_bits_ctrl_rfWen         (io_out_1_bits_ctrl_rfWen),
    .io_out_1_bits_ctrl_rfDest        (io_out_1_bits_ctrl_rfDest),
    .io_out_1_bits_ctrl_isNutCoreTrap (io_out_1_bits_ctrl_isNutCoreTrap),
    .io_out_1_bits_data_imm           (io_out_1_bits_data_imm),
    .decoder1_vmEnable__bore          (idu_decoder1_vmEnable__bore),
    .decoder2_vmEnable__bore          (idu_decoder2_vmEnable__bore),
    .decoder1_intrVec__bore           (idu_decoder1_intrVec__bore),
    .decoder2_intrVec__bore           (idu_decoder2_intrVec__bore),
    ._WIRE__bore                      (idu__WIRE__bore)
  );
  FlushableQueue ibf_io_in_q (	// src/main/scala/utils/FlushableQueue.scala:94:21
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_ibf_io_in_q_io_enq_ready),
    .io_enq_valid                (_ifu_io_out_valid),	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
    .io_enq_bits_instr           (_ifu_io_out_bits_instr),	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
    .io_enq_bits_pc              (_ifu_io_out_bits_pc),	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
    .io_enq_bits_pnpc            (_ifu_io_out_bits_pnpc),	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
    .io_enq_bits_exceptionVec_12 (_ifu_io_out_bits_exceptionVec_12),	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
    .io_enq_bits_brIdx           (_ifu_io_out_bits_brIdx),	// src/main/scala/nutcore/frontend/Frontend.scala:94:20
    .io_deq_ready                (_ibf_io_in_ready),	// src/main/scala/nutcore/frontend/Frontend.scala:95:19
    .io_deq_valid                (_ibf_io_in_q_io_deq_valid),
    .io_deq_bits_instr           (_ibf_io_in_q_io_deq_bits_instr),
    .io_deq_bits_pc              (_ibf_io_in_q_io_deq_bits_pc),
    .io_deq_bits_pnpc            (_ibf_io_in_q_io_deq_bits_pnpc),
    .io_deq_bits_exceptionVec_12 (_ibf_io_in_q_io_deq_bits_exceptionVec_12),
    .io_deq_bits_brIdx           (_ibf_io_in_q_io_deq_bits_brIdx),
    .io_flush                    (_ifu_io_flushVec[0])	// src/main/scala/nutcore/frontend/Frontend.scala:94:20, :105:58
  );
  assign io_imem_req_bits_user = {5'h0, _ifu_io_imem_req_bits_user};	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, :94:20, :115:11
  assign io_out_0_valid = _idu_io_out_0_valid;	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, :96:20
  assign io_flushVec = _ifu_io_flushVec;	// src/main/scala/nutcore/frontend/Frontend.scala:93:7, :94:20
endmodule

// VCS coverage exclude_file
module rf_32x64(	// src/main/scala/nutcore/RF.scala:30:15
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [63:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:31];	// src/main/scala/nutcore/RF.scala:30:15
  always @(posedge W0_clk) begin	// src/main/scala/nutcore/RF.scala:30:15
    if (W0_en & 1'h1)	// src/main/scala/nutcore/RF.scala:30:15
      Memory[W0_addr] <= W0_data;	// src/main/scala/nutcore/RF.scala:30:15
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/nutcore/RF.scala:30:15
    reg [63:0] _RANDOM_MEM;	// src/main/scala/nutcore/RF.scala:30:15
    initial begin	// src/main/scala/nutcore/RF.scala:30:15
      `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/RF.scala:30:15
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/nutcore/RF.scala:30:15
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/nutcore/RF.scala:30:15
          end	// src/main/scala/nutcore/RF.scala:30:15
          Memory[i[4:0]] = _RANDOM_MEM;	// src/main/scala/nutcore/RF.scala:30:15
        end	// src/main/scala/nutcore/RF.scala:30:15
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/nutcore/RF.scala:30:15
  assign R1_data = R1_en ? Memory[R1_addr] : 64'bx;	// src/main/scala/nutcore/RF.scala:30:15
endmodule

module ISU(	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  input         clock,	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
                reset,	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  output        io_in_0_ready,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_in_0_valid,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [63:0] io_in_0_bits_cf_instr,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [38:0] io_in_0_bits_cf_pc,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_pnpc,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_in_0_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_0,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_1,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_2,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_3,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_4,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_5,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_6,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_7,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_8,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_9,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_10,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_cf_intrVec_11,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [3:0]  io_in_0_bits_cf_brIdx,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_in_0_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_ctrl_src1Type,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_ctrl_src2Type,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [2:0]  io_in_0_bits_ctrl_fuType,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [6:0]  io_in_0_bits_ctrl_fuOpType,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [4:0]  io_in_0_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_in_0_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_in_0_bits_ctrl_rfWen,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [4:0]  io_in_0_bits_ctrl_rfDest,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_in_0_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [63:0] io_in_0_bits_data_imm,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_out_ready,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output [63:0] io_out_bits_cf_instr,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output [38:0] io_out_bits_cf_pc,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_pnpc,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output        io_out_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_0,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_1,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_2,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_3,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_4,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_5,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_6,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_7,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_8,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_9,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_10,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_cf_intrVec_11,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output [3:0]  io_out_bits_cf_brIdx,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output        io_out_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output [2:0]  io_out_bits_ctrl_fuType,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output [6:0]  io_out_bits_ctrl_fuOpType,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output        io_out_bits_ctrl_rfWen,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output [4:0]  io_out_bits_ctrl_rfDest,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output        io_out_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  output [63:0] io_out_bits_data_src1,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_data_src2,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_out_bits_data_imm,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_wb_rfWen,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [4:0]  io_wb_rfDest,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [63:0] io_wb_rfData,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_forward_valid,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
                io_forward_wb_rfWen,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [4:0]  io_forward_wb_rfDest,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [63:0] io_forward_wb_rfData,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input  [2:0]  io_forward_fuType,	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
  input         io_flush	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
);

  wire [63:0] _rf_ext_R0_data;	// src/main/scala/nutcore/RF.scala:30:15
  wire [63:0] _rf_ext_R1_data;	// src/main/scala/nutcore/RF.scala:30:15
  wire        forwardRfWen = io_forward_wb_rfWen & io_forward_valid;	// src/main/scala/nutcore/backend/seq/ISU.scala:43:42
  wire        dontForward1 = (|io_forward_fuType) & io_forward_fuType != 3'h1;	// src/main/scala/nutcore/backend/seq/ISU.scala:44:{41,57,79}
  wire        src1DependEX =
    (|io_in_0_bits_ctrl_rfSrc1) & io_in_0_bits_ctrl_rfSrc1 == io_forward_wb_rfDest
    & forwardRfWen;	// src/main/scala/nutcore/backend/seq/ISU.scala:41:{69,88,100}, :43:42
  wire        src2DependEX =
    (|io_in_0_bits_ctrl_rfSrc2) & io_in_0_bits_ctrl_rfSrc2 == io_forward_wb_rfDest
    & forwardRfWen;	// src/main/scala/nutcore/backend/seq/ISU.scala:41:{69,88,100}, :43:42
  wire        src1ForwardNextCycle = src1DependEX & ~dontForward1;	// src/main/scala/nutcore/backend/seq/ISU.scala:41:100, :44:57, :50:{43,46}
  wire        src2ForwardNextCycle = src2DependEX & ~dontForward1;	// src/main/scala/nutcore/backend/seq/ISU.scala:41:100, :44:57, :50:46, :51:43
  wire        src1Forward =
    (|io_in_0_bits_ctrl_rfSrc1) & io_in_0_bits_ctrl_rfSrc1 == io_wb_rfDest & io_wb_rfWen
    & (~dontForward1 | ~src1DependEX);	// src/main/scala/nutcore/backend/seq/ISU.scala:41:{69,88,100}, :44:57, :52:{34,40,55}
  wire        src2Forward =
    (|io_in_0_bits_ctrl_rfSrc2) & io_in_0_bits_ctrl_rfSrc2 == io_wb_rfDest & io_wb_rfWen
    & (~dontForward1 | ~src2DependEX);	// src/main/scala/nutcore/backend/seq/ISU.scala:41:{69,88,100}, :44:57, :52:40, :53:{34,40,55}
  reg  [31:0] busy;	// src/main/scala/nutcore/RF.scala:36:21
  wire [31:0] _src1Ready_T = busy >> io_in_0_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/RF.scala:36:21, :37:37
  wire [31:0] _src2Ready_T = busy >> io_in_0_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/RF.scala:36:21, :37:37
  wire        io_out_valid_0 =
    io_in_0_valid & (~(_src1Ready_T[0]) | src1ForwardNextCycle | src1Forward)
    & (~(_src2Ready_T[0]) | src2ForwardNextCycle | src2Forward);	// src/main/scala/nutcore/RF.scala:37:37, src/main/scala/nutcore/backend/seq/ISU.scala:50:43, :51:43, :52:34, :53:34, :56:{19,62}, :57:{19,62}, :58:47
  wire        _GEN = io_out_ready & io_out_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/seq/ISU.scala:58:47, :99:33
  wire        _GEN_0 = io_in_0_valid & ~io_out_valid_0;	// src/main/scala/nutcore/backend/seq/ISU.scala:58:47, :97:{33,49,52}
  wire        _GEN_1 = io_out_valid_0 & ~_GEN;	// src/main/scala/nutcore/backend/seq/ISU.scala:58:47, :98:{33,47,50}, :99:33
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
    if (reset)	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
      busy <= 32'h0;	// src/main/scala/nutcore/RF.scala:36:21
    else if (io_flush)	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
      busy <= 32'h0;	// src/main/scala/nutcore/RF.scala:36:21
    else begin	// src/main/scala/nutcore/backend/seq/ISU.scala:28:14
      automatic logic [62:0] _wbClearMask_T_6 = 63'h1 << io_wb_rfDest;	// src/main/scala/nutcore/RF.scala:38:39
      automatic logic [62:0] _isuFireSetMask_T_1 = 63'h1 << io_in_0_bits_ctrl_rfDest;	// src/main/scala/nutcore/RF.scala:38:39
      busy <=
        {busy[31:1]
           & ~(io_wb_rfWen
               & ~((|io_wb_rfDest) & io_wb_rfDest == io_forward_wb_rfDest & forwardRfWen)
                 ? _wbClearMask_T_6[31:1]
                 : 31'h0) | (_GEN ? _isuFireSetMask_T_1[31:1] : 31'h0),
         1'h0};	// src/main/scala/nutcore/RF.scala:36:21, :38:{39,46}, :44:{16,24,26,38}, src/main/scala/nutcore/backend/seq/ISU.scala:27:7, :41:{69,88,100}, :43:42, :85:{24,37,40}, :87:27, :99:33
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
        busy = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/nutcore/RF.scala:36:21, src/main/scala/nutcore/backend/seq/ISU.scala:27:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  rf_32x64 rf_ext (	// src/main/scala/nutcore/RF.scala:30:15
    .R0_addr (io_in_0_bits_ctrl_rfSrc2),
    .R0_en   (1'h1),	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
    .R0_clk  (clock),
    .R0_data (_rf_ext_R0_data),
    .R1_addr (io_in_0_bits_ctrl_rfSrc1),
    .R1_en   (1'h1),	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
    .R1_clk  (clock),
    .R1_data (_rf_ext_R1_data),
    .W0_addr (io_wb_rfDest),
    .W0_en   (io_wb_rfWen),
    .W0_clk  (clock),
    .W0_data (io_wb_rfData)
  );
  assign io_in_0_ready = ~io_in_0_valid | _GEN;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7, :91:{21,37}, :99:33
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7, :58:47
  assign io_out_bits_cf_instr = io_in_0_bits_cf_instr;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_pc = io_in_0_bits_cf_pc;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_pnpc = io_in_0_bits_cf_pnpc;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_exceptionVec_1 = io_in_0_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_exceptionVec_2 = io_in_0_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_exceptionVec_12 = io_in_0_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_0 = io_in_0_bits_cf_intrVec_0;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_1 = io_in_0_bits_cf_intrVec_1;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_2 = io_in_0_bits_cf_intrVec_2;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_3 = io_in_0_bits_cf_intrVec_3;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_4 = io_in_0_bits_cf_intrVec_4;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_5 = io_in_0_bits_cf_intrVec_5;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_6 = io_in_0_bits_cf_intrVec_6;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_7 = io_in_0_bits_cf_intrVec_7;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_8 = io_in_0_bits_cf_intrVec_8;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_9 = io_in_0_bits_cf_intrVec_9;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_10 = io_in_0_bits_cf_intrVec_10;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_intrVec_11 = io_in_0_bits_cf_intrVec_11;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_brIdx = io_in_0_bits_cf_brIdx;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_cf_crossPageIPFFix = io_in_0_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_ctrl_fuType = io_in_0_bits_ctrl_fuType;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_ctrl_fuOpType = io_in_0_bits_ctrl_fuOpType;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_ctrl_rfWen = io_in_0_bits_ctrl_rfWen;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_ctrl_rfDest = io_in_0_bits_ctrl_rfDest;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_ctrl_isNutCoreTrap = io_in_0_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
  assign io_out_bits_data_src1 =
    (io_in_0_bits_ctrl_src1Type
       ? {{25{io_in_0_bits_cf_pc[38]}}, io_in_0_bits_cf_pc}
       : 64'h0) | (src1ForwardNextCycle ? io_forward_wb_rfData : 64'h0)
    | (src1Forward & ~src1ForwardNextCycle ? io_wb_rfData : 64'h0)
    | (io_in_0_bits_ctrl_src1Type | src1ForwardNextCycle | src1Forward
       | io_in_0_bits_ctrl_rfSrc1 == 5'h0
         ? 64'h0
         : _rf_ext_R1_data);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/RF.scala:30:15, :31:42, src/main/scala/nutcore/backend/seq/ISU.scala:27:7, :41:69, :50:43, :52:34, :66:{18,21}, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
  assign io_out_bits_data_src2 =
    (io_in_0_bits_ctrl_src2Type ? io_in_0_bits_data_imm : 64'h0)
    | (src2ForwardNextCycle ? io_forward_wb_rfData : 64'h0)
    | (src2Forward & ~src2ForwardNextCycle ? io_wb_rfData : 64'h0)
    | (io_in_0_bits_ctrl_src2Type | src2ForwardNextCycle | src2Forward
       | io_in_0_bits_ctrl_rfSrc2 == 5'h0
         ? 64'h0
         : _rf_ext_R0_data);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/RF.scala:30:15, :31:42, src/main/scala/nutcore/backend/seq/ISU.scala:27:7, :41:69, :51:43, :53:34, :72:{18,21}
  assign io_out_bits_data_imm = io_in_0_bits_data_imm;	// src/main/scala/nutcore/backend/seq/ISU.scala:27:7
endmodule

module ALU(	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
  input         clock,	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
                reset,	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
                io_in_valid,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  input  [63:0] io_in_bits_src1,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
                io_in_bits_src2,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  input  [6:0]  io_in_bits_func,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  output [63:0] io_out_bits,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  input  [63:0] io_cfIn_instr,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  input  [38:0] io_cfIn_pc,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
                io_cfIn_pnpc,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  input  [3:0]  io_cfIn_brIdx,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  output [38:0] io_redirect_target,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  output        io_redirect_valid,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  input  [63:0] io_offset,	// src/main/scala/nutcore/backend/fu/ALU.scala:76:14
  output        REG__bore_valid,
  output [38:0] REG__bore_pc,
  output        REG__bore_isMissPredict,
  output [38:0] REG__bore_actualTarget,
  output        REG__bore_actualTaken,
  output [6:0]  REG__bore_fuOpType,
  output [1:0]  REG__bore_btbType,
  output        REG__bore_isRVC
);

  wire [38:0]  io_redirect_target_0;	// src/main/scala/nutcore/backend/fu/ALU.scala:124:28
  wire [64:0]  _adderRes_T_3 =
    {1'h0, io_in_bits_src1} + {1'h0, io_in_bits_src2 ^ {64{~(io_in_bits_func[6])}}}
    + {64'h0, ~(io_in_bits_func[6])};	// src/main/scala/nutcore/backend/fu/ALU.scala:60:31, :87:20, :88:{24,33,39,60}
  wire [63:0]  xorRes = io_in_bits_src1 ^ io_in_bits_src2;	// src/main/scala/nutcore/backend/fu/ALU.scala:89:21
  wire         slt = xorRes[63] ^ ~(_adderRes_T_3[64]);	// src/main/scala/nutcore/backend/fu/ALU.scala:88:60, :89:21, :90:{14,23}, :91:{19,28}
  wire [63:0]  shsrc1 =
    io_in_bits_func == 7'h2D
      ? {{32{io_in_bits_src1[31]}}, io_in_bits_src1[31:0]}
      : io_in_bits_func == 7'h25 ? {32'h0, io_in_bits_src1[31:0]} : io_in_bits_src1;	// src/main/scala/nutcore/backend/fu/ALU.scala:94:35, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, :49:41, src/main/scala/utils/LookupTree.scala:29:28
  wire [5:0]   shamt =
    io_in_bits_func[5] ? {1'h0, io_in_bits_src2[4:0]} : io_in_bits_src2[5:0];	// src/main/scala/nutcore/backend/fu/ALU.scala:45:34, :87:20, :97:{18,49,77}
  wire [126:0] _res_T_1 = {63'h0, shsrc1} << shamt;	// src/main/scala/nutcore/backend/fu/ALU.scala:97:18, :99:33, src/main/scala/utils/BitUtils.scala:49:41, src/main/scala/utils/LookupTree.scala:29:28
  wire [63:0]  _GEN = {58'h0, shamt};	// src/main/scala/nutcore/backend/fu/ALU.scala:97:18, :103:32
  wire [63:0]  res =
    io_in_bits_func[3:0] == 4'hD
      ? $signed($signed(shsrc1) >>> _GEN)
      : io_in_bits_func[3:0] == 4'h7
          ? io_in_bits_src1 & io_in_bits_src2
          : io_in_bits_func[3:0] == 4'h6
              ? io_in_bits_src1 | io_in_bits_src2
              : io_in_bits_func[3:0] == 4'h5
                  ? shsrc1 >> _GEN
                  : io_in_bits_func[3:0] == 4'h4
                      ? xorRes
                      : io_in_bits_func[3:0] == 4'h3
                          ? {63'h0, ~(_adderRes_T_3[64])}
                          : io_in_bits_func[3:0] == 4'h2
                              ? {63'h0, slt}
                              : io_in_bits_func[3:0] == 4'h1
                                  ? _res_T_1[63:0]
                                  : _adderRes_T_3[63:0];	// src/main/scala/nutcore/backend/fu/ALU.scala:88:60, :89:21, :90:{14,23}, :91:28, :98:35, :99:{33,42}, :103:32, :104:30, :105:30, :106:39, src/main/scala/utils/BitUtils.scala:49:41, src/main/scala/utils/LookupTree.scala:29:28
  wire         taken =
    (io_in_bits_func[2:1] == 2'h0 & xorRes == 64'h0 | io_in_bits_func[2:1] == 2'h2 & slt
     | (&(io_in_bits_func[2:1])) & ~(_adderRes_T_3[64])) ^ io_in_bits_func[0];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/ALU.scala:65:39, :66:40, :75:7, :88:{39,60}, :89:21, :90:{14,23}, :91:28, :111:56, :118:72, src/main/scala/utils/LookupTree.scala:24:34
  wire [38:0]  bpuUpdateReq_actualTarget =
    io_in_bits_func[3] ? {_adderRes_T_3[38:1], 1'h0} : io_cfIn_pc + io_offset[38:0];	// src/main/scala/nutcore/backend/fu/ALU.scala:63:35, :76:14, :87:20, :88:60, :119:{19,41,57}
  wire         _GEN_0 = taken | io_in_bits_func[3];	// src/main/scala/nutcore/backend/fu/ALU.scala:63:35, :118:72, :120:25
  wire         predictWrong =
    _GEN_0
      ? ~(io_cfIn_brIdx[0]) | io_redirect_target_0 != io_cfIn_pnpc
      : io_cfIn_brIdx[0];	// src/main/scala/nutcore/backend/fu/ALU.scala:120:{25,59,64,82,105}, :124:28
  `ifndef SYNTHESIS	// src/main/scala/nutcore/backend/fu/ALU.scala:122:9
    always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/ALU.scala:122:9
      if (~reset
          & ~((&(io_cfIn_instr[1:0])) | ~(&(io_cfIn_instr[1:0])) | ~io_in_valid)) begin	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :122:{9,29,50,53}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/backend/fu/ALU.scala:122:9
          $fwrite(32'h80000002, "Assertion failed\n    at ALU.scala:122 assert(io.cfIn.instr(1,0) === \"b11\".U || isRVC || !valid)\n");	// src/main/scala/nutcore/backend/fu/ALU.scala:122:9
        if (`STOP_COND_)	// src/main/scala/nutcore/backend/fu/ALU.scala:122:9
          $fatal;	// src/main/scala/nutcore/backend/fu/ALU.scala:122:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_redirect_target_0 =
    _GEN_0
      ? bpuUpdateReq_actualTarget
      : (&(io_cfIn_instr[1:0])) ? io_cfIn_pc + 39'h4 : io_cfIn_pc + 39'h2;	// src/main/scala/nutcore/backend/fu/ALU.scala:119:19, :120:25, :121:{29,35}, :124:{28,52,71,89}
  wire         bpuUpdateReq_valid = io_in_valid & io_in_bits_func[4];	// src/main/scala/nutcore/backend/fu/ALU.scala:62:31, :126:30
  wire         _GEN_1 = io_in_bits_func == 7'h5A;	// src/main/scala/nutcore/backend/fu/ALU.scala:136:214
  wire         _GEN_2 = io_in_bits_func == 7'h5E;	// src/main/scala/nutcore/backend/fu/ALU.scala:136:239
  reg          REG_valid;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  reg  [38:0]  REG_pc;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  reg          REG_isMissPredict;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  reg  [38:0]  REG_actualTarget;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  reg          REG_actualTaken;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  reg  [6:0]   REG_fuOpType;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  reg  [1:0]   REG_btbType;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  reg          REG_isRVC;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
  wire         right = bpuUpdateReq_valid & ~predictWrong;	// src/main/scala/nutcore/backend/fu/ALU.scala:120:25, :126:30, :161:{32,35}
  wire         wrong = bpuUpdateReq_valid & predictWrong;	// src/main/scala/nutcore/backend/fu/ALU.scala:120:25, :126:30, :162:32
  wire         _GEN_3 = right & ~(io_in_bits_func[3]);	// src/main/scala/nutcore/backend/fu/ALU.scala:63:{30,35}, :161:32, :163:{35,42}
  wire         _GEN_4 = wrong & ~(io_in_bits_func[3]);	// src/main/scala/nutcore/backend/fu/ALU.scala:63:{30,35}, :162:32, :164:{35,42}
  wire         _GEN_5 = _GEN_4 & io_cfIn_pc[2:0] == 3'h0;	// src/main/scala/nutcore/backend/fu/ALU.scala:164:35, :165:{54,67,72}, src/main/scala/utils/LookupTree.scala:29:28
  wire         _GEN_6 = _GEN_5 & ~(&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :165:{35,54,82}
  wire         _GEN_7 = _GEN_5 & (&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :165:54, :166:{35,82}
  wire         _GEN_8 = _GEN_4 & io_cfIn_pc[2:0] == 3'h2;	// src/main/scala/nutcore/backend/fu/ALU.scala:164:35, :165:67, :167:{54,72}
  wire         _GEN_9 = _GEN_8 & ~(&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :167:{35,54,82}
  wire         _GEN_10 = _GEN_8 & (&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :167:54, :168:{35,82}
  wire         _GEN_11 = _GEN_4 & io_cfIn_pc[2:0] == 3'h4;	// src/main/scala/nutcore/backend/fu/ALU.scala:164:35, :165:67, :169:{54,72}, src/main/scala/utils/LookupTree.scala:29:28
  wire         _GEN_12 = _GEN_11 & ~(&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :169:{35,54,82}
  wire         _GEN_13 = _GEN_11 & (&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :169:54, :170:{35,82}
  wire         _GEN_14 = _GEN_4 & io_cfIn_pc[2:0] == 3'h6;	// src/main/scala/nutcore/backend/fu/ALU.scala:164:35, :165:67, :171:{54,72}, src/main/scala/utils/LookupTree.scala:29:28
  wire         _GEN_15 = _GEN_14 & ~(&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :171:{35,54,82}
  wire         _GEN_16 = _GEN_14 & (&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :171:54, :172:{35,82}
  wire         _GEN_17 = io_in_bits_func == 7'h58 | io_in_bits_func == 7'h5C;	// src/main/scala/nutcore/backend/fu/ALU.scala:136:{162,188}, :173:69
  wire         _GEN_18 = right & _GEN_17;	// src/main/scala/nutcore/backend/fu/ALU.scala:161:32, :173:{35,42,69}
  wire         _GEN_19 = wrong & _GEN_17;	// src/main/scala/nutcore/backend/fu/ALU.scala:162:32, :173:69, :174:{35,42}
  wire         _GEN_20 = right & _GEN_1;	// src/main/scala/nutcore/backend/fu/ALU.scala:136:214, :161:32, :175:{35,42}
  wire         _GEN_21 = wrong & _GEN_1;	// src/main/scala/nutcore/backend/fu/ALU.scala:136:214, :162:32, :176:{35,42}
  wire         _GEN_22 = right & _GEN_2;	// src/main/scala/nutcore/backend/fu/ALU.scala:136:239, :161:32, :177:{35,42}
  wire         _GEN_23 = wrong & _GEN_2;	// src/main/scala/nutcore/backend/fu/ALU.scala:136:239, :162:32, :178:{35,42}
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
    automatic logic [1:0] _bpuUpdateReq_btbType_T_26 =
      {1'h0, io_in_bits_func == 7'h5C} | {2{io_in_bits_func == 7'h5E}};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/ALU.scala:87:20, :136:{188,239}, src/main/scala/utils/LookupTree.scala:24:34
    REG_valid <= bpuUpdateReq_valid;	// src/main/scala/nutcore/backend/fu/ALU.scala:126:30, :159:34
    REG_pc <= io_cfIn_pc;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
    REG_isMissPredict <= predictWrong;	// src/main/scala/nutcore/backend/fu/ALU.scala:120:25, :159:34
    REG_actualTarget <= bpuUpdateReq_actualTarget;	// src/main/scala/nutcore/backend/fu/ALU.scala:119:19, :159:34
    REG_actualTaken <= taken;	// src/main/scala/nutcore/backend/fu/ALU.scala:118:72, :159:34
    REG_fuOpType <= io_in_bits_func;	// src/main/scala/nutcore/backend/fu/ALU.scala:159:34
    REG_btbType <=
      {_bpuUpdateReq_btbType_T_26[1] | io_in_bits_func == 7'h5A,
       _bpuUpdateReq_btbType_T_26[0] | io_in_bits_func == 7'h58};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/ALU.scala:136:{162,214}, :159:34, src/main/scala/utils/LookupTree.scala:24:34
    REG_isRVC <= ~(&(io_cfIn_instr[1:0]));	// src/main/scala/nutcore/backend/fu/ALU.scala:121:{29,35}, :159:34
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
        end	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
        REG_valid = _RANDOM[2'h0][0];	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
        REG_pc = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][7:0]};	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
        REG_isMissPredict = _RANDOM[2'h1][8];	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
        REG_actualTarget = {_RANDOM[2'h1][31:9], _RANDOM[2'h2][15:0]};	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
        REG_actualTaken = _RANDOM[2'h2][16];	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
        REG_fuOpType = _RANDOM[2'h2][23:17];	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
        REG_btbType = _RANDOM[2'h2][25:24];	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
        REG_isRVC = _RANDOM[2'h2][26];	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7
  assign io_out_bits =
    io_in_bits_func[4]
      ? ((&(io_cfIn_instr[1:0]))
           ? {{25{io_cfIn_pc[38]}}, io_cfIn_pc} + 64'h4
           : {{25{io_cfIn_pc[38]}}, io_cfIn_pc} + 64'h2)
      : io_in_bits_func[5] ? {{32{res[31]}}, res[31:0]} : res;	// src/main/scala/nutcore/backend/fu/ALU.scala:45:34, :62:31, :75:7, :108:{19,57}, :121:{29,35}, :132:{21,32,71,108}, src/main/scala/utils/BitUtils.scala:41:20, :42:46, src/main/scala/utils/LookupTree.scala:29:28
  assign io_redirect_target = io_redirect_target_0;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :124:28
  assign io_redirect_valid = bpuUpdateReq_valid & predictWrong;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :120:25, :126:{30,39}
  assign REG__bore_valid = REG_valid;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
  assign REG__bore_pc = REG_pc;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
  assign REG__bore_isMissPredict = REG_isMissPredict;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
  assign REG__bore_actualTarget = REG_actualTarget;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
  assign REG__bore_actualTaken = REG_actualTaken;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
  assign REG__bore_fuOpType = REG_fuOpType;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
  assign REG__bore_btbType = REG_btbType;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
  assign REG__bore_isRVC = REG_isRVC;	// src/main/scala/nutcore/backend/fu/ALU.scala:75:7, :159:34
endmodule

module LSExecUnit(	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
  input         clock,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
                reset,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
                io_in_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  input  [63:0] io_in_bits_src1,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  input  [6:0]  io_in_bits_func,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output [63:0] io_out_bits,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  input  [63:0] io_wdata,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  input         io_dmem_req_ready,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output        io_dmem_req_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output [38:0] io_dmem_req_bits_addr,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output [3:0]  io_dmem_req_bits_cmd,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output [7:0]  io_dmem_req_bits_wmask,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output [63:0] io_dmem_req_bits_wdata,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  input         io_dmem_resp_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  input  [63:0] io_dmem_resp_bits_rdata,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  output        io_isMMIO,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
                io_dtlbPF,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
                io_loadAddrMisaligned,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
                io_storeAddrMisaligned,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:290:14
  input         dtlbEnable__bore,
                dtlbFinish__bore,
                dtlbPF__bore,
  output [63:0] io_in_bits_src1__bore,
  input         isAMO__bore
);

  wire        io_storeAddrMisaligned_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:430:57
  wire        io_loadAddrMisaligned_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:429:57
  wire        io_dmem_req_valid_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:379:75
  reg  [63:0] addrLatch;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:333:26
  wire        x5 = io_in_valid & io_in_bits_func[3];	// src/main/scala/nutcore/backend/fu/LSU.scala:55:39, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:334:23
  wire        partialLoad = ~x5 & io_in_bits_func != 7'h3;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:334:23, :335:{21,30,39}
  reg  [1:0]  state;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22
  wire        _GEN = io_dmem_req_ready & io_dmem_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:379:75
  wire        _reqWmask_T_1 = io_in_bits_func[1:0] == 2'h1;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:353:51, :365:83, src/main/scala/utils/LookupTree.scala:24:34
  wire        _reqWmask_T_2 = io_in_bits_func[1:0] == 2'h2;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:354:51, :365:83, src/main/scala/utils/LookupTree.scala:24:34
  wire [14:0] reqWmask =
    {7'h0,
     {4'h0,
      {2'h0, {1'h0, ~(|(io_in_bits_func[1:0]))} | {2{_reqWmask_T_1}}}
        | {4{_reqWmask_T_2}}} | {8{&(io_in_bits_func[1:0])}}} << io_in_bits_src1[2:0];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:306:{8,15}, :335:21, :338:22, :365:83, src/main/scala/utils/LookupTree.scala:24:34
  assign io_dmem_req_valid_0 =
    io_in_valid & ~(|state) & ~io_loadAddrMisaligned_0 & ~io_storeAddrMisaligned_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22, :351:18, :379:{37,52,75,78}, :429:57, :430:57
  reg  [63:0] rdataLatch;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:388:27
  wire [31:0] _GEN_0 =
    (addrLatch[2:0] == 3'h0 ? rdataLatch[31:0] : 32'h0)
    | (addrLatch[2:0] == 3'h1 ? rdataLatch[39:8] : 32'h0)
    | (addrLatch[2:0] == 3'h2 ? rdataLatch[47:16] : 32'h0)
    | (addrLatch[2:0] == 3'h3 ? rdataLatch[55:24] : 32'h0)
    | (addrLatch[2:0] == 3'h4 ? rdataLatch[63:32] : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :333:26, :388:27, :389:40, :391:27, :392:27, :393:27, :394:27, src/main/scala/utils/BitUtils.scala:42:46, src/main/scala/utils/LookupTree.scala:24:34
  wire [23:0] _GEN_1 =
    _GEN_0[23:0] | (addrLatch[2:0] == 3'h5 ? rdataLatch[63:40] : 24'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :333:26, :388:27, :389:40, :395:27, src/main/scala/utils/LookupTree.scala:24:34
  wire [15:0] _GEN_2 =
    _GEN_1[15:0] | (addrLatch[2:0] == 3'h6 ? rdataLatch[63:48] : 16'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:333:26, :388:27, :389:40, :396:27, src/main/scala/utils/LookupTree.scala:24:34
  wire [7:0]  _rdataPartialLoad_T_9 =
    _GEN_2[7:0] | ((&(addrLatch[2:0])) ? rdataLatch[63:56] : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:333:26, :388:27, :389:40, :397:27, src/main/scala/utils/LookupTree.scala:24:34
  wire        addrAligned =
    ~(|(io_in_bits_func[1:0])) | io_in_bits_func[1:0] == 2'h1 & ~(io_in_bits_src1[0])
    | io_in_bits_func[1:0] == 2'h2 & io_in_bits_src1[1:0] == 2'h0
    | (&(io_in_bits_func[1:0])) & io_in_bits_src1[2:0] == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :306:15, :338:22, :353:51, :354:51, :365:83, :416:{23,27}, :417:{23,29}, :418:29, src/main/scala/utils/LookupTree.scala:24:34
  assign io_loadAddrMisaligned_0 = io_in_valid & ~x5 & ~isAMO__bore & ~addrAligned;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:334:23, :335:21, :429:{50,57,60}
  assign io_storeAddrMisaligned_0 = io_in_valid & (x5 | isAMO__bore) & ~addrAligned;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:334:23, :429:60, :430:{47,57}
  wire        _GEN_3 = io_dmem_req_valid_0 & ~x5;	// src/main/scala/bus/simplebus/SimpleBus.scala:73:18, :104:27, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:334:23, :379:75
  wire        _GEN_4 = _GEN_3 & _GEN;	// src/main/scala/bus/simplebus/SimpleBus.scala:104:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:434:{33,46}
  reg         r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         r_1;	// src/main/scala/utils/StopWatch.scala:24:20
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
    addrLatch <= io_in_bits_src1;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:333:26
    rdataLatch <= io_dmem_resp_bits_rdata;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:388:27
    if (reset) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
      state <= 2'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22
      r <= 1'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:335:21, src/main/scala/utils/StopWatch.scala:24:20
      r_1 <= 1'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:335:21, src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
      if (|state) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22, :351:18
        automatic logic [3:0][1:0] _GEN_5;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22, :351:18, :359:36, :361:46, :362:32
        _GEN_5 =
          {{2'h0},
           {io_dmem_resp_valid ? {2{partialLoad}} : state},
           {dtlbFinish__bore & ~dtlbPF__bore
              ? 2'h2
              : dtlbFinish__bore & dtlbPF__bore ? 2'h0 : state},
           {state}};	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:335:30, :338:22, :351:18, :354:51, :358:{24,36,44}, :359:{24,27,36,44}, :361:{46,54,60}, :362:32
        state <= _GEN_5[state];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22, :351:18, :359:36, :361:46, :362:32
      end
      else if (_GEN & ~dtlbEnable__bore)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:354:{27,30}
        state <= 2'h2;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22, :354:51
      else if (_GEN & dtlbEnable__bore)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:353:27
        state <= 2'h1;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:338:22, :353:51
      r <= ~io_dmem_resp_valid & (_GEN_3 | r);	// src/main/scala/bus/simplebus/SimpleBus.scala:104:27, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
      r_1 <= ~io_dmem_resp_valid & (io_dmem_req_valid_0 & x5 | r_1);	// src/main/scala/bus/simplebus/SimpleBus.scala:103:27, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:334:23, :379:75, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
        end	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
        addrLatch = {_RANDOM[3'h0], _RANDOM[3'h1]};	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :333:26
        state = _RANDOM[3'h2][1:0];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :338:22
        rdataLatch = {_RANDOM[3'h2][31:2], _RANDOM[3'h3], _RANDOM[3'h4][1:0]};	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :338:22, :388:27
        r = _RANDOM[3'h4][2];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :388:27, src/main/scala/utils/StopWatch.scala:24:20
        r_1 = _RANDOM[3'h4][3];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :388:27, src/main/scala/utils/StopWatch.scala:24:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid =
    dtlbPF__bore & (|state) | io_loadAddrMisaligned_0 | io_storeAddrMisaligned_0
    | (partialLoad ? (&state) : io_dmem_resp_valid & state == 2'h2);	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :335:30, :338:22, :354:51, :382:{22,31,40,114,134,168,178}, :429:57, :430:57
  assign io_out_bits =
    partialLoad
      ? (io_in_bits_func == 7'h0
           ? {{56{_rdataPartialLoad_T_9[7]}}, _rdataPartialLoad_T_9}
           : 64'h0)
        | (io_in_bits_func == 7'h1
             ? {{48{_GEN_2[15]}}, _GEN_2[15:8], _rdataPartialLoad_T_9}
             : 64'h0)
        | (io_in_bits_func == 7'h2
             ? {{32{_GEN_0[31]}},
                _GEN_0[31:24],
                _GEN_1[23:16],
                _GEN_2[15:8],
                _rdataPartialLoad_T_9}
             : 64'h0) | (io_in_bits_func == 7'h4 ? {56'h0, _rdataPartialLoad_T_9} : 64'h0)
        | (io_in_bits_func == 7'h5 ? {48'h0, _GEN_2[15:8], _rdataPartialLoad_T_9} : 64'h0)
        | (io_in_bits_func == 7'h6
             ? {32'h0, _GEN_0[31:24], _GEN_1[23:16], _GEN_2[15:8], _rdataPartialLoad_T_9}
             : 64'h0)
      : io_dmem_resp_bits_rdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :306:8, :335:30, :407:41, :408:41, :409:41, :421:21, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, :49:41, src/main/scala/utils/LookupTree.scala:24:34
  assign io_dmem_req_valid = io_dmem_req_valid_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :379:75
  assign io_dmem_req_bits_addr = io_in_bits_src1[38:0];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :370:68
  assign io_dmem_req_bits_cmd = {3'h0, x5};	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :334:23
  assign io_dmem_req_bits_wmask = reqWmask[7:0];	// src/main/scala/bus/simplebus/SimpleBus.scala:68:16, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :306:8
  assign io_dmem_req_bits_wdata =
    ((|(io_in_bits_func[1:0])) ? 64'h0 : {2{{2{{2{io_wdata[7:0]}}}}}})
    | (_reqWmask_T_1 ? {2{{2{io_wdata[15:0]}}}} : 64'h0)
    | (_reqWmask_T_2 ? {2{io_wdata[31:0]}} : 64'h0)
    | ((&(io_in_bits_func[1:0])) ? io_wdata : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :310:{22,30}, :311:{22,30}, :312:{22,30}, :365:83, src/main/scala/utils/LookupTree.scala:24:34
  assign io_isMMIO = 1'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :335:21
  assign io_dtlbPF = dtlbPF__bore;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
  assign io_loadAddrMisaligned = io_loadAddrMisaligned_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :429:57
  assign io_storeAddrMisaligned = io_storeAddrMisaligned_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7, :430:57
  assign io_in_bits_src1__bore = io_in_bits_src1;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:289:7
endmodule

module AtomALU(	// src/main/scala/nutcore/backend/fu/LSU.scala:170:7
  input  [63:0] io_src1,	// src/main/scala/nutcore/backend/fu/LSU.scala:171:14
                io_src2,	// src/main/scala/nutcore/backend/fu/LSU.scala:171:14
  input  [6:0]  io_func,	// src/main/scala/nutcore/backend/fu/LSU.scala:171:14
  input         io_isWordOp,	// src/main/scala/nutcore/backend/fu/LSU.scala:171:14
  output [63:0] io_result	// src/main/scala/nutcore/backend/fu/LSU.scala:171:14
);

  wire [64:0] _adderRes_T_3 =
    {1'h0, io_src1} + {1'h0, io_src2 ^ {64{~(io_func[6])}}} + {64'h0, ~(io_func[6])};	// src/main/scala/nutcore/backend/fu/LSU.scala:53:31, :184:20, :185:{24,33,39,60}
  wire [63:0] xorRes = io_src1 ^ io_src2;	// src/main/scala/nutcore/backend/fu/LSU.scala:186:21
  wire        slt = xorRes[63] ^ ~(_adderRes_T_3[64]);	// src/main/scala/nutcore/backend/fu/LSU.scala:185:60, :186:21, :187:23, :188:{19,28}
  wire [63:0] res =
    io_func[5:0] == 6'h32
      ? (_adderRes_T_3[64] ? io_src1 : io_src2)
      : io_func[5:0] == 6'h31
          ? (_adderRes_T_3[64] ? io_src2 : io_src1)
          : io_func[5:0] == 6'h30
              ? (slt ? io_src2 : io_src1)
              : io_func[5:0] == 6'h37
                  ? (slt ? io_src1 : io_src2)
                  : io_func[5:0] == 6'h26
                      ? io_src1 | io_src2
                      : io_func[5:0] == 6'h25
                          ? io_src1 & io_src2
                          : io_func[5:0] == 6'h24
                              ? xorRes
                              : io_func[5:0] == 6'h22 ? io_src2 : _adderRes_T_3[63:0];	// src/main/scala/nutcore/backend/fu/LSU.scala:185:60, :186:21, :187:23, :188:28, :190:35, :194:32, :195:32, :196:29, :197:29, :198:29, :199:29, src/main/scala/utils/LookupTree.scala:29:28
  assign io_result = io_isWordOp ? {{32{res[31]}}, res[31:0]} : res;	// src/main/scala/nutcore/backend/fu/LSU.scala:170:7, :202:{20,45}, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, src/main/scala/utils/LookupTree.scala:29:28
endmodule

module UnpipelinedLSU(	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
  input         clock,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
                reset,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
                io_in_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input  [63:0] io_in_bits_src1,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
                io_in_bits_src2,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input  [6:0]  io_in_bits_func,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output [63:0] io_out_bits,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input  [63:0] io_wdata,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input  [31:0] io_instr,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input         io_dmem_req_ready,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output        io_dmem_req_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output [38:0] io_dmem_req_bits_addr,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output [3:0]  io_dmem_req_bits_cmd,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output [7:0]  io_dmem_req_bits_wmask,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output [63:0] io_dmem_req_bits_wdata,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input         io_dmem_resp_valid,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input  [63:0] io_dmem_resp_bits_rdata,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  output        io_dtlbPF,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
                io_loadAddrMisaligned,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
                io_storeAddrMisaligned,	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:37:14
  input         lsExecUnit_dtlbEnable__bore,
  output [63:0] setLrAddr__bore,
  input         lsExecUnit_dtlbFinish__bore,
  input  [63:0] lrAddr__bore,
  input         lr__bore,
                lsExecUnit_dtlbPF__bore,
                dtlbPF__bore,
  output [63:0] lsExecUnit_io_in_bits_src1__bore,
  output        _WIRE__bore,
                setLrVal__bore,
                setLr__bore
);

  wire        _GEN;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20, :142:38, :160:36, :185:36
  wire [63:0] _atomALU_io_result;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:98:25
  wire        _lsExecUnit_io_out_valid;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28
  wire [63:0] _lsExecUnit_io_out_bits;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28
  wire        _lsExecUnit_io_loadAddrMisaligned;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28
  wire        _lsExecUnit_io_storeAddrMisaligned;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28
  wire [63:0] setLrAddr = io_in_bits_src1;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:72:25
  wire        atomReq = io_in_valid & io_in_bits_func[5];	// src/main/scala/nutcore/backend/fu/LSU.scala:54:38, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:53:26
  wire        _lrReq_T = io_in_bits_func == 7'h20;	// src/main/scala/nutcore/backend/fu/LSU.scala:57:37
  wire        _scReq_T = io_in_bits_func == 7'h21;	// src/main/scala/nutcore/backend/fu/LSU.scala:58:37
  wire        amoReq = io_in_valid & io_in_bits_func[5] & ~_lrReq_T & ~_scReq_T;	// src/main/scala/nutcore/backend/fu/LSU.scala:54:38, :57:37, :58:37, :59:{49,64}, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:54:26
  wire        _GEN_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:58:37
  assign _GEN_0 = amoReq;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:54:26, :58:37
  wire        _GEN_1;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:60:35
  assign _GEN_1 = amoReq;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:54:26, :60:35
  wire        setLrVal = io_in_valid & _lrReq_T;	// src/main/scala/nutcore/backend/fu/LSU.scala:57:37, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:55:25, :71:24
  wire        scReq = io_in_valid & _scReq_T;	// src/main/scala/nutcore/backend/fu/LSU.scala:58:37, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:56:25
  wire        scInvalid = (io_in_bits_src1 != lrAddr__bore | ~lr__bore) & scReq;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:56:25, :81:{27,38,41,46}
  reg  [2:0]  state;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24
  reg  [63:0] atomMemReg;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:96:25
  reg  [63:0] atomRegReg;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:97:25
  wire        _GEN_2 = state == 3'h1;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24, :128:20
  `ifndef SYNTHESIS	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:167:15
    always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:167:15
      if ((|state) & _GEN_2 & ~reset & ~(~atomReq | ~amoReq | ~setLrVal | ~scReq)) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:53:26, :54:26, :56:25, :71:24, :95:24, :128:20, :167:{15,16,28,39,46,49}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:167:15
          $fwrite(32'h80000002, "Assertion failed\n    at UnpipelinedLSU.scala:167 assert(!atomReq || !amoReq || !lrReq || !scReq)\n");	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:167:15
        if (`STOP_COND_)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:167:15
          $fatal;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:167:15
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_3 = state == 3'h5;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24, :128:20
  wire        _GEN_4 = ~(|state) | _GEN_2;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :97:25, :128:20
  wire        _GEN_5 = state == 3'h6;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :128:20, :193:17
  wire        _io_out_valid_T_2 = _GEN & _lsExecUnit_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :128:20, :142:38, :160:36, :185:36
  wire        _GEN_6 = state == 3'h3;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24, :128:20
  wire        _io_out_valid_T_3 = _GEN & _lsExecUnit_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :128:20, :142:38, :160:36, :185:36
  wire        _GEN_7 = state == 3'h4;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24, :128:20
  assign _GEN = _GEN_4 | _GEN_3 | ~_GEN_5;	// src/main/scala/nutcore/backend/fu/LSU.scala:56:34, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :37:14, :47:28, :97:25, :128:20, :142:38, :160:36, :185:36, :202:36
  wire        _io_out_valid_T_4 = _GEN & _lsExecUnit_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :128:20, :142:38, :160:36, :185:36
  wire        _GEN_8 =
    dtlbPF__bore | _lsExecUnit_io_loadAddrMisaligned | _lsExecUnit_io_storeAddrMisaligned;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :257:42
  wire        io_out_valid_0 =
    _GEN_8
    | ((|state)
         ? (_GEN_2
              ? _lsExecUnit_io_out_valid
              : ~(_GEN_3 | _GEN_5)
                & ((&state)
                     ? _io_out_valid_T_2
                     : _GEN_6 ? _io_out_valid_T_3 : _GEN_7 & _io_out_valid_T_4))
         : _lsExecUnit_io_out_valid | scInvalid);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :81:46, :95:24, :125:32, :128:20, :148:{38,66}, :166:36, :191:36, :208:36, :222:36, :236:36, :250:36, :257:{42,68}, :259:20
  wire        setLr = io_out_valid_0 & (setLrVal | scReq);	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:56:25, :70:21, :71:24, :128:20, :257:68, :259:20, :270:{26,36}
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
    if (reset)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
      state <= 3'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24
    else if (_GEN_8)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:257:42
      state <= 3'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24
    else if (|state) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :128:20
      if (_GEN_2) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20
        if (io_out_valid_0)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20, :257:68, :259:20
          state <= 3'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24
      end
      else if (_GEN_3) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20
        if (_GEN & _lsExecUnit_io_out_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :128:20, :142:38, :160:36, :185:36
          state <= 3'h6;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :193:17
      end
      else if (_GEN_5)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20
        state <= 3'h7;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :209:15
      else if ((&state)
                 ? _io_out_valid_T_2
                 : _GEN_6 ? _io_out_valid_T_3 : _GEN_7 & _io_out_valid_T_4)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :128:20, :223:37, :224:17, :237:37, :238:17, :251:37, :252:17
        state <= 3'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24
    end
    else	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20
      state <= scReq ? {~scInvalid, 2'h0} : setLrVal ? 3'h3 : amoReq ? 3'h5 : 3'h0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :54:26, :56:25, :71:24, :81:46, :95:24, :149:17, :152:{21,28}, :153:{20,27}, :154:{20,27,33}
    if (~_GEN_4) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:97:25, :128:20
      if (_GEN_3)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20
        atomMemReg <= _lsExecUnit_io_out_bits;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :96:25
      else if (_GEN_5)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:128:20
        atomMemReg <= _atomALU_io_result;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:96:25, :98:25
    end
    if (_GEN_4 | ~_GEN_3) begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:97:25, :128:20
    end
    else	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:97:25, :128:20
      atomRegReg <= _lsExecUnit_io_out_bits;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28, :97:25
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
        end	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
        state = _RANDOM[3'h0][2:0];	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24
        atomMemReg = {_RANDOM[3'h0][31:3], _RANDOM[3'h1], _RANDOM[3'h2][2:0]};	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :95:24, :96:25
        atomRegReg = {_RANDOM[3'h2][31:3], _RANDOM[3'h3], _RANDOM[3'h4][2:0]};	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :96:25, :97:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  LSExecUnit lsExecUnit (	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:47:28
    .clock                   (clock),
    .reset                   (reset),
    .io_in_valid
      ((|state)
         ? _GEN_2 | _GEN_3 | ~_GEN_5 & ((&state) | _GEN_6 | _GEN_7)
         : io_in_valid & ~atomReq),	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:53:26, :95:24, :128:20, :141:{38,53,56}, :159:36, :184:36, :201:36, :215:36, :229:36
    .io_in_bits_src1
      ((|state) ? io_in_bits_src1 : io_in_bits_src1 + io_in_bits_src2),	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :128:20, :143:{38,46}
    .io_in_bits_func
      (_GEN_4
         ? io_in_bits_func
         : {_GEN_3 ? 6'h1 : (&state) ? 6'h5 : {3'h0, ~_GEN_6, 2'h1}, io_instr[12]}),	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :64:26, :66:29, :95:24, :97:25, :128:20, :145:38, :163:36, :188:36, :219:36, :233:36
    .io_out_valid            (_lsExecUnit_io_out_valid),
    .io_out_bits             (_lsExecUnit_io_out_bits),
    .io_wdata                (_GEN_4 | ~(&state) ? io_wdata : atomMemReg),	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:95:24, :96:25, :97:25, :128:20, :146:38, :164:36
    .io_dmem_req_ready       (io_dmem_req_ready),
    .io_dmem_req_valid       (io_dmem_req_valid),
    .io_dmem_req_bits_addr   (io_dmem_req_bits_addr),
    .io_dmem_req_bits_cmd    (io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask  (io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata  (io_dmem_req_bits_wdata),
    .io_dmem_resp_valid      (io_dmem_resp_valid),
    .io_dmem_resp_bits_rdata (io_dmem_resp_bits_rdata),
    .io_isMMIO               (/* unused */),
    .io_dtlbPF               (io_dtlbPF),
    .io_loadAddrMisaligned   (_lsExecUnit_io_loadAddrMisaligned),
    .io_storeAddrMisaligned  (_lsExecUnit_io_storeAddrMisaligned),
    .dtlbEnable__bore        (lsExecUnit_dtlbEnable__bore),
    .dtlbFinish__bore        (lsExecUnit_dtlbFinish__bore),
    .dtlbPF__bore            (lsExecUnit_dtlbPF__bore),
    .io_in_bits_src1__bore   (lsExecUnit_io_in_bits_src1__bore),
    .isAMO__bore             (_GEN_1)	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:60:35
  );
  AtomALU atomALU (	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:98:25
    .io_src1     (atomMemReg),	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:96:25
    .io_src2     (io_wdata),
    .io_func     (io_in_bits_func),
    .io_isWordOp (~(io_instr[12])),	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:64:26, :66:{22,29}
    .io_result   (_atomALU_io_result)
  );
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :128:20, :257:68, :259:20
  assign io_out_bits =
    scReq ? {63'h0, scInvalid} : (&state) ? atomRegReg : _lsExecUnit_io_out_bits;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :47:28, :56:25, :81:46, :95:24, :97:25, :275:{23,45,52}
  assign io_loadAddrMisaligned = _lsExecUnit_io_loadAddrMisaligned;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :47:28
  assign io_storeAddrMisaligned = _lsExecUnit_io_storeAddrMisaligned;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :47:28
  assign setLrAddr__bore = setLrAddr;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :72:25
  assign _WIRE__bore = _GEN_0;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :58:37
  assign setLrVal__bore = setLrVal;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :71:24
  assign setLr__bore = setLr;	// src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala:36:7, :70:21
endmodule

module Multiplier(	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
  input          clock,	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
                 reset,	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
  output         io_in_ready,	// src/main/scala/nutcore/backend/fu/MDU.scala:53:14
  input          io_in_valid,	// src/main/scala/nutcore/backend/fu/MDU.scala:53:14
  input  [64:0]  io_in_bits_0,	// src/main/scala/nutcore/backend/fu/MDU.scala:53:14
                 io_in_bits_1,	// src/main/scala/nutcore/backend/fu/MDU.scala:53:14
  output         io_out_valid,	// src/main/scala/nutcore/backend/fu/MDU.scala:53:14
  output [129:0] io_out_bits	// src/main/scala/nutcore/backend/fu/MDU.scala:53:14
);

  reg [64:0]  mulRes_REG;	// src/main/scala/nutcore/backend/fu/MDU.scala:56:43
  reg [64:0]  mulRes_REG_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:56:43
  reg [129:0] io_out_bits_REG;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:60
  reg [129:0] io_out_bits_REG_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:52
  reg [129:0] io_out_bits_REG_2;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:44
  reg         io_out_valid_REG;	// src/main/scala/nutcore/backend/fu/MDU.scala:56:43
  reg         io_out_valid_REG_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:60
  reg         io_out_valid_REG_2;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:52
  reg         io_out_valid_REG_3;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:44
  reg         busy;	// src/main/scala/nutcore/backend/fu/MDU.scala:62:21
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
    mulRes_REG <= io_in_bits_0;	// src/main/scala/nutcore/backend/fu/MDU.scala:56:43
    mulRes_REG_1 <= io_in_bits_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:56:43
    io_out_bits_REG <=
      {{65{mulRes_REG[64]}}, mulRes_REG} * {{65{mulRes_REG_1[64]}}, mulRes_REG_1};	// src/main/scala/nutcore/backend/fu/MDU.scala:56:43, :57:60, :58:49
    io_out_bits_REG_1 <= io_out_bits_REG;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:{52,60}
    io_out_bits_REG_2 <= io_out_bits_REG_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:{44,52}
    io_out_valid_REG <= ~busy & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/MDU.scala:56:43, :62:21, :63:24
    io_out_valid_REG_1 <= io_out_valid_REG;	// src/main/scala/nutcore/backend/fu/MDU.scala:56:43, :57:60
    io_out_valid_REG_2 <= io_out_valid_REG_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:{52,60}
    io_out_valid_REG_3 <= io_out_valid_REG_2;	// src/main/scala/nutcore/backend/fu/MDU.scala:57:{44,52}
    if (reset)	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
      busy <= 1'h0;	// src/main/scala/nutcore/backend/fu/MDU.scala:62:21
    else	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
      busy <= ~io_out_valid_REG_3 & (io_in_valid & ~busy | busy);	// src/main/scala/nutcore/backend/fu/MDU.scala:57:44, :62:21, :63:{21,24,31,38}, :64:{23,30}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
      automatic logic [31:0] _RANDOM[0:16];	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
        end	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
        mulRes_REG = {_RANDOM[5'h0], _RANDOM[5'h1], _RANDOM[5'h2][0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :56:43
        mulRes_REG_1 = {_RANDOM[5'h2][31:1], _RANDOM[5'h3], _RANDOM[5'h4][1:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :56:43
        io_out_bits_REG =
          {_RANDOM[5'h4][31:2],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8][3:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :56:43, :57:60
        io_out_bits_REG_1 =
          {_RANDOM[5'h8][31:4],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC][5:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:{52,60}
        io_out_bits_REG_2 =
          {_RANDOM[5'hC][31:6],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10][7:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:{44,52}
        io_out_valid_REG = _RANDOM[5'h10][8];	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :56:43, :57:44
        io_out_valid_REG_1 = _RANDOM[5'h10][9];	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:{44,60}
        io_out_valid_REG_2 = _RANDOM[5'h10][10];	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:{44,52}
        io_out_valid_REG_3 = _RANDOM[5'h10][11];	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:44
        busy = _RANDOM[5'h10][12];	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:44, :62:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~busy;	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :62:21, :63:24
  assign io_out_valid = io_out_valid_REG_3;	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:44
  assign io_out_bits = io_out_bits_REG_2;	// src/main/scala/nutcore/backend/fu/MDU.scala:52:7, :57:44
endmodule

module Divider(	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
  input          clock,	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
                 reset,	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
  output         io_in_ready,	// src/main/scala/nutcore/backend/fu/MDU.scala:69:14
  input          io_in_valid,	// src/main/scala/nutcore/backend/fu/MDU.scala:69:14
  input  [63:0]  io_in_bits_0,	// src/main/scala/nutcore/backend/fu/MDU.scala:69:14
                 io_in_bits_1,	// src/main/scala/nutcore/backend/fu/MDU.scala:69:14
  input          io_sign,	// src/main/scala/nutcore/backend/fu/MDU.scala:69:14
  output         io_out_valid,	// src/main/scala/nutcore/backend/fu/MDU.scala:69:14
  output [127:0] io_out_bits	// src/main/scala/nutcore/backend/fu/MDU.scala:69:14
);

  reg  [2:0]   state;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22
  wire         io_in_ready_0 = state == 3'h0;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :78:23
  reg  [128:0] shiftReg;	// src/main/scala/nutcore/backend/fu/MDU.scala:83:21
  reg          aSignReg;	// src/main/scala/nutcore/backend/fu/MDU.scala:89:27
  reg          qSignReg;	// src/main/scala/nutcore/backend/fu/MDU.scala:90:27
  reg  [63:0]  bReg;	// src/main/scala/nutcore/backend/fu/MDU.scala:91:23
  reg  [64:0]  aValx2Reg;	// src/main/scala/nutcore/backend/fu/MDU.scala:92:28
  reg  [5:0]   cnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
    automatic logic newReq;	// src/main/scala/nutcore/backend/fu/MDU.scala:78:35
    automatic logic _GEN;	// src/main/scala/nutcore/backend/fu/MDU.scala:97:22
    automatic logic _GEN_0;	// src/main/scala/nutcore/backend/fu/MDU.scala:111:22
    automatic logic _GEN_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:114:22
    newReq = io_in_ready_0 & io_in_valid;	// src/main/scala/nutcore/backend/fu/MDU.scala:78:{23,35}
    _GEN = state == 3'h1;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :96:11, :97:22
    _GEN_0 = state == 3'h2;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :110:11, :111:22
    _GEN_1 = state == 3'h3;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :113:11, :114:22
    if (reset) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
      state <= 3'h0;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22
      cnt_value <= 6'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else if (newReq)	// src/main/scala/nutcore/backend/fu/MDU.scala:78:35
      state <= 3'h1;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :96:11
    else if (_GEN) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:97:22
      automatic logic [6:0] _canSkipShift_T_223;	// src/main/scala/nutcore/backend/fu/MDU.scala:105:45
      _canSkipShift_T_223 =
        {1'h1,
         |(bReg[63:32]),
         (|(bReg[63:32]))
           ? {|(bReg[63:48]),
              (|(bReg[63:48]))
                ? {|(bReg[63:56]),
                   (|(bReg[63:56]))
                     ? {|(bReg[63:60]),
                        (|(bReg[63:60]))
                          ? (bReg[63] ? 2'h3 : bReg[62] ? 2'h2 : {1'h0, bReg[61]})
                          : bReg[59] ? 2'h3 : bReg[58] ? 2'h2 : {1'h0, bReg[57]}}
                     : {|(bReg[55:52]),
                        (|(bReg[55:52]))
                          ? (bReg[55] ? 2'h3 : bReg[54] ? 2'h2 : {1'h0, bReg[53]})
                          : bReg[51] ? 2'h3 : bReg[50] ? 2'h2 : {1'h0, bReg[49]}}}
                : {|(bReg[47:40]),
                   (|(bReg[47:40]))
                     ? {|(bReg[47:44]),
                        (|(bReg[47:44]))
                          ? (bReg[47] ? 2'h3 : bReg[46] ? 2'h2 : {1'h0, bReg[45]})
                          : bReg[43] ? 2'h3 : bReg[42] ? 2'h2 : {1'h0, bReg[41]}}
                     : {|(bReg[39:36]),
                        (|(bReg[39:36]))
                          ? (bReg[39] ? 2'h3 : bReg[38] ? 2'h2 : {1'h0, bReg[37]})
                          : bReg[35] ? 2'h3 : bReg[34] ? 2'h2 : {1'h0, bReg[33]}}}}
           : {|(bReg[31:16]),
              (|(bReg[31:16]))
                ? {|(bReg[31:24]),
                   (|(bReg[31:24]))
                     ? {|(bReg[31:28]),
                        (|(bReg[31:28]))
                          ? (bReg[31] ? 2'h3 : bReg[30] ? 2'h2 : {1'h0, bReg[29]})
                          : bReg[27] ? 2'h3 : bReg[26] ? 2'h2 : {1'h0, bReg[25]}}
                     : {|(bReg[23:20]),
                        (|(bReg[23:20]))
                          ? (bReg[23] ? 2'h3 : bReg[22] ? 2'h2 : {1'h0, bReg[21]})
                          : bReg[19] ? 2'h3 : bReg[18] ? 2'h2 : {1'h0, bReg[17]}}}
                : {|(bReg[15:8]),
                   (|(bReg[15:8]))
                     ? {|(bReg[15:12]),
                        (|(bReg[15:12]))
                          ? (bReg[15] ? 2'h3 : bReg[14] ? 2'h2 : {1'h0, bReg[13]})
                          : bReg[11] ? 2'h3 : bReg[10] ? 2'h2 : {1'h0, bReg[9]}}
                     : {|(bReg[7:4]),
                        (|(bReg[7:4]))
                          ? (bReg[7] ? 2'h3 : bReg[6] ? 2'h2 : {1'h0, bReg[5]})
                          : bReg[3] ? 2'h3 : bReg[2] ? 2'h2 : {1'h0, bReg[1]}}}}}
        - {aValx2Reg[64],
           aValx2Reg[64]
             ? 6'h0
             : {|(aValx2Reg[63:32]),
                (|(aValx2Reg[63:32]))
                  ? {|(aValx2Reg[63:48]),
                     (|(aValx2Reg[63:48]))
                       ? {|(aValx2Reg[63:56]),
                          (|(aValx2Reg[63:56]))
                            ? {|(aValx2Reg[63:60]),
                               (|(aValx2Reg[63:60]))
                                 ? (aValx2Reg[63]
                                      ? 2'h3
                                      : aValx2Reg[62] ? 2'h2 : {1'h0, aValx2Reg[61]})
                                 : aValx2Reg[59]
                                     ? 2'h3
                                     : aValx2Reg[58] ? 2'h2 : {1'h0, aValx2Reg[57]}}
                            : {|(aValx2Reg[55:52]),
                               (|(aValx2Reg[55:52]))
                                 ? (aValx2Reg[55]
                                      ? 2'h3
                                      : aValx2Reg[54] ? 2'h2 : {1'h0, aValx2Reg[53]})
                                 : aValx2Reg[51]
                                     ? 2'h3
                                     : aValx2Reg[50] ? 2'h2 : {1'h0, aValx2Reg[49]}}}
                       : {|(aValx2Reg[47:40]),
                          (|(aValx2Reg[47:40]))
                            ? {|(aValx2Reg[47:44]),
                               (|(aValx2Reg[47:44]))
                                 ? (aValx2Reg[47]
                                      ? 2'h3
                                      : aValx2Reg[46] ? 2'h2 : {1'h0, aValx2Reg[45]})
                                 : aValx2Reg[43]
                                     ? 2'h3
                                     : aValx2Reg[42] ? 2'h2 : {1'h0, aValx2Reg[41]}}
                            : {|(aValx2Reg[39:36]),
                               (|(aValx2Reg[39:36]))
                                 ? (aValx2Reg[39]
                                      ? 2'h3
                                      : aValx2Reg[38] ? 2'h2 : {1'h0, aValx2Reg[37]})
                                 : aValx2Reg[35]
                                     ? 2'h3
                                     : aValx2Reg[34] ? 2'h2 : {1'h0, aValx2Reg[33]}}}}
                  : {|(aValx2Reg[31:16]),
                     (|(aValx2Reg[31:16]))
                       ? {|(aValx2Reg[31:24]),
                          (|(aValx2Reg[31:24]))
                            ? {|(aValx2Reg[31:28]),
                               (|(aValx2Reg[31:28]))
                                 ? (aValx2Reg[31]
                                      ? 2'h3
                                      : aValx2Reg[30] ? 2'h2 : {1'h0, aValx2Reg[29]})
                                 : aValx2Reg[27]
                                     ? 2'h3
                                     : aValx2Reg[26] ? 2'h2 : {1'h0, aValx2Reg[25]}}
                            : {|(aValx2Reg[23:20]),
                               (|(aValx2Reg[23:20]))
                                 ? (aValx2Reg[23]
                                      ? 2'h3
                                      : aValx2Reg[22] ? 2'h2 : {1'h0, aValx2Reg[21]})
                                 : aValx2Reg[19]
                                     ? 2'h3
                                     : aValx2Reg[18] ? 2'h2 : {1'h0, aValx2Reg[17]}}}
                       : {|(aValx2Reg[15:8]),
                          (|(aValx2Reg[15:8]))
                            ? {|(aValx2Reg[15:12]),
                               (|(aValx2Reg[15:12]))
                                 ? (aValx2Reg[15]
                                      ? 2'h3
                                      : aValx2Reg[14] ? 2'h2 : {1'h0, aValx2Reg[13]})
                                 : aValx2Reg[11]
                                     ? 2'h3
                                     : aValx2Reg[10] ? 2'h2 : {1'h0, aValx2Reg[9]}}
                            : {|(aValx2Reg[7:4]),
                               (|(aValx2Reg[7:4]))
                                 ? (aValx2Reg[7]
                                      ? 2'h3
                                      : aValx2Reg[6] ? 2'h2 : {1'h0, aValx2Reg[5]})
                                 : aValx2Reg[3]
                                     ? 2'h3
                                     : aValx2Reg[2] ? 2'h2 : {1'h0, aValx2Reg[1]}}}}}};	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, :30:{10,12}, :33:17, :34:17, :35:22, :36:{10,21}, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/backend/fu/MDU.scala:73:16, :91:23, :92:28, :105:45
      state <= 3'h2;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :110:11
      cnt_value <=
        (|io_in_bits_1)
          ? (_canSkipShift_T_223 > 7'h3E ? 6'h3F : _canSkipShift_T_223[5:0])
          : 6'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/backend/fu/MDU.scala:81:18, :105:45, :109:{21,38,52}
    end
    else begin	// src/main/scala/nutcore/backend/fu/MDU.scala:97:22
      if (_GEN_0)	// src/main/scala/nutcore/backend/fu/MDU.scala:111:22
        state <= 3'h3;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :113:11
      else if (_GEN_1) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:114:22
        if (&cnt_value)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          state <= 3'h4;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :118:44
      end
      else if (state == 3'h4)	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22, :118:44, :119:22
        state <= 3'h0;	// src/main/scala/nutcore/backend/fu/MDU.scala:77:22
      if (_GEN_0 | ~_GEN_1) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/backend/fu/MDU.scala:111:{22,35}, :114:{22,37}
      end
      else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/backend/fu/MDU.scala:111:35, :114:37
        cnt_value <= cnt_value + 6'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    end
    if (~(newReq | _GEN)) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:78:35, :83:21, :95:17, :97:{22,34}, :111:35
      if (_GEN_0)	// src/main/scala/nutcore/backend/fu/MDU.scala:111:22
        shiftReg <= {1'h0, {63'h0, aValx2Reg} << cnt_value};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/backend/fu/MDU.scala:73:16, :83:21, :92:28, :112:{14,27}
      else if (_GEN_1) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:114:22
        automatic logic enough;	// src/main/scala/nutcore/backend/fu/MDU.scala:115:28
        enough = shiftReg[128:64] >= {1'h0, bReg};	// src/main/scala/nutcore/backend/fu/MDU.scala:73:16, :83:21, :84:20, :91:23, :115:28
        shiftReg <=
          {enough ? shiftReg[127:64] - bReg : shiftReg[127:64], shiftReg[63:0], enough};	// src/main/scala/nutcore/backend/fu/MDU.scala:83:21, :84:20, :85:20, :91:23, :115:28, :116:{20,24,36}
      end
    end
    if (newReq) begin	// src/main/scala/nutcore/backend/fu/MDU.scala:78:35
      automatic logic aSign = io_in_bits_0[63] & io_sign;	// src/main/scala/nutcore/backend/fu/MDU.scala:72:{14,24}
      automatic logic bSign = io_in_bits_1[63] & io_sign;	// src/main/scala/nutcore/backend/fu/MDU.scala:72:{14,24}
      aSignReg <= aSign;	// src/main/scala/nutcore/backend/fu/MDU.scala:72:24, :89:27
      qSignReg <= (aSign ^ bSign) & (|io_in_bits_1);	// src/main/scala/nutcore/backend/fu/MDU.scala:72:24, :81:18, :90:{27,35,44}
      bReg <= bSign ? 64'h0 - io_in_bits_1 : io_in_bits_1;	// src/main/scala/nutcore/backend/fu/MDU.scala:72:24, :73:{12,16}, :81:18, :91:23
      aValx2Reg <= {aSign ? 64'h0 - io_in_bits_0 : io_in_bits_0, 1'h0};	// src/main/scala/nutcore/backend/fu/MDU.scala:72:24, :73:{12,16}, :81:18, :92:{28,32}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
      automatic logic [31:0] _RANDOM[0:8];	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
        end	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
        state = _RANDOM[4'h0][2:0];	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :77:22
        shiftReg =
          {_RANDOM[4'h0][31:3],
           _RANDOM[4'h1],
           _RANDOM[4'h2],
           _RANDOM[4'h3],
           _RANDOM[4'h4][3:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :77:22, :83:21
        aSignReg = _RANDOM[4'h4][4];	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :83:21, :89:27
        qSignReg = _RANDOM[4'h4][5];	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :83:21, :90:27
        bReg = {_RANDOM[4'h4][31:6], _RANDOM[4'h5], _RANDOM[4'h6][5:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :83:21, :91:23
        aValx2Reg = {_RANDOM[4'h6][31:6], _RANDOM[4'h7], _RANDOM[4'h8][6:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :91:23, :92:28
        cnt_value = _RANDOM[4'h8][12:7];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :92:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :78:23
  assign io_out_valid = state == 3'h4;	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :77:22, :118:44, :128:39
  assign io_out_bits =
    {aSignReg ? 64'h0 - shiftReg[128:65] : shiftReg[128:65],
     qSignReg ? 64'h0 - shiftReg[63:0] : shiftReg[63:0]};	// src/main/scala/nutcore/backend/fu/MDU.scala:68:7, :73:16, :81:18, :83:21, :84:20, :85:20, :89:27, :90:27, :123:13, :124:{17,28}, :125:{17,28}, :126:21
endmodule

module MDU(	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
  input         clock,	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
                reset,	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
                io_in_valid,	// src/main/scala/nutcore/backend/fu/MDU.scala:136:14
  input  [63:0] io_in_bits_src1,	// src/main/scala/nutcore/backend/fu/MDU.scala:136:14
                io_in_bits_src2,	// src/main/scala/nutcore/backend/fu/MDU.scala:136:14
  input  [6:0]  io_in_bits_func,	// src/main/scala/nutcore/backend/fu/MDU.scala:136:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/fu/MDU.scala:136:14
  output [63:0] io_out_bits	// src/main/scala/nutcore/backend/fu/MDU.scala:136:14
);

  wire         io_in_ready;	// src/main/scala/nutcore/backend/fu/MDU.scala:182:21
  wire         _div_io_in_ready;	// src/main/scala/nutcore/backend/fu/MDU.scala:152:19
  wire         _div_io_out_valid;	// src/main/scala/nutcore/backend/fu/MDU.scala:152:19
  wire [127:0] _div_io_out_bits;	// src/main/scala/nutcore/backend/fu/MDU.scala:152:19
  wire         _mul_io_in_ready;	// src/main/scala/nutcore/backend/fu/MDU.scala:151:19
  wire         _mul_io_out_valid;	// src/main/scala/nutcore/backend/fu/MDU.scala:151:19
  wire [129:0] _mul_io_out_bits;	// src/main/scala/nutcore/backend/fu/MDU.scala:151:19
  wire         isDivSign = io_in_bits_func[2] & ~(io_in_bits_func[0]);	// src/main/scala/nutcore/backend/fu/MDU.scala:41:27, :42:{39,42,45}
  wire [64:0]  _mul_io_in_bits_0_T_4 = {1'h0, io_in_bits_src1};	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7, src/main/scala/utils/BitUtils.scala:49:41
  wire [64:0]  _mul_io_in_bits_1_T_4 = {1'h0, io_in_bits_src2};	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7, src/main/scala/utils/BitUtils.scala:49:41
  wire [63:0]  res =
    io_in_bits_func[2]
      ? (io_in_bits_func[1] ? _div_io_out_bits[127:64] : _div_io_out_bits[63:0])
      : (|(io_in_bits_func[1:0])) ? _mul_io_out_bits[127:64] : _mul_io_out_bits[63:0];	// src/main/scala/nutcore/backend/fu/MDU.scala:41:27, :151:19, :152:19, :166:39, :176:{19,69,96}, :177:{19,24,54,86}, :178:16, src/main/scala/utils/LookupTree.scala:24:34
  reg          isDivReg_REG;	// src/main/scala/nutcore/backend/fu/MDU.scala:181:48
  assign io_in_ready = io_in_bits_func[2] ? _div_io_in_ready : _mul_io_in_ready;	// src/main/scala/nutcore/backend/fu/MDU.scala:41:27, :151:19, :152:19, :182:21
  always @(posedge clock)	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
    isDivReg_REG <= io_in_bits_func[2];	// src/main/scala/nutcore/backend/fu/MDU.scala:41:27, :181:48
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
        isDivReg_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7, :181:48
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/MDU.scala:135:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Multiplier mul (	// src/main/scala/nutcore/backend/fu/MDU.scala:151:19
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_mul_io_in_ready),
    .io_in_valid  (io_in_valid & ~(io_in_bits_func[2])),	// src/main/scala/nutcore/backend/fu/MDU.scala:41:27, :173:{34,37}
    .io_in_bits_0
      (((|(io_in_bits_func[1:0])) ? 65'h0 : _mul_io_in_bits_0_T_4)
       | (io_in_bits_func[1:0] == 2'h1 ? {io_in_bits_src1[63], io_in_bits_src1} : 65'h0)
       | (io_in_bits_func[1:0] == 2'h2 ? {io_in_bits_src1[63], io_in_bits_src1} : 65'h0)
       | ((&(io_in_bits_func[1:0])) ? _mul_io_in_bits_0_T_4 : 65'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/MDU.scala:166:39, src/main/scala/utils/BitUtils.scala:41:20, :42:41, :49:41, src/main/scala/utils/LookupTree.scala:24:34
    .io_in_bits_1
      (((|(io_in_bits_func[1:0])) ? 65'h0 : _mul_io_in_bits_1_T_4)
       | (io_in_bits_func[1:0] == 2'h1 ? {io_in_bits_src2[63], io_in_bits_src2} : 65'h0)
       | (io_in_bits_func[1:0] == 2'h2 ? _mul_io_in_bits_1_T_4 : 65'h0)
       | ((&(io_in_bits_func[1:0])) ? _mul_io_in_bits_1_T_4 : 65'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/MDU.scala:166:39, src/main/scala/utils/BitUtils.scala:41:20, :42:41, :49:41, src/main/scala/utils/LookupTree.scala:24:34
    .io_out_valid (_mul_io_out_valid),
    .io_out_bits  (_mul_io_out_bits)
  );
  wire         _GEN;	// src/main/scala/nutcore/backend/fu/MDU.scala:187:33
  assign _GEN = _mul_io_out_valid;	// src/main/scala/nutcore/backend/fu/MDU.scala:151:19, :187:33
  Divider div (	// src/main/scala/nutcore/backend/fu/MDU.scala:152:19
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_div_io_in_ready),
    .io_in_valid  (io_in_valid & io_in_bits_func[2]),	// src/main/scala/nutcore/backend/fu/MDU.scala:41:27, :174:34
    .io_in_bits_0
      (io_in_bits_func[3]
         ? {{32{isDivSign & io_in_bits_src1[31]}}, io_in_bits_src1[31:0]}
         : io_in_bits_src1),	// src/main/scala/nutcore/backend/fu/MDU.scala:42:39, :43:25, :169:{38,47,68}, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, :49:41
    .io_in_bits_1
      (io_in_bits_func[3]
         ? {{32{isDivSign & io_in_bits_src2[31]}}, io_in_bits_src2[31:0]}
         : io_in_bits_src2),	// src/main/scala/nutcore/backend/fu/MDU.scala:42:39, :43:25, :169:{38,47,68}, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}, :49:41
    .io_sign      (isDivSign),	// src/main/scala/nutcore/backend/fu/MDU.scala:42:39
    .io_out_valid (_div_io_out_valid),
    .io_out_bits  (_div_io_out_bits)
  );
  assign io_out_valid =
    (io_in_ready & io_in_valid ? io_in_bits_func[2] : isDivReg_REG)
      ? _div_io_out_valid
      : _mul_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/backend/fu/MDU.scala:41:27, :135:7, :151:19, :152:19, :181:{21,48}, :182:21, :183:22
  assign io_out_bits = io_in_bits_func[3] ? {{32{res[31]}}, res[31:0]} : res;	// src/main/scala/nutcore/backend/fu/MDU.scala:43:25, :135:7, :178:16, :179:{21,38}, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
endmodule

module CSR(	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
  input         clock,	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
                reset,	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
                io_in_valid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [63:0] io_in_bits_src1,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_in_bits_src2,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [6:0]  io_in_bits_func,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output [63:0] io_out_bits,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [63:0] io_cfIn_instr,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [38:0] io_cfIn_pc,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         io_cfIn_exceptionVec_0,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_1,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_2,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_3,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_4,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_5,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_6,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_7,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_8,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_9,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_10,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_11,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_12,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_13,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_14,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_exceptionVec_15,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_0,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_1,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_2,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_3,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_4,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_5,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_6,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_7,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_8,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_9,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_10,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_intrVec_11,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_cfIn_crossPageIPFFix,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output [38:0] io_redirect_target,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_redirect_valid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         io_instrValid,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output [1:0]  io_imemMMU_privilegeMode,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_dmemMMU_privilegeMode,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_dmemMMU_status_sum,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_dmemMMU_status_mxr,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         io_dmemMMU_loadPF,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
                io_dmemMMU_storePF,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input  [38:0] io_dmemMMU_addr,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  output        io_wenFix,	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14
  input         perfCntCond_2__bore,
  input  [63:0] setLrAddr__bore,
  output [11:0] _WIRE__bore,
                _WIRE__bore_0,
  output [63:0] lrAddr__bore,
  output        lr__bore,
  input  [63:0] lsuAddr__bore,
  input         msip__bore,
                perfCntCond_3__bore,
  output [63:0] satp__bore,
                satp__bore_0,
  input         meip__bore,
                setLrVal__bore,
                mtip__bore,
                setLr__bore
);

  wire [38:0] retTarget;	// src/main/scala/nutcore/backend/fu/CSR.scala:695:26, :708:26, :716:15
  wire [38:0] _trapTarget_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:677:20
  wire [63:0] _rdata_T_146;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _GEN = 1'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :494:88, :876:33
  reg  [63:0] mtvec;	// src/main/scala/nutcore/backend/fu/CSR.scala:252:22
  reg  [63:0] mcounteren;	// src/main/scala/nutcore/backend/fu/CSR.scala:253:27
  reg  [63:0] mcause;	// src/main/scala/nutcore/backend/fu/CSR.scala:254:23
  reg  [63:0] mtval;	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22
  reg  [63:0] mepc;	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21
  reg  [63:0] mie;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20
  reg  [63:0] mipReg;	// src/main/scala/nutcore/backend/fu/CSR.scala:260:24
  wire [11:0] _mip_T_4 =
    {meip__bore, 3'h0, mtip__bore, 3'h0, msip__bore, 3'h0} | mipReg[11:0];	// src/main/scala/nutcore/backend/fu/CSR.scala:260:24, :262:29, :631:69
  reg  [63:0] mstatus;	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24
  reg  [63:0] medeleg;	// src/main/scala/nutcore/backend/fu/CSR.scala:321:24
  reg  [63:0] mideleg;	// src/main/scala/nutcore/backend/fu/CSR.scala:322:24
  reg  [63:0] mscratch;	// src/main/scala/nutcore/backend/fu/CSR.scala:323:25
  reg  [63:0] pmpcfg0;	// src/main/scala/nutcore/backend/fu/CSR.scala:325:24
  reg  [63:0] pmpcfg1;	// src/main/scala/nutcore/backend/fu/CSR.scala:326:24
  reg  [63:0] pmpcfg2;	// src/main/scala/nutcore/backend/fu/CSR.scala:327:24
  reg  [63:0] pmpcfg3;	// src/main/scala/nutcore/backend/fu/CSR.scala:328:24
  reg  [63:0] pmpaddr0;	// src/main/scala/nutcore/backend/fu/CSR.scala:329:25
  reg  [63:0] pmpaddr1;	// src/main/scala/nutcore/backend/fu/CSR.scala:330:25
  reg  [63:0] pmpaddr2;	// src/main/scala/nutcore/backend/fu/CSR.scala:331:25
  reg  [63:0] pmpaddr3;	// src/main/scala/nutcore/backend/fu/CSR.scala:332:25
  reg  [63:0] stvec;	// src/main/scala/nutcore/backend/fu/CSR.scala:354:22
  wire [63:0] sieMask = mideleg & 64'h222;	// src/main/scala/nutcore/backend/fu/CSR.scala:322:24, :356:32
  reg  [63:0] satp;	// src/main/scala/nutcore/backend/fu/CSR.scala:359:21
  reg  [63:0] sepc;	// src/main/scala/nutcore/backend/fu/CSR.scala:360:21
  reg  [63:0] scause;	// src/main/scala/nutcore/backend/fu/CSR.scala:361:23
  reg  [63:0] stval;	// src/main/scala/nutcore/backend/fu/CSR.scala:362:18
  reg  [63:0] sscratch;	// src/main/scala/nutcore/backend/fu/CSR.scala:363:25
  reg  [63:0] scounteren;	// src/main/scala/nutcore/backend/fu/CSR.scala:364:27
  reg         lr;	// src/main/scala/nutcore/backend/fu/CSR.scala:377:19
  reg  [63:0] lrAddr;	// src/main/scala/nutcore/backend/fu/CSR.scala:378:23
  reg  [1:0]  privilegeMode;	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30
  reg  [63:0] perfCnts_0;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  reg  [63:0] perfCnts_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47
  wire [63:0] csri = {59'h0, io_cfIn_instr[19:15]};	// src/main/scala/nutcore/backend/fu/CSR.scala:480:35, src/main/scala/utils/BitUtils.scala:49:41
  wire [63:0] wdata =
    (io_in_bits_func == 7'h1 ? io_in_bits_src1 : 64'h0)
    | (io_in_bits_func == 7'h2 ? _rdata_T_146 | io_in_bits_src1 : 64'h0)
    | (io_in_bits_func == 7'h3 ? _rdata_T_146 & ~io_in_bits_src1 : 64'h0)
    | (io_in_bits_func == 7'h5 ? csri : 64'h0)
    | (io_in_bits_func == 7'h6 ? _rdata_T_146 | csri : 64'h0)
    | (io_in_bits_func == 7'h7
         ? _rdata_T_146 & {59'h7FFFFFFFFFFFFFF, ~(io_cfIn_instr[19:15])}
         : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :258:20, :480:35, :483:30, :484:{30,32}, :486:30, :487:{30,32}, src/main/scala/utils/BitUtils.scala:49:41, src/main/scala/utils/LookupTree.scala:24:34
  wire        _wen_T_4 =
    io_in_valid & (|io_in_bits_func)
    & (io_in_bits_src2[11:0] != 12'h180 | wdata[63:60] == 4'h0 | wdata[63:60] == 4'h8);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :491:{38,60,87,109}, :494:{28,47,56,67}, :631:69
  wire        isIllegalAccess =
    privilegeMode < io_in_bits_src2[9:8] | _wen_T_4 & (&(io_in_bits_src2[11:10]))
    & ~((io_in_bits_func == 7'h2 | io_in_bits_func == 7'h6) & io_in_bits_src1 == 64'h0);	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :258:20, :391:30, :478:18, :494:47, :495:{38,44}, :496:{24,42,50,70,78}, :497:{36,45,58,61}, :498:39
  wire        _isIllegalAddr_illegalAddr_T_2 = io_in_bits_src2[11:0] == 12'h140;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_4 = io_in_bits_src2[11:0] == 12'h306;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_8 = io_in_bits_src2[11:0] == 12'h104;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _rdataDummy_T_3 = io_in_bits_src2[11:0] == 12'h144;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_12 = io_in_bits_src2[11:0] == 12'h100;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_14 = io_in_bits_src2[11:0] == 12'h305;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_16 = io_in_bits_src2[11:0] == 12'h3B3;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_18 = io_in_bits_src2[11:0] == 12'h300;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_20 = io_in_bits_src2[11:0] == 12'h3A0;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_22 = io_in_bits_src2[11:0] == 12'h142;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_24 = io_in_bits_src2[11:0] == 12'h180;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :494:56, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_26 = io_in_bits_src2[11:0] == 12'h3B1;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_28 = io_in_bits_src2[11:0] == 12'h3A2;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_30 = io_in_bits_src2[11:0] == 12'h302;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_32 = io_in_bits_src2[11:0] == 12'h105;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_34 = io_in_bits_src2[11:0] == 12'h141;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_36 = io_in_bits_src2[11:0] == 12'h342;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_38 = io_in_bits_src2[11:0] == 12'h304;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_40 = io_in_bits_src2[11:0] == 12'hB01;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_42 = io_in_bits_src2[11:0] == 12'h143;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_44 = io_in_bits_src2[11:0] == 12'h301;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_46 = io_in_bits_src2[11:0] == 12'hB00;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_48 = io_in_bits_src2[11:0] == 12'h3B0;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _rdataDummy_T_2 = io_in_bits_src2[11:0] == 12'h344;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_52 = io_in_bits_src2[11:0] == 12'hB02;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_54 = io_in_bits_src2[11:0] == 12'h3A3;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_56 = io_in_bits_src2[11:0] == 12'h303;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_58 = io_in_bits_src2[11:0] == 12'h3B2;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_62 = io_in_bits_src2[11:0] == 12'h3A1;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_64 = io_in_bits_src2[11:0] == 12'h340;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_68 = io_in_bits_src2[11:0] == 12'h341;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_70 = io_in_bits_src2[11:0] == 12'h343;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  wire        _isIllegalAddr_illegalAddr_T_72 = io_in_bits_src2[11:0] == 12'h106;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34
  assign _rdata_T_146 =
    (_isIllegalAddr_illegalAddr_T_2 ? sscratch : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_4 ? mcounteren : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_8 ? mie & sieMask : 64'h0)
    | (_rdataDummy_T_3 ? {52'h0, {2'h0, mideleg[9:1] & 9'h111, 1'h0} & _mip_T_4} : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_12 ? mstatus & 64'h80000003000DE122 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_14 ? mtvec : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_16 ? pmpaddr3 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_18 ? mstatus : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_20 ? pmpcfg0 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_22 ? scause : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_24 ? satp : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_26 ? pmpaddr1 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_28 ? pmpcfg2 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_30 ? medeleg : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_32 ? stvec : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_34 ? sepc : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_36 ? mcause : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_38 ? mie : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_40 ? perfCnts_1 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_42 ? stval : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_44 ? 64'h8000000000141105 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_46 ? perfCnts_0 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_48 ? pmpaddr0 : 64'h0)
    | (_rdataDummy_T_2 ? {52'h0, _mip_T_4} : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_52 ? perfCnts_2 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_54 ? pmpcfg3 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_56 ? mideleg : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_58 ? pmpaddr2 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_62 ? pmpcfg1 : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_64 ? mscratch : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_68 ? mepc : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_70 ? mtval : 64'h0)
    | (_isIllegalAddr_illegalAddr_T_72 ? scounteren : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:213:34, :252:22, :253:27, :254:23, :255:22, :256:21, :258:20, :262:29, :269:35, :278:24, :300:59, :321:24, :322:24, :323:25, :325:24, :326:24, :327:24, :328:24, :329:25, :330:25, :331:25, :332:25, :352:35, :354:22, :356:32, :359:21, :360:21, :361:23, :362:18, :363:25, :364:27, :396:47, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:48:84
  wire        _resetSatp_T = io_in_bits_src2[11:0] == 12'h180;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :494:56, src/main/scala/utils/RegMap.scala:50:65
  wire        resetSatp = _resetSatp_T & _wen_T_4;	// src/main/scala/nutcore/backend/fu/CSR.scala:494:47, :502:35, src/main/scala/utils/RegMap.scala:50:65
  wire        _io_redirect_valid_T = io_in_bits_func == 7'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :515:46
  wire        _isEcall_T_2 = io_in_bits_src2[11:0] == 12'h0 & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:46, :516:{22,36}
  wire        mipRaiseIntr_e_s = _mip_T_4[9] | meip__bore;	// src/main/scala/nutcore/backend/fu/CSR.scala:262:{29,47}, :619:31
  wire [11:0] _GEN_0 = mideleg[11:0] & {_mip_T_4[11:10], mipRaiseIntr_e_s, _mip_T_4[8:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:262:29, :322:24, :356:32, :619:31, :621:{26,41}, src/main/scala/utils/RegMap.scala:48:84
  wire        _csrExceptionVec_9_T = privilegeMode == 2'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :622:70, :729:21
  wire        _intrVecEnable_11_T_2 = privilegeMode == 2'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30, :622:122
  wire        _delegS_T_3 = privilegeMode != 2'h3;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30, :623:104
  wire [11:0] _GEN_1 =
    mie[11:0] & {_mip_T_4[11:10], mipRaiseIntr_e_s, _mip_T_4[8:0]}
    & {_GEN_0[11]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[10]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[9]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[8]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[7]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[6]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[5]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[4]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[3]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[2]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[1]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3,
       _GEN_0[0]
         ? _csrExceptionVec_9_T & mstatus[1] | _intrVecEnable_11_T_2
         : (&privilegeMode) & mstatus[3] | _delegS_T_3};	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :262:29, :278:24, :314:39, :391:30, :619:31, :621:{26,41}, :622:{50,70,81,104,122}, :623:{52,63,86,104}, :626:28, :627:{20,42,49,65}, :628:33
  wire [11:0] _raiseIntr_T =
    {io_cfIn_intrVec_11,
     io_cfIn_intrVec_10,
     io_cfIn_intrVec_9,
     io_cfIn_intrVec_8,
     io_cfIn_intrVec_7,
     io_cfIn_intrVec_6,
     io_cfIn_intrVec_5,
     io_cfIn_intrVec_4,
     io_cfIn_intrVec_3,
     io_cfIn_intrVec_2,
     io_cfIn_intrVec_1,
     io_cfIn_intrVec_0};	// src/main/scala/nutcore/backend/fu/CSR.scala:633:35
  wire        _exceptionNO_T_6 = io_dmemMMU_storePF | io_cfIn_exceptionVec_15;	// src/main/scala/nutcore/backend/fu/CSR.scala:648:50
  wire        _exceptionNO_T_4 = io_dmemMMU_loadPF | io_cfIn_exceptionVec_13;	// src/main/scala/nutcore/backend/fu/CSR.scala:648:50
  wire        _exceptionNO_T_16 =
    (&privilegeMode) & io_in_valid & _isEcall_T_2 | io_cfIn_exceptionVec_11;	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :516:36, :623:52, :641:69, :648:50
  wire        _exceptionNO_T_14 =
    _csrExceptionVec_9_T & io_in_valid & _isEcall_T_2 | io_cfIn_exceptionVec_9;	// src/main/scala/nutcore/backend/fu/CSR.scala:516:36, :622:70, :642:69, :648:50
  wire        _exceptionNO_T_12 =
    privilegeMode == 2'h0 & io_in_valid & _isEcall_T_2 | io_cfIn_exceptionVec_8;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30, :516:36, :643:{44,69}, :648:50
  wire        _exceptionNO_T_26 =
    io_in_valid & io_in_bits_src2[11:0] == 12'h1 & _io_redirect_valid_T
    | io_cfIn_exceptionVec_3;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:{23,46}, :640:46, :648:50
  wire        _exceptionNO_T_20 =
    (~(_isIllegalAddr_illegalAddr_T_72 | _isIllegalAddr_illegalAddr_T_70
       | _isIllegalAddr_illegalAddr_T_68 | io_in_bits_src2[11:0] == 12'hF14
       | _isIllegalAddr_illegalAddr_T_64 | _isIllegalAddr_illegalAddr_T_62
       | io_in_bits_src2[11:0] == 12'hF13 | _isIllegalAddr_illegalAddr_T_58
       | _isIllegalAddr_illegalAddr_T_56 | _isIllegalAddr_illegalAddr_T_54
       | _isIllegalAddr_illegalAddr_T_52 | _rdataDummy_T_2
       | _isIllegalAddr_illegalAddr_T_48 | _isIllegalAddr_illegalAddr_T_46
       | _isIllegalAddr_illegalAddr_T_44 | _isIllegalAddr_illegalAddr_T_42
       | _isIllegalAddr_illegalAddr_T_40 | _isIllegalAddr_illegalAddr_T_38
       | _isIllegalAddr_illegalAddr_T_36 | _isIllegalAddr_illegalAddr_T_34
       | _isIllegalAddr_illegalAddr_T_32 | _isIllegalAddr_illegalAddr_T_30
       | _isIllegalAddr_illegalAddr_T_28 | _isIllegalAddr_illegalAddr_T_26
       | _isIllegalAddr_illegalAddr_T_24 | _isIllegalAddr_illegalAddr_T_22
       | _isIllegalAddr_illegalAddr_T_20 | _isIllegalAddr_illegalAddr_T_18
       | _isIllegalAddr_illegalAddr_T_16 | _isIllegalAddr_illegalAddr_T_14
       | _isIllegalAddr_illegalAddr_T_12 | _rdataDummy_T_3
       | _isIllegalAddr_illegalAddr_T_8 | io_in_bits_src2[11:0] == 12'hF11
       | _isIllegalAddr_illegalAddr_T_4 | _isIllegalAddr_illegalAddr_T_2)
     & io_in_bits_src2[11:0] != 12'hF12 | isIllegalAccess) & _wen_T_4
    | io_cfIn_exceptionVec_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :494:47, :498:39, :644:{51,71}, :648:50, src/main/scala/utils/LookupTree.scala:24:34, :29:28
  wire [15:0] _GEN_2 =
    {_exceptionNO_T_6,
     io_cfIn_exceptionVec_14,
     _exceptionNO_T_4,
     io_cfIn_exceptionVec_12,
     _exceptionNO_T_16,
     io_cfIn_exceptionVec_10,
     _exceptionNO_T_14,
     _exceptionNO_T_12,
     io_cfIn_exceptionVec_7,
     io_cfIn_exceptionVec_6,
     io_cfIn_exceptionVec_5,
     io_cfIn_exceptionVec_4,
     _exceptionNO_T_26,
     _exceptionNO_T_20,
     io_cfIn_exceptionVec_1,
     io_cfIn_exceptionVec_0};	// src/main/scala/nutcore/backend/fu/CSR.scala:648:50
  wire [3:0]  _causeNO_T_1 =
    (|_raiseIntr_T)
      ? (io_cfIn_intrVec_3
           ? 4'h3
           : io_cfIn_intrVec_11
               ? 4'hB
               : io_cfIn_intrVec_7
                   ? 4'h7
                   : io_cfIn_intrVec_1
                       ? 4'h1
                       : io_cfIn_intrVec_9
                           ? 4'h9
                           : io_cfIn_intrVec_5
                               ? 4'h5
                               : io_cfIn_intrVec_0
                                   ? 4'h0
                                   : io_cfIn_intrVec_8
                                       ? 4'h8
                                       : {1'h0, io_cfIn_intrVec_4, 2'h0})
      : _exceptionNO_T_26
          ? 4'h3
          : io_cfIn_exceptionVec_12
              ? 4'hC
              : io_cfIn_exceptionVec_1
                  ? 4'h1
                  : _exceptionNO_T_20
                      ? 4'h2
                      : io_cfIn_exceptionVec_0
                          ? 4'h0
                          : _exceptionNO_T_16
                              ? 4'hB
                              : _exceptionNO_T_14
                                  ? 4'h9
                                  : _exceptionNO_T_12
                                      ? 4'h8
                                      : io_cfIn_exceptionVec_6
                                          ? 4'h6
                                          : io_cfIn_exceptionVec_4
                                              ? 4'h4
                                              : _exceptionNO_T_6
                                                  ? 4'hF
                                                  : _exceptionNO_T_4
                                                      ? 4'hD
                                                      : {1'h0,
                                                         io_cfIn_exceptionVec_7
                                                           ? 3'h7
                                                           : io_cfIn_exceptionVec_5
                                                               ? 3'h5
                                                               : 3'h0};	// src/main/scala/nutcore/backend/fu/CSR.scala:213:34, :300:59, :491:109, :631:69, :633:{35,42}, :648:50, :650:74, :653:46, src/main/scala/utils/LookupTree.scala:24:34
  wire        raiseExceptionIntr = ((|_GEN_2) | (|_raiseIntr_T)) & io_instrValid;	// src/main/scala/nutcore/backend/fu/CSR.scala:633:{35,42}, :648:50, :649:42, :656:{44,58}
  wire [63:0] _delegS_T_1 = ((|_raiseIntr_T) ? mideleg : medeleg) >> _causeNO_T_1;	// src/main/scala/nutcore/backend/fu/CSR.scala:321:24, :322:24, :633:{35,42}, :653:46, :671:18, :673:22
  wire        delegS = _delegS_T_1[0] & _delegS_T_3;	// src/main/scala/nutcore/backend/fu/CSR.scala:623:104, :673:{22,38}
  assign _trapTarget_T = delegS ? stvec[38:0] : mtvec[38:0];	// src/main/scala/nutcore/backend/fu/CSR.scala:252:22, :354:22, :673:38, :677:20
  wire        _GEN_3 =
    io_in_valid & io_in_bits_src2[11:0] == 12'h102 & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:46, :518:21, :695:15
  wire        _GEN_4 =
    io_in_valid & io_in_bits_src2[11:0] == 12'h2 & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :515:46, :519:21, :708:15
  assign retTarget = _GEN_4 ? 39'h0 : _GEN_3 ? sepc[38:0] : mepc[38:0];	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21, :360:21, :682:26, :692:22, :695:{15,26}, :705:{15,22}, :708:{15,26}, :716:{15,22}
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    automatic logic        _GEN_5;	// src/main/scala/nutcore/backend/fu/CSR.scala:500:51
    automatic logic        hasInstrPageFault = io_cfIn_exceptionVec_12 & io_in_valid;	// src/main/scala/nutcore/backend/fu/CSR.scala:576:63
    automatic logic        _tvalWen_T = hasInstrPageFault | io_dmemMMU_loadPF;	// src/main/scala/nutcore/backend/fu/CSR.scala:576:63, :585:26
    automatic logic        _GEN_6;	// src/main/scala/nutcore/backend/fu/CSR.scala:585:46
    automatic logic [38:0] _tval_T = io_cfIn_pc + 39'h2;	// src/main/scala/nutcore/backend/fu/CSR.scala:586:88
    automatic logic [63:0] tval;	// src/main/scala/nutcore/backend/fu/CSR.scala:586:19
    automatic logic        tvalWen;	// src/main/scala/nutcore/backend/fu/CSR.scala:674:130
    _GEN_5 = _wen_T_4 & ~isIllegalAccess;	// src/main/scala/nutcore/backend/fu/CSR.scala:494:47, :498:39, :500:{51,54}
    _GEN_6 = _tvalWen_T | io_dmemMMU_storePF;	// src/main/scala/nutcore/backend/fu/CSR.scala:585:{26,46}
    tval =
      hasInstrPageFault
        ? (io_cfIn_crossPageIPFFix
             ? {{25{_tval_T[38]}}, _tval_T}
             : {{25{io_cfIn_pc[38]}}, io_cfIn_pc})
        : {{25{io_dmemMMU_addr[38]}}, io_dmemMMU_addr};	// src/main/scala/nutcore/backend/fu/CSR.scala:576:63, :586:{19,42,88}, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
    tvalWen =
      ~(_tvalWen_T | io_dmemMMU_storePF | io_cfIn_exceptionVec_4 | io_cfIn_exceptionVec_6)
      | (|_raiseIntr_T);	// src/main/scala/nutcore/backend/fu/CSR.scala:585:26, :633:{35,42}, :674:{17,103,130}
    if (reset) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      mtvec <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:252:22, :258:20
      mcounteren <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:253:27, :258:20
      mcause <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:254:23, :258:20
      mtval <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22, :258:20
      mepc <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21, :258:20
      mie <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20
      mipReg <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :260:24
      mstatus <= 64'hA00001800;	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24
      medeleg <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :321:24
      mideleg <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :322:24
      mscratch <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :323:25
      pmpcfg0 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :325:24
      pmpcfg1 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :326:24
      pmpcfg2 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :327:24
      pmpcfg3 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :328:24
      pmpaddr0 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :329:25
      pmpaddr1 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :330:25
      pmpaddr2 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :331:25
      pmpaddr3 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :332:25
      stvec <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :354:22
      satp <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :359:21
      sepc <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :360:21
      scause <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :361:23
      sscratch <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :363:25
      scounteren <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :364:27
      lr <= 1'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:213:34, :377:19
      lrAddr <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :378:23
      privilegeMode <= 2'h3;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30
      perfCnts_0 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :396:47
      perfCnts_1 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :396:47
      perfCnts_2 <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :396:47
    end
    else begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      automatic logic        _isMret_T = io_in_bits_src2[11:0] == 12'h302;	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:65
      automatic logic [63:0] causeNO;	// src/main/scala/nutcore/backend/fu/CSR.scala:653:41
      automatic logic        _GEN_7;	// src/main/scala/nutcore/backend/fu/CSR.scala:682:15
      automatic logic        _GEN_8 = ~raiseExceptionIntr | delegS;	// src/main/scala/nutcore/backend/fu/CSR.scala:656:58, :673:38, :719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
      causeNO = {|_raiseIntr_T, 59'h0, _causeNO_T_1};	// src/main/scala/nutcore/backend/fu/CSR.scala:633:{35,42}, :653:{41,46}, src/main/scala/utils/BitUtils.scala:49:41
      _GEN_7 = io_in_valid & _isMret_T & _io_redirect_valid_T;	// src/main/scala/nutcore/backend/fu/CSR.scala:515:46, :682:15, src/main/scala/utils/RegMap.scala:50:65
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h305)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mtvec <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:252:22
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h306)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mcounteren <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:253:27
      if (_GEN_8) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        if (_GEN_5 & io_in_bits_src2[11:0] == 12'h342)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          mcause <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:254:23
      end
      else	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        mcause <= causeNO;	// src/main/scala/nutcore/backend/fu/CSR.scala:254:23, :653:41
      if (~raiseExceptionIntr | delegS | ~tvalWen) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:596:3, :656:58, :673:38, :674:130, :719:29, :723:19, :740:20, src/main/scala/utils/RegMap.scala:50:72
        if (io_cfIn_exceptionVec_4 | io_cfIn_exceptionVec_6)	// src/main/scala/nutcore/backend/fu/CSR.scala:595:30
          mtval <= {{25{lsuAddr__bore[38]}}, lsuAddr__bore[38:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22, :582:28, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
        else if (_GEN_6 & (&privilegeMode))	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :585:{46,67}, :587:{24,34}, :588:13, src/main/scala/utils/RegMap.scala:50:72
          mtval <= tval;	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22, :586:19
        else if (_GEN_5 & io_in_bits_src2[11:0] == 12'h343)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          mtval <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:255:22
      end
      else	// src/main/scala/nutcore/backend/fu/CSR.scala:596:3, :719:29, :723:19
        mtval <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:255:22, :258:20
      if (_GEN_8) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        if (_GEN_5 & io_in_bits_src2[11:0] == 12'h341)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          mepc <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:256:21
      end
      else	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, src/main/scala/utils/RegMap.scala:50:72
        mepc <= {{25{io_cfIn_pc[38]}}, io_cfIn_pc};	// src/main/scala/nutcore/backend/fu/CSR.scala:256:21, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h304)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mie <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:258:20
      else if (_GEN_5 & io_in_bits_src2[11:0] == 12'h104)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mie <= wdata & sieMask | mie & ~sieMask;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :356:32, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h144)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mipReg <= wdata & sieMask | mipReg & ~sieMask;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:260:24, :356:32, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      else if (_GEN_5 & io_in_bits_src2[11:0] == 12'h344)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mipReg <= wdata & 64'h77F | mipReg & 64'hFFFFFFFFFFFFF880;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:260:24, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (raiseExceptionIntr) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:656:58
        mstatus <=
          {mstatus[63:13],
           delegS ? mstatus[12:11] : privilegeMode,
           mstatus[10:9],
           delegS ? privilegeMode[0] : mstatus[8],
           delegS ? mstatus[7] : mstatus[3],
           mstatus[6],
           delegS ? mstatus[1] : mstatus[5],
           mstatus[4],
           delegS & mstatus[3],
           mstatus[2],
           ~delegS & mstatus[1],
           mstatus[0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :391:30, :673:38, :690:27, :720:47, :721:{30,47}, :723:19, :726:22, :727:24, :728:23, :736:22, :737:24, :738:23, :750:27
        privilegeMode <= {~delegS, 1'h1};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :391:30, :494:88, :673:38, :721:30, :723:19, :728:23, :729:21, :739:21
      end
      else if (_GEN_4) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:708:15
        mstatus <= {mstatus[63:5], 1'h1, mstatus[3:1], mstatus[4]};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :494:88, :709:47, :715:27
        privilegeMode <= 2'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:300:59, :391:30
      end
      else if (_GEN_3) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:695:15
        mstatus <=
          {mstatus[63:9], 1'h0, mstatus[7:6], 1'h1, mstatus[4:2], mstatus[5], mstatus[0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :213:34, :278:24, :494:88, :696:47, :697:47, :703:27
        privilegeMode <= {1'h0, mstatus[8]};	// src/main/scala/nutcore/backend/fu/CSR.scala:213:34, :278:24, :391:30, :696:47, :700:25
      end
      else if (_GEN_7) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:682:15
        mstatus <=
          {mstatus[63:13],
           2'h0,
           mstatus[10:8],
           1'h1,
           mstatus[6:4],
           mstatus[7],
           mstatus[2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:193:14, :278:24, :300:59, :494:88, :683:47, :690:27
        privilegeMode <= mstatus[12:11];	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :391:30, :683:47
      end
      else if (_GEN_5 & io_in_bits_src2[11:0] == 12'h300) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        automatic logic [62:0] _mstatus_T_7;	// src/main/scala/utils/BitUtils.scala:34:26
        _mstatus_T_7 =
          {40'h0, wdata[22:1] & 22'h3F3FD5, 1'h0} | mstatus[62:0] & 63'h7FFFFFFFFF818055;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:213:34, :278:24, :301:23, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
        mstatus <= {&(_mstatus_T_7[14:13]), _mstatus_T_7};	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :316:47, :317:{25,40}, src/main/scala/utils/BitUtils.scala:34:26
      end
      else if (_GEN_5 & io_in_bits_src2[11:0] == 12'h100) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        automatic logic [62:0] _mstatus_T_3;	// src/main/scala/utils/BitUtils.scala:34:26
        _mstatus_T_3 =
          {43'h0, wdata[19:1] & 19'h63091, 1'h0} | mstatus[62:0] & 63'h7FFFFFFFFFF39EDD;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:213:34, :278:24, :338:23, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
        mstatus <= {&(_mstatus_T_3[14:13]), _mstatus_T_3};	// src/main/scala/nutcore/backend/fu/CSR.scala:278:24, :316:47, :317:{25,40}, src/main/scala/utils/BitUtils.scala:34:26
      end
      if (_GEN_5 & _isMret_T)	// src/main/scala/nutcore/backend/fu/CSR.scala:500:51, src/main/scala/utils/RegMap.scala:50:{56,65}
        medeleg <= wdata & 64'hBBFF | medeleg & 64'hFFFFFFFFFFFF4400;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:321:24, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h303)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mideleg <= wdata & 64'h222 | mideleg & 64'hFFFFFFFFFFFFFDDD;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:322:24, :356:32, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h340)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        mscratch <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:323:25
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3A0)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg0 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:325:24
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3A1)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg1 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:326:24
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3A2)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg2 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:327:24
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3A3)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpcfg3 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:328:24
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3B0)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr0 <= wdata & 64'h3FFFFFFF | pmpaddr0 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:329:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3B1)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr1 <= wdata & 64'h3FFFFFFF | pmpaddr1 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:330:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3B2)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr2 <= wdata & 64'h3FFFFFFF | pmpaddr2 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:331:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h3B3)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        pmpaddr3 <= wdata & 64'h3FFFFFFF | pmpaddr3 & 64'hFFFFFFFFC0000000;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:332:25, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h105)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        stvec <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:354:22
      if (_GEN_5 & _resetSatp_T)	// src/main/scala/nutcore/backend/fu/CSR.scala:500:51, src/main/scala/utils/RegMap.scala:50:{56,65}
        satp <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:359:21
      if (raiseExceptionIntr & delegS) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:656:58, :673:38, :719:29, :723:19, :724:14, src/main/scala/utils/RegMap.scala:50:72
        sepc <= {{25{io_cfIn_pc[38]}}, io_cfIn_pc};	// src/main/scala/nutcore/backend/fu/CSR.scala:360:21, src/main/scala/utils/BitUtils.scala:41:20, :42:{41,46}
        scause <= causeNO;	// src/main/scala/nutcore/backend/fu/CSR.scala:361:23, :653:41
      end
      else begin	// src/main/scala/nutcore/backend/fu/CSR.scala:719:29, :723:19, :724:14, src/main/scala/utils/RegMap.scala:50:72
        if (_GEN_5 & io_in_bits_src2[11:0] == 12'h141)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          sepc <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:360:21
        if (_GEN_5 & io_in_bits_src2[11:0] == 12'h142)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
          scause <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:361:23
      end
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h140)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        sscratch <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:363:25
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h106)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        scounteren <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:364:27
      lr <= ~(_GEN_3 | _GEN_7) & (setLr__bore ? setLrVal__bore : lr);	// src/main/scala/nutcore/backend/fu/CSR.scala:377:19, :385:14, :386:8, :682:{15,26}, :691:8, :695:{15,26}, :704:8
      if (setLr__bore)
        lrAddr <= setLrAddr__bore;	// src/main/scala/nutcore/backend/fu/CSR.scala:378:23
      if (_GEN)	// src/main/scala/nutcore/backend/fu/CSR.scala:876:33
        perfCnts_0 <= perfCnts_0 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71
      else if (_GEN_5 & io_in_bits_src2[11:0] == 12'hB00)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_0 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'hB01)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_1 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
      if (perfCntCond_3__bore)
        perfCnts_2 <= perfCnts_2 + 64'h2;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :869:86
      else if (perfCntCond_2__bore)
        perfCnts_2 <= perfCnts_2 + 64'h1;	// src/main/scala/nutcore/backend/fu/CSR.scala:396:47, :859:71
      else if (_GEN_5 & io_in_bits_src2[11:0] == 12'hB02)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        perfCnts_2 <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:396:47
    end
    if (raiseExceptionIntr & delegS & tvalWen)	// src/main/scala/nutcore/backend/fu/CSR.scala:585:67, :656:58, :673:38, :674:130, :719:29, :723:19, :730:{20,27}
      stval <= 64'h0;	// src/main/scala/nutcore/backend/fu/CSR.scala:258:20, :362:18
    else if (~_GEN_6 | (&privilegeMode)) begin	// src/main/scala/nutcore/backend/fu/CSR.scala:391:30, :585:{46,67}, :587:{24,34}, src/main/scala/utils/RegMap.scala:50:72
      if (_GEN_5 & io_in_bits_src2[11:0] == 12'h143)	// src/main/scala/nutcore/backend/fu/CSR.scala:478:18, :500:51, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:50:{56,65}
        stval <= wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:362:18
    end
    else	// src/main/scala/nutcore/backend/fu/CSR.scala:585:67, :587:34, src/main/scala/utils/RegMap.scala:50:72
      stval <= tval;	// src/main/scala/nutcore/backend/fu/CSR.scala:362:18, :586:19
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      automatic logic [31:0] _RANDOM[0:74];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        for (logic [6:0] i = 7'h0; i < 7'h4B; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        end	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
        mtvec = {_RANDOM[7'h2], _RANDOM[7'h3]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :252:22
        mcounteren = {_RANDOM[7'h4], _RANDOM[7'h5]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :253:27
        mcause = {_RANDOM[7'h6], _RANDOM[7'h7]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :254:23
        mtval = {_RANDOM[7'h8], _RANDOM[7'h9]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :255:22
        mepc = {_RANDOM[7'hA], _RANDOM[7'hB]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :256:21
        mie = {_RANDOM[7'hC], _RANDOM[7'hD]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :258:20
        mipReg = {_RANDOM[7'hE], _RANDOM[7'hF]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :260:24
        mstatus = {_RANDOM[7'h1A], _RANDOM[7'h1B]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24
        medeleg = {_RANDOM[7'h1C], _RANDOM[7'h1D]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :321:24
        mideleg = {_RANDOM[7'h1E], _RANDOM[7'h1F]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :322:24
        mscratch = {_RANDOM[7'h20], _RANDOM[7'h21]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :323:25
        pmpcfg0 = {_RANDOM[7'h22], _RANDOM[7'h23]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :325:24
        pmpcfg1 = {_RANDOM[7'h24], _RANDOM[7'h25]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :326:24
        pmpcfg2 = {_RANDOM[7'h26], _RANDOM[7'h27]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :327:24
        pmpcfg3 = {_RANDOM[7'h28], _RANDOM[7'h29]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :328:24
        pmpaddr0 = {_RANDOM[7'h2A], _RANDOM[7'h2B]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :329:25
        pmpaddr1 = {_RANDOM[7'h2C], _RANDOM[7'h2D]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :330:25
        pmpaddr2 = {_RANDOM[7'h2E], _RANDOM[7'h2F]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :331:25
        pmpaddr3 = {_RANDOM[7'h30], _RANDOM[7'h31]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :332:25
        stvec = {_RANDOM[7'h32], _RANDOM[7'h33]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :354:22
        satp = {_RANDOM[7'h34], _RANDOM[7'h35]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :359:21
        sepc = {_RANDOM[7'h36], _RANDOM[7'h37]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :360:21
        scause = {_RANDOM[7'h38], _RANDOM[7'h39]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :361:23
        stval = {_RANDOM[7'h3A], _RANDOM[7'h3B]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :362:18
        sscratch = {_RANDOM[7'h3C], _RANDOM[7'h3D]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :363:25
        scounteren = {_RANDOM[7'h3E], _RANDOM[7'h3F]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :364:27
        lr = _RANDOM[7'h42][0];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :377:19
        lrAddr = {_RANDOM[7'h42][31:1], _RANDOM[7'h43], _RANDOM[7'h44][0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :377:19, :378:23
        privilegeMode = _RANDOM[7'h44][2:1];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :378:23, :391:30
        perfCnts_0 = {_RANDOM[7'h44][31:3], _RANDOM[7'h45], _RANDOM[7'h46][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :378:23, :396:47
        perfCnts_1 = {_RANDOM[7'h46][31:3], _RANDOM[7'h47], _RANDOM[7'h48][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
        perfCnts_2 = {_RANDOM[7'h48][31:3], _RANDOM[7'h49], _RANDOM[7'h4A][2:0]};	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :396:47
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7
  assign io_out_bits = _rdata_T_146;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/backend/fu/CSR.scala:192:7
  assign io_redirect_target =
    resetSatp ? io_cfIn_pc + 39'h4 : raiseExceptionIntr ? _trapTarget_T : retTarget;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :502:35, :656:58, :661:{28,51,61}, :677:20, :695:26, :708:26, :716:15
  assign io_redirect_valid =
    io_in_valid & _io_redirect_valid_T | raiseExceptionIntr | resetSatp;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :502:35, :515:46, :656:58, :659:{31,80}
  assign io_imemMMU_privilegeMode = privilegeMode;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :391:30
  assign io_dmemMMU_privilegeMode = mstatus[17] ? mstatus[12:11] : privilegeMode;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24, :314:39, :391:30, :551:34
  assign io_dmemMMU_status_sum = mstatus[18];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24, :314:39
  assign io_dmemMMU_status_mxr = mstatus[19];	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :278:24, :314:39
  assign io_wenFix = |_GEN_2;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :648:50, :649:42
  assign _WIRE__bore = _GEN_1;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :628:33
  assign _WIRE__bore_0 = _GEN_1;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :628:33
  assign lrAddr__bore = lrAddr;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :378:23
  assign lr__bore = lr;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :377:19
  assign satp__bore = satp;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :359:21
  assign satp__bore_0 = satp;	// src/main/scala/nutcore/backend/fu/CSR.scala:192:7, :359:21
endmodule

module MOU(	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7
  input         io_in_valid,	// src/main/scala/nutcore/backend/fu/MOU.scala:38:14
  input  [6:0]  io_in_bits_func,	// src/main/scala/nutcore/backend/fu/MOU.scala:38:14
  input  [38:0] io_cfIn_pc,	// src/main/scala/nutcore/backend/fu/MOU.scala:38:14
  output [38:0] io_redirect_target,	// src/main/scala/nutcore/backend/fu/MOU.scala:38:14
  output        io_redirect_valid,	// src/main/scala/nutcore/backend/fu/MOU.scala:38:14
                _WIRE_1__bore,
                _WIRE_1__bore_0,
                _WIRE_1__bore_1,
                _WIRE__bore,
                _WIRE__bore_0
);

  wire _GEN = io_in_valid & io_in_bits_func == 7'h1;	// src/main/scala/nutcore/backend/fu/MOU.scala:52:{27,36}, :53:33
  wire _GEN_0 = io_in_valid & io_in_bits_func == 7'h2;	// src/main/scala/nutcore/backend/fu/MOU.scala:56:{24,33}, :57:33
  assign io_redirect_target = io_cfIn_pc + 39'h4;	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7, :49:36
  assign io_redirect_valid = io_in_valid;	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7
  assign _WIRE_1__bore = _GEN_0;	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7, :57:33
  assign _WIRE_1__bore_0 = _GEN_0;	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7, :57:33
  assign _WIRE_1__bore_1 = _GEN_0;	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7, :57:33
  assign _WIRE__bore = _GEN;	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7, :53:33
  assign _WIRE__bore_0 = _GEN;	// src/main/scala/nutcore/backend/fu/MOU.scala:37:7, :53:33
endmodule

module EXU(	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
  input         clock,	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
                reset,	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
  output        io_in_ready,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_in_valid,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [63:0] io_in_bits_cf_instr,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [38:0] io_in_bits_cf_pc,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_pnpc,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_in_bits_cf_exceptionVec_0,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_3,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_5,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_7,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_8,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_9,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_10,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_11,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_13,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_14,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_exceptionVec_15,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_0,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_1,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_2,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_3,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_4,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_5,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_6,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_7,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_8,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_9,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_10,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_cf_intrVec_11,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [3:0]  io_in_bits_cf_brIdx,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_in_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [2:0]  io_in_bits_ctrl_fuType,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [6:0]  io_in_bits_ctrl_fuOpType,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_in_bits_ctrl_rfWen,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [4:0]  io_in_bits_ctrl_rfDest,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_in_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [63:0] io_in_bits_data_src1,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_data_src2,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_in_bits_data_imm,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output        io_out_valid,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [38:0] io_out_bits_decode_cf_redirect_target,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output        io_out_bits_decode_cf_redirect_valid,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [2:0]  io_out_bits_decode_ctrl_fuType,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output        io_out_bits_decode_ctrl_rfWen,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [4:0]  io_out_bits_decode_ctrl_rfDest,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [63:0] io_out_bits_commits_0,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_out_bits_commits_1,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_out_bits_commits_2,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_out_bits_commits_3,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_flush,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_dmem_req_ready,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output        io_dmem_req_valid,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [38:0] io_dmem_req_bits_addr,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [3:0]  io_dmem_req_bits_cmd,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [7:0]  io_dmem_req_bits_wmask,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [63:0] io_dmem_req_bits_wdata,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_dmem_resp_valid,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [63:0] io_dmem_resp_bits_rdata,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output        io_forward_valid,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_forward_wb_rfWen,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [4:0]  io_forward_wb_rfDest,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [63:0] io_forward_wb_rfData,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [2:0]  io_forward_fuType,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output [1:0]  io_memMMU_imem_privilegeMode,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_memMMU_dmem_privilegeMode,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  output        io_memMMU_dmem_status_sum,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_memMMU_dmem_status_mxr,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         io_memMMU_dmem_loadPF,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
                io_memMMU_dmem_storePF,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input  [38:0] io_memMMU_dmem_addr,	// src/main/scala/nutcore/backend/seq/EXU.scala:29:14
  input         csr_perfCntCond_2__bore,
                lsu_lsExecUnit_dtlbEnable__bore,
  output [11:0] csr__WIRE__bore,
                csr__WIRE__bore_0,
  input         lsu_lsExecUnit_dtlbFinish__bore,
                lsu_lsExecUnit_dtlbPF__bore,
                lsu_dtlbPF__bore,
                csr_msip__bore,
  output        mou__WIRE_1__bore,
                mou__WIRE_1__bore_0,
                mou__WIRE_1__bore_1,
                alu_REG__bore_valid,
  output [38:0] alu_REG__bore_pc,
  output        alu_REG__bore_isMissPredict,
  output [38:0] alu_REG__bore_actualTarget,
  output        alu_REG__bore_actualTaken,
  output [6:0]  alu_REG__bore_fuOpType,
  output [1:0]  alu_REG__bore_btbType,
  output        alu_REG__bore_isRVC,
  input         csr_perfCntCond_3__bore,
  output        lsu__WIRE__bore,
  output [63:0] csr_satp__bore,
                csr_satp__bore_0,
  input         csr_meip__bore,
                csr_mtip__bore,
  output        mou__WIRE__bore,
                mou__WIRE__bore_0
);

  wire        _GEN;	// src/main/scala/nutcore/backend/seq/EXU.scala:130:33
  wire [38:0] _mou_io_redirect_target;	// src/main/scala/nutcore/backend/seq/EXU.scala:82:19
  wire        _mou_io_redirect_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:82:19
  wire [38:0] _csr_io_redirect_target;	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
  wire        _csr_io_redirect_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
  wire        _csr_io_wenFix;	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
  wire [63:0] _csr_lrAddr__bore;	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
  wire        _csr_lr__bore;	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
  wire        _mdu_io_out_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:63:19
  wire        _lsu_io_out_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire [63:0] _lsu_io_out_bits;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire        _lsu_io_dtlbPF;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire        _lsu_io_loadAddrMisaligned;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire        _lsu_io_storeAddrMisaligned;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire [63:0] _lsu_setLrAddr__bore;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire [63:0] _lsu_lsExecUnit_io_in_bits_src1__bore;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire        _lsu_setLrVal__bore;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire        _lsu_setLr__bore;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  wire        _alu_io_out_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:46:19
  wire [63:0] _alu_io_out_bits;	// src/main/scala/nutcore/backend/seq/EXU.scala:46:19
  wire [38:0] _alu_io_redirect_target;	// src/main/scala/nutcore/backend/seq/EXU.scala:46:19
  wire        _alu_io_redirect_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:46:19
  wire        fuValids_1 = io_in_bits_ctrl_fuType == 3'h1 & io_in_valid & ~io_flush;	// src/main/scala/nutcore/backend/seq/EXU.scala:44:{57,81,84}
  wire        fuValids_3 = io_in_bits_ctrl_fuType == 3'h3 & io_in_valid & ~io_flush;	// src/main/scala/nutcore/backend/seq/EXU.scala:44:{57,81,84}
  wire        io_out_valid_0 =
    io_in_valid
    & (io_in_bits_ctrl_fuType == 3'h2
         ? _mdu_io_out_valid
         : io_in_bits_ctrl_fuType != 3'h1 | _lsu_io_out_valid);	// src/main/scala/nutcore/backend/seq/EXU.scala:44:57, :54:19, :63:19, :106:{31,59}
  wire        _GEN_0 = _alu_io_out_valid & ~(io_in_bits_ctrl_fuOpType[4]);	// src/main/scala/nutcore/backend/fu/ALU.scala:62:31, src/main/scala/nutcore/backend/seq/EXU.scala:46:19, :126:{33,50,53}
  wire        _GEN_1 = _alu_io_out_valid & io_in_bits_ctrl_fuOpType[4];	// src/main/scala/nutcore/backend/fu/ALU.scala:62:31, src/main/scala/nutcore/backend/seq/EXU.scala:46:19, :127:{33,50}
  wire        nutcoretrap = io_in_bits_ctrl_isNutCoreTrap & io_in_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:135:{31,62}
  ALU alu (	// src/main/scala/nutcore/backend/seq/EXU.scala:46:19
    .clock                   (clock),
    .reset                   (reset),
    .io_in_valid             (io_in_bits_ctrl_fuType == 3'h0 & io_in_valid & ~io_flush),	// src/main/scala/nutcore/backend/seq/EXU.scala:44:{57,81,84}
    .io_in_bits_src1         (io_in_bits_data_src1),
    .io_in_bits_src2         (io_in_bits_data_src2),
    .io_in_bits_func         (io_in_bits_ctrl_fuOpType),
    .io_out_valid            (_alu_io_out_valid),
    .io_out_bits             (_alu_io_out_bits),
    .io_cfIn_instr           (io_in_bits_cf_instr),
    .io_cfIn_pc              (io_in_bits_cf_pc),
    .io_cfIn_pnpc            (io_in_bits_cf_pnpc),
    .io_cfIn_brIdx           (io_in_bits_cf_brIdx),
    .io_redirect_target      (_alu_io_redirect_target),
    .io_redirect_valid       (_alu_io_redirect_valid),
    .io_offset               (io_in_bits_data_imm),
    .REG__bore_valid         (alu_REG__bore_valid),
    .REG__bore_pc            (alu_REG__bore_pc),
    .REG__bore_isMissPredict (alu_REG__bore_isMissPredict),
    .REG__bore_actualTarget  (alu_REG__bore_actualTarget),
    .REG__bore_actualTaken   (alu_REG__bore_actualTaken),
    .REG__bore_fuOpType      (alu_REG__bore_fuOpType),
    .REG__bore_btbType       (alu_REG__bore_btbType),
    .REG__bore_isRVC         (alu_REG__bore_isRVC)
  );
  UnpipelinedLSU lsu (	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
    .clock                            (clock),
    .reset                            (reset),
    .io_in_valid                      (fuValids_1),	// src/main/scala/nutcore/backend/seq/EXU.scala:44:81
    .io_in_bits_src1                  (io_in_bits_data_src1),
    .io_in_bits_src2                  (io_in_bits_data_imm),
    .io_in_bits_func                  (io_in_bits_ctrl_fuOpType),
    .io_out_valid                     (_lsu_io_out_valid),
    .io_out_bits                      (_lsu_io_out_bits),
    .io_wdata                         (io_in_bits_data_src2),
    .io_instr                         (io_in_bits_cf_instr[31:0]),	// src/main/scala/nutcore/backend/seq/EXU.scala:58:16
    .io_dmem_req_ready                (io_dmem_req_ready),
    .io_dmem_req_valid                (io_dmem_req_valid),
    .io_dmem_req_bits_addr            (io_dmem_req_bits_addr),
    .io_dmem_req_bits_cmd             (io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask           (io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata           (io_dmem_req_bits_wdata),
    .io_dmem_resp_valid               (io_dmem_resp_valid),
    .io_dmem_resp_bits_rdata          (io_dmem_resp_bits_rdata),
    .io_dtlbPF                        (_lsu_io_dtlbPF),
    .io_loadAddrMisaligned            (_lsu_io_loadAddrMisaligned),
    .io_storeAddrMisaligned           (_lsu_io_storeAddrMisaligned),
    .lsExecUnit_dtlbEnable__bore      (lsu_lsExecUnit_dtlbEnable__bore),
    .setLrAddr__bore                  (_lsu_setLrAddr__bore),
    .lsExecUnit_dtlbFinish__bore      (lsu_lsExecUnit_dtlbFinish__bore),
    .lrAddr__bore                     (_csr_lrAddr__bore),	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
    .lr__bore                         (_csr_lr__bore),	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
    .lsExecUnit_dtlbPF__bore          (lsu_lsExecUnit_dtlbPF__bore),
    .dtlbPF__bore                     (lsu_dtlbPF__bore),
    .lsExecUnit_io_in_bits_src1__bore (_lsu_lsExecUnit_io_in_bits_src1__bore),
    ._WIRE__bore                      (lsu__WIRE__bore),
    .setLrVal__bore                   (_lsu_setLrVal__bore),
    .setLr__bore                      (_lsu_setLr__bore)
  );
  wire        _GEN_2;	// src/main/scala/nutcore/backend/seq/EXU.scala:128:33
  assign _GEN_2 = _lsu_io_out_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19, :128:33
  MDU mdu (	// src/main/scala/nutcore/backend/seq/EXU.scala:63:19
    .clock           (clock),
    .reset           (reset),
    .io_in_valid     (io_in_bits_ctrl_fuType == 3'h2 & io_in_valid & ~io_flush),	// src/main/scala/nutcore/backend/seq/EXU.scala:44:{57,81,84}
    .io_in_bits_src1 (io_in_bits_data_src1),
    .io_in_bits_src2 (io_in_bits_data_src2),
    .io_in_bits_func (io_in_bits_ctrl_fuOpType),
    .io_out_valid    (_mdu_io_out_valid),
    .io_out_bits     (io_out_bits_commits_2)
  );
  wire        _GEN_3;	// src/main/scala/nutcore/backend/seq/EXU.scala:129:33
  assign _GEN_3 = _mdu_io_out_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:63:19, :129:33
  CSR csr (	// src/main/scala/nutcore/backend/seq/EXU.scala:68:19
    .clock                    (clock),
    .reset                    (reset),
    .io_in_valid              (fuValids_3),	// src/main/scala/nutcore/backend/seq/EXU.scala:44:81
    .io_in_bits_src1          (io_in_bits_data_src1),
    .io_in_bits_src2          (io_in_bits_data_src2),
    .io_in_bits_func          (io_in_bits_ctrl_fuOpType),
    .io_out_valid             (_GEN),
    .io_out_bits              (io_out_bits_commits_3),
    .io_cfIn_instr            (io_in_bits_cf_instr),
    .io_cfIn_pc               (io_in_bits_cf_pc),
    .io_cfIn_exceptionVec_0   (io_in_bits_cf_exceptionVec_0),
    .io_cfIn_exceptionVec_1   (io_in_bits_cf_exceptionVec_1),
    .io_cfIn_exceptionVec_2   (io_in_bits_cf_exceptionVec_2),
    .io_cfIn_exceptionVec_3   (io_in_bits_cf_exceptionVec_3),
    .io_cfIn_exceptionVec_4   (_lsu_io_loadAddrMisaligned),	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
    .io_cfIn_exceptionVec_5   (io_in_bits_cf_exceptionVec_5),
    .io_cfIn_exceptionVec_6   (_lsu_io_storeAddrMisaligned),	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
    .io_cfIn_exceptionVec_7   (io_in_bits_cf_exceptionVec_7),
    .io_cfIn_exceptionVec_8   (io_in_bits_cf_exceptionVec_8),
    .io_cfIn_exceptionVec_9   (io_in_bits_cf_exceptionVec_9),
    .io_cfIn_exceptionVec_10  (io_in_bits_cf_exceptionVec_10),
    .io_cfIn_exceptionVec_11  (io_in_bits_cf_exceptionVec_11),
    .io_cfIn_exceptionVec_12  (io_in_bits_cf_exceptionVec_12),
    .io_cfIn_exceptionVec_13  (io_in_bits_cf_exceptionVec_13),
    .io_cfIn_exceptionVec_14  (io_in_bits_cf_exceptionVec_14),
    .io_cfIn_exceptionVec_15  (io_in_bits_cf_exceptionVec_15),
    .io_cfIn_intrVec_0        (io_in_bits_cf_intrVec_0),
    .io_cfIn_intrVec_1        (io_in_bits_cf_intrVec_1),
    .io_cfIn_intrVec_2        (io_in_bits_cf_intrVec_2),
    .io_cfIn_intrVec_3        (io_in_bits_cf_intrVec_3),
    .io_cfIn_intrVec_4        (io_in_bits_cf_intrVec_4),
    .io_cfIn_intrVec_5        (io_in_bits_cf_intrVec_5),
    .io_cfIn_intrVec_6        (io_in_bits_cf_intrVec_6),
    .io_cfIn_intrVec_7        (io_in_bits_cf_intrVec_7),
    .io_cfIn_intrVec_8        (io_in_bits_cf_intrVec_8),
    .io_cfIn_intrVec_9        (io_in_bits_cf_intrVec_9),
    .io_cfIn_intrVec_10       (io_in_bits_cf_intrVec_10),
    .io_cfIn_intrVec_11       (io_in_bits_cf_intrVec_11),
    .io_cfIn_crossPageIPFFix  (io_in_bits_cf_crossPageIPFFix),
    .io_redirect_target       (_csr_io_redirect_target),
    .io_redirect_valid        (_csr_io_redirect_valid),
    .io_instrValid            (io_in_valid & ~io_flush),	// src/main/scala/nutcore/backend/seq/EXU.scala:44:84, :73:36
    .io_imemMMU_privilegeMode (io_memMMU_imem_privilegeMode),
    .io_dmemMMU_privilegeMode (io_memMMU_dmem_privilegeMode),
    .io_dmemMMU_status_sum    (io_memMMU_dmem_status_sum),
    .io_dmemMMU_status_mxr    (io_memMMU_dmem_status_mxr),
    .io_dmemMMU_loadPF        (io_memMMU_dmem_loadPF),
    .io_dmemMMU_storePF       (io_memMMU_dmem_storePF),
    .io_dmemMMU_addr          (io_memMMU_dmem_addr),
    .io_wenFix                (_csr_io_wenFix),
    .perfCntCond_2__bore      (csr_perfCntCond_2__bore),
    .setLrAddr__bore          (_lsu_setLrAddr__bore),	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
    ._WIRE__bore              (csr__WIRE__bore),
    ._WIRE__bore_0            (csr__WIRE__bore_0),
    .lrAddr__bore             (_csr_lrAddr__bore),
    .lr__bore                 (_csr_lr__bore),
    .lsuAddr__bore            (_lsu_lsExecUnit_io_in_bits_src1__bore),	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
    .msip__bore               (csr_msip__bore),
    .perfCntCond_3__bore      (csr_perfCntCond_3__bore),
    .satp__bore               (csr_satp__bore),
    .satp__bore_0             (csr_satp__bore_0),
    .meip__bore               (csr_meip__bore),
    .setLrVal__bore           (_lsu_setLrVal__bore),	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
    .mtip__bore               (csr_mtip__bore),
    .setLr__bore              (_lsu_setLr__bore)	// src/main/scala/nutcore/backend/seq/EXU.scala:54:19
  );
  MOU mou (	// src/main/scala/nutcore/backend/seq/EXU.scala:82:19
    .io_in_valid        (io_in_bits_ctrl_fuType == 3'h4 & io_in_valid & ~io_flush),	// src/main/scala/nutcore/backend/seq/EXU.scala:44:{57,81,84}
    .io_in_bits_func    (io_in_bits_ctrl_fuOpType),
    .io_cfIn_pc         (io_in_bits_cf_pc),
    .io_redirect_target (_mou_io_redirect_target),
    .io_redirect_valid  (_mou_io_redirect_valid),
    ._WIRE_1__bore      (mou__WIRE_1__bore),
    ._WIRE_1__bore_0    (mou__WIRE_1__bore_0),
    ._WIRE_1__bore_1    (mou__WIRE_1__bore_1),
    ._WIRE__bore        (mou__WIRE__bore),
    ._WIRE__bore_0      (mou__WIRE__bore_0)
  );
  assign io_in_ready = ~io_in_valid | io_out_valid_0;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :106:31, :117:{18,31}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :106:31
  assign io_out_bits_decode_cf_redirect_target =
    _mou_io_redirect_valid
      ? _mou_io_redirect_target
      : _csr_io_redirect_valid ? _csr_io_redirect_target : _alu_io_redirect_target;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :46:19, :68:19, :82:19, :99:8, :100:10
  assign io_out_bits_decode_cf_redirect_valid =
    _mou_io_redirect_valid
      ? _mou_io_redirect_valid
      : _csr_io_redirect_valid ? _csr_io_redirect_valid : _alu_io_redirect_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :46:19, :68:19, :82:19, :99:8, :100:10
  assign io_out_bits_decode_ctrl_fuType = io_in_bits_ctrl_fuType;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
  assign io_out_bits_decode_ctrl_rfWen =
    io_in_bits_ctrl_rfWen
    & (~_lsu_io_dtlbPF & ~_lsu_io_loadAddrMisaligned & ~_lsu_io_storeAddrMisaligned
       | ~fuValids_1) & ~(_csr_io_wenFix & fuValids_3);	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :44:81, :54:19, :68:19, :90:{28,41,68,71,99,102,125,128,144}
  assign io_out_bits_decode_ctrl_rfDest = io_in_bits_ctrl_rfDest;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
  assign io_out_bits_commits_0 = _alu_io_out_bits;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :46:19
  assign io_out_bits_commits_1 = _lsu_io_out_bits;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :54:19
  assign io_forward_valid = io_in_valid;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
  assign io_forward_wb_rfWen = io_in_bits_ctrl_rfWen;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
  assign io_forward_wb_rfDest = io_in_bits_ctrl_rfDest;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
  assign io_forward_wb_rfData = _alu_io_out_valid ? _alu_io_out_bits : _lsu_io_out_bits;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7, :46:19, :54:19, :122:30
  assign io_forward_fuType = io_in_bits_ctrl_fuType;	// src/main/scala/nutcore/backend/seq/EXU.scala:28:7
endmodule

module WBU(	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7
  input         io_in_valid,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  input  [38:0] io_in_bits_decode_cf_redirect_target,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  input         io_in_bits_decode_cf_redirect_valid,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  input  [2:0]  io_in_bits_decode_ctrl_fuType,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  input         io_in_bits_decode_ctrl_rfWen,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  input  [4:0]  io_in_bits_decode_ctrl_rfDest,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  input  [63:0] io_in_bits_commits_0,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
                io_in_bits_commits_1,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
                io_in_bits_commits_2,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
                io_in_bits_commits_3,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  output        io_wb_rfWen,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  output [4:0]  io_wb_rfDest,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  output [63:0] io_wb_rfData,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  output [38:0] io_redirect_target,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
  output        io_redirect_valid,	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14
                io_in_valid__bore,
                falseWire__bore
);

  wire             falseWire = 1'h0;	// src/main/scala/nutcore/backend/seq/WBU.scala:43:27
  wire [7:0][63:0] _GEN =
    {{io_in_bits_commits_0},
     {io_in_bits_commits_0},
     {io_in_bits_commits_0},
     {64'h0},
     {io_in_bits_commits_3},
     {io_in_bits_commits_2},
     {io_in_bits_commits_1},
     {io_in_bits_commits_0}};	// src/main/scala/nutcore/backend/seq/WBU.scala:26:14, :34:16
  assign io_wb_rfWen = io_in_bits_decode_ctrl_rfWen & io_in_valid;	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7, :32:47
  assign io_wb_rfDest = io_in_bits_decode_ctrl_rfDest;	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7
  assign io_wb_rfData = _GEN[io_in_bits_decode_ctrl_fuType];	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7, :34:16
  assign io_redirect_target = io_in_bits_decode_cf_redirect_target;	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7
  assign io_redirect_valid = io_in_bits_decode_cf_redirect_valid & io_in_valid;	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7, :39:60
  assign io_in_valid__bore = io_in_valid;	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7
  assign falseWire__bore = falseWire;	// src/main/scala/nutcore/backend/seq/WBU.scala:25:7, :43:27
endmodule

module Backend_inorder(	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
  input         clock,	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
                reset,	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
  output        io_in_0_ready,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [63:0] io_in_0_bits_cf_instr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [38:0] io_in_0_bits_cf_pc,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_pnpc,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_cf_exceptionVec_1,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_exceptionVec_2,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_exceptionVec_12,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_0,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_1,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_2,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_3,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_4,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_5,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_6,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_7,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_8,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_9,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_10,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_cf_intrVec_11,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [3:0]  io_in_0_bits_cf_brIdx,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_cf_crossPageIPFFix,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_ctrl_src1Type,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_ctrl_src2Type,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [2:0]  io_in_0_bits_ctrl_fuType,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [6:0]  io_in_0_bits_ctrl_fuOpType,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [4:0]  io_in_0_bits_ctrl_rfSrc1,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_in_0_bits_ctrl_rfSrc2,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_ctrl_rfWen,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [4:0]  io_in_0_bits_ctrl_rfDest,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_in_0_bits_ctrl_isNutCoreTrap,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [63:0] io_in_0_bits_data_imm,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [1:0]  io_flush,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_dmem_req_ready,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output        io_dmem_req_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [38:0] io_dmem_req_bits_addr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [3:0]  io_dmem_req_bits_cmd,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [7:0]  io_dmem_req_bits_wmask,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [63:0] io_dmem_req_bits_wdata,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_dmem_resp_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [63:0] io_dmem_resp_bits_rdata,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [1:0]  io_memMMU_imem_privilegeMode,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_memMMU_dmem_privilegeMode,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output        io_memMMU_dmem_status_sum,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_memMMU_dmem_status_mxr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         io_memMMU_dmem_loadPF,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
                io_memMMU_dmem_storePF,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input  [38:0] io_memMMU_dmem_addr,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output [38:0] io_redirect_target,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  output        io_redirect_valid,	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14
  input         exu_lsu_lsExecUnit_dtlbEnable__bore,
  output [11:0] exu_csr__WIRE__bore,
                exu_csr__WIRE__bore_0,
  input         exu_lsu_lsExecUnit_dtlbFinish__bore,
                exu_lsu_lsExecUnit_dtlbPF__bore,
                exu_lsu_dtlbPF__bore,
                exu_csr_msip__bore,
  output        exu_mou__WIRE_1__bore,
                exu_mou__WIRE_1__bore_0,
                exu_mou__WIRE_1__bore_1,
                exu_alu_REG__bore_valid,
  output [38:0] exu_alu_REG__bore_pc,
  output        exu_alu_REG__bore_isMissPredict,
  output [38:0] exu_alu_REG__bore_actualTarget,
  output        exu_alu_REG__bore_actualTaken,
  output [6:0]  exu_alu_REG__bore_fuOpType,
  output [1:0]  exu_alu_REG__bore_btbType,
  output        exu_alu_REG__bore_isRVC,
                exu_lsu__WIRE__bore,
  output [63:0] exu_csr_satp__bore,
                exu_csr_satp__bore_0,
  input         exu_csr_meip__bore,
                exu_csr_mtip__bore,
  output        exu_mou__WIRE__bore,
                exu_mou__WIRE__bore_0
);

  wire        _wbu_io_wb_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire [4:0]  _wbu_io_wb_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire [63:0] _wbu_io_wb_rfData;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire        _wbu_io_in_valid__bore;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire        _wbu_falseWire__bore;	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
  wire        _exu_io_in_ready;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_out_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [38:0] _exu_io_out_bits_decode_cf_redirect_target;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_out_bits_decode_cf_redirect_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [2:0]  _exu_io_out_bits_decode_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_out_bits_decode_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [4:0]  _exu_io_out_bits_decode_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_out_bits_commits_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_forward_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _exu_io_forward_wb_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [4:0]  _exu_io_forward_wb_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [63:0] _exu_io_forward_wb_rfData;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire [2:0]  _exu_io_forward_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
  wire        _isu_io_out_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_cf_instr;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [38:0] _isu_io_out_bits_cf_pc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [38:0] _isu_io_out_bits_cf_pnpc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_4;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_5;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_6;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_7;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_8;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_9;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_10;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_intrVec_11;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [3:0]  _isu_io_out_bits_cf_brIdx;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [2:0]  _isu_io_out_bits_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [6:0]  _isu_io_out_bits_ctrl_fuOpType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [4:0]  _isu_io_out_bits_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire        _isu_io_out_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_data_src1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_data_src2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  wire [63:0] _isu_io_out_bits_data_imm;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
  reg         valid;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [63:0] exu_io_in_bits_r_cf_instr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] exu_io_in_bits_r_cf_pc;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [38:0] exu_io_in_bits_r_cf_pnpc;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_0;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_3;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_5;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_7;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_8;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_9;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_10;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_11;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_12;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_13;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_14;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_exceptionVec_15;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_0;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_3;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_4;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_5;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_6;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_7;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_8;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_9;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_10;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_intrVec_11;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  exu_io_in_bits_r_cf_brIdx;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_cf_crossPageIPFFix;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [2:0]  exu_io_in_bits_r_ctrl_fuType;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [6:0]  exu_io_in_bits_r_ctrl_fuOpType;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_ctrl_rfWen;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [4:0]  exu_io_in_bits_r_ctrl_rfDest;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         exu_io_in_bits_r_ctrl_isNutCoreTrap;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] exu_io_in_bits_r_data_src1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] exu_io_in_bits_r_data_src2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] exu_io_in_bits_r_data_imm;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         valid_1;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [38:0] wbu_io_in_bits_r_decode_cf_redirect_target;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         wbu_io_in_bits_r_decode_cf_redirect_valid;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [2:0]  wbu_io_in_bits_r_decode_ctrl_fuType;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         wbu_io_in_bits_r_decode_ctrl_rfWen;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [4:0]  wbu_io_in_bits_r_decode_ctrl_rfDest;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_r_commits_0;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_r_commits_1;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_r_commits_2;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] wbu_io_in_bits_r_commits_3;	// src/main/scala/utils/Pipeline.scala:30:28
  always @(posedge clock) begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    automatic logic _exu_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    _exu_io_in_bits_T = _isu_io_out_valid & _exu_io_in_ready;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, :679:20, src/main/scala/utils/Pipeline.scala:26:22
    if (reset) begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      valid <= 1'h0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14, :678:20, src/main/scala/utils/Pipeline.scala:24:24
      valid_1 <= 1'h0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:669:14, :678:20, src/main/scala/utils/Pipeline.scala:24:24
    end
    else begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      valid <= ~(io_flush[0]) & (_exu_io_in_bits_T | ~_exu_io_out_valid & valid);	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, :682:67, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}, :27:{20,28}
      valid_1 <= ~(io_flush[1]) & _exu_io_out_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, :683:58, src/main/scala/utils/Pipeline.scala:24:24, :26:38, :27:{20,28}
    end
    if (_exu_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      exu_io_in_bits_r_cf_instr <= _isu_io_out_bits_cf_instr;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_pc <= _isu_io_out_bits_cf_pc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_pnpc <= _isu_io_out_bits_cf_pnpc;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_exceptionVec_1 <= _isu_io_out_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_exceptionVec_2 <= _isu_io_out_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_exceptionVec_12 <= _isu_io_out_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_0 <= _isu_io_out_bits_cf_intrVec_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_1 <= _isu_io_out_bits_cf_intrVec_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_2 <= _isu_io_out_bits_cf_intrVec_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_3 <= _isu_io_out_bits_cf_intrVec_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_4 <= _isu_io_out_bits_cf_intrVec_4;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_5 <= _isu_io_out_bits_cf_intrVec_5;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_6 <= _isu_io_out_bits_cf_intrVec_6;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_7 <= _isu_io_out_bits_cf_intrVec_7;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_8 <= _isu_io_out_bits_cf_intrVec_8;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_9 <= _isu_io_out_bits_cf_intrVec_9;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_10 <= _isu_io_out_bits_cf_intrVec_10;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_intrVec_11 <= _isu_io_out_bits_cf_intrVec_11;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_brIdx <= _isu_io_out_bits_cf_brIdx;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_cf_crossPageIPFFix <= _isu_io_out_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_ctrl_fuType <= _isu_io_out_bits_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_ctrl_fuOpType <= _isu_io_out_bits_ctrl_fuOpType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_ctrl_rfWen <= _isu_io_out_bits_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_ctrl_rfDest <= _isu_io_out_bits_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_ctrl_isNutCoreTrap <= _isu_io_out_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_data_src1 <= _isu_io_out_bits_data_src1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_data_src2 <= _isu_io_out_bits_data_src2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
      exu_io_in_bits_r_data_imm <= _isu_io_out_bits_data_imm;	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20, src/main/scala/utils/Pipeline.scala:30:28
    end
    exu_io_in_bits_r_cf_exceptionVec_0 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_0;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_3 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_3;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_5 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_5;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_7 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_7;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_8 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_8;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_9 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_9;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_10 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_10;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_11 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_11;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_13 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_13;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_14 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_14;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    exu_io_in_bits_r_cf_exceptionVec_15 <=
      ~_exu_io_in_bits_T & exu_io_in_bits_r_cf_exceptionVec_15;	// src/main/scala/utils/Pipeline.scala:26:22, :30:28
    if (_exu_io_out_valid) begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
      wbu_io_in_bits_r_decode_cf_redirect_target <=
        _exu_io_out_bits_decode_cf_redirect_target;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_decode_cf_redirect_valid <=
        _exu_io_out_bits_decode_cf_redirect_valid;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_decode_ctrl_fuType <= _exu_io_out_bits_decode_ctrl_fuType;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_decode_ctrl_rfWen <= _exu_io_out_bits_decode_ctrl_rfWen;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_decode_ctrl_rfDest <= _exu_io_out_bits_decode_ctrl_rfDest;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_commits_0 <= _exu_io_out_bits_commits_0;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_commits_1 <= _exu_io_out_bits_commits_1;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_commits_2 <= _exu_io_out_bits_commits_2;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
      wbu_io_in_bits_r_commits_3 <= _exu_io_out_bits_commits_3;	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20, src/main/scala/utils/Pipeline.scala:30:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      automatic logic [31:0] _RANDOM[0:41];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        for (logic [5:0] i = 6'h0; i < 6'h2A; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        end	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
        valid = _RANDOM[6'h0][0];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:24:24
        exu_io_in_bits_r_cf_instr =
          {_RANDOM[6'h0][31:1], _RANDOM[6'h1], _RANDOM[6'h2][0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        exu_io_in_bits_r_cf_pc = {_RANDOM[6'h2][31:1], _RANDOM[6'h3][7:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_pnpc = {_RANDOM[6'h3][31:8], _RANDOM[6'h4][14:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_0 = _RANDOM[6'h5][24];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_1 = _RANDOM[6'h5][25];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_2 = _RANDOM[6'h5][26];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_3 = _RANDOM[6'h5][27];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_5 = _RANDOM[6'h5][29];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_7 = _RANDOM[6'h5][31];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_8 = _RANDOM[6'h6][0];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_9 = _RANDOM[6'h6][1];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_10 = _RANDOM[6'h6][2];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_11 = _RANDOM[6'h6][3];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_12 = _RANDOM[6'h6][4];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_13 = _RANDOM[6'h6][5];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_14 = _RANDOM[6'h6][6];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_exceptionVec_15 = _RANDOM[6'h6][7];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_0 = _RANDOM[6'h6][8];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_1 = _RANDOM[6'h6][9];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_2 = _RANDOM[6'h6][10];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_3 = _RANDOM[6'h6][11];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_4 = _RANDOM[6'h6][12];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_5 = _RANDOM[6'h6][13];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_6 = _RANDOM[6'h6][14];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_7 = _RANDOM[6'h6][15];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_8 = _RANDOM[6'h6][16];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_9 = _RANDOM[6'h6][17];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_10 = _RANDOM[6'h6][18];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_intrVec_11 = _RANDOM[6'h6][19];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_brIdx = _RANDOM[6'h6][23:20];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_cf_crossPageIPFFix = _RANDOM[6'h6][25];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_ctrl_fuType = _RANDOM[6'h8][31:29];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_ctrl_fuOpType = _RANDOM[6'h9][6:0];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_ctrl_rfWen = _RANDOM[6'h9][17];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_ctrl_rfDest = _RANDOM[6'h9][22:18];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_ctrl_isNutCoreTrap = _RANDOM[6'h9][23];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_data_src1 =
          {_RANDOM[6'h9][31:28], _RANDOM[6'hA], _RANDOM[6'hB][27:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_data_src2 =
          {_RANDOM[6'hB][31:28], _RANDOM[6'hC], _RANDOM[6'hD][27:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        exu_io_in_bits_r_data_imm =
          {_RANDOM[6'hD][31:28], _RANDOM[6'hE], _RANDOM[6'hF][27:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        valid_1 = _RANDOM[6'hF][28];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        wbu_io_in_bits_r_decode_cf_redirect_target =
          {_RANDOM[6'h14][31:11], _RANDOM[6'h15][17:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_decode_cf_redirect_valid = _RANDOM[6'h15][19];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_decode_ctrl_fuType = _RANDOM[6'h18][27:25];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_decode_ctrl_rfWen = _RANDOM[6'h19][13];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_decode_ctrl_rfDest = _RANDOM[6'h19][18:14];	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_commits_0 =
          {_RANDOM[6'h21][31:25], _RANDOM[6'h22], _RANDOM[6'h23][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_commits_1 =
          {_RANDOM[6'h23][31:25], _RANDOM[6'h24], _RANDOM[6'h25][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_commits_2 =
          {_RANDOM[6'h25][31:25], _RANDOM[6'h26], _RANDOM[6'h27][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
        wbu_io_in_bits_r_commits_3 =
          {_RANDOM[6'h27][31:25], _RANDOM[6'h28], _RANDOM[6'h29][24:0]};	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7, src/main/scala/utils/Pipeline.scala:30:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/backend/ooo/Backend.scala:668:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ISU isu (	// src/main/scala/nutcore/backend/ooo/Backend.scala:678:20
    .clock                           (clock),
    .reset                           (reset),
    .io_in_0_ready                   (io_in_0_ready),
    .io_in_0_valid                   (io_in_0_valid),
    .io_in_0_bits_cf_instr           (io_in_0_bits_cf_instr),
    .io_in_0_bits_cf_pc              (io_in_0_bits_cf_pc),
    .io_in_0_bits_cf_pnpc            (io_in_0_bits_cf_pnpc),
    .io_in_0_bits_cf_exceptionVec_1  (io_in_0_bits_cf_exceptionVec_1),
    .io_in_0_bits_cf_exceptionVec_2  (io_in_0_bits_cf_exceptionVec_2),
    .io_in_0_bits_cf_exceptionVec_12 (io_in_0_bits_cf_exceptionVec_12),
    .io_in_0_bits_cf_intrVec_0       (io_in_0_bits_cf_intrVec_0),
    .io_in_0_bits_cf_intrVec_1       (io_in_0_bits_cf_intrVec_1),
    .io_in_0_bits_cf_intrVec_2       (io_in_0_bits_cf_intrVec_2),
    .io_in_0_bits_cf_intrVec_3       (io_in_0_bits_cf_intrVec_3),
    .io_in_0_bits_cf_intrVec_4       (io_in_0_bits_cf_intrVec_4),
    .io_in_0_bits_cf_intrVec_5       (io_in_0_bits_cf_intrVec_5),
    .io_in_0_bits_cf_intrVec_6       (io_in_0_bits_cf_intrVec_6),
    .io_in_0_bits_cf_intrVec_7       (io_in_0_bits_cf_intrVec_7),
    .io_in_0_bits_cf_intrVec_8       (io_in_0_bits_cf_intrVec_8),
    .io_in_0_bits_cf_intrVec_9       (io_in_0_bits_cf_intrVec_9),
    .io_in_0_bits_cf_intrVec_10      (io_in_0_bits_cf_intrVec_10),
    .io_in_0_bits_cf_intrVec_11      (io_in_0_bits_cf_intrVec_11),
    .io_in_0_bits_cf_brIdx           (io_in_0_bits_cf_brIdx),
    .io_in_0_bits_cf_crossPageIPFFix (io_in_0_bits_cf_crossPageIPFFix),
    .io_in_0_bits_ctrl_src1Type      (io_in_0_bits_ctrl_src1Type),
    .io_in_0_bits_ctrl_src2Type      (io_in_0_bits_ctrl_src2Type),
    .io_in_0_bits_ctrl_fuType        (io_in_0_bits_ctrl_fuType),
    .io_in_0_bits_ctrl_fuOpType      (io_in_0_bits_ctrl_fuOpType),
    .io_in_0_bits_ctrl_rfSrc1        (io_in_0_bits_ctrl_rfSrc1),
    .io_in_0_bits_ctrl_rfSrc2        (io_in_0_bits_ctrl_rfSrc2),
    .io_in_0_bits_ctrl_rfWen         (io_in_0_bits_ctrl_rfWen),
    .io_in_0_bits_ctrl_rfDest        (io_in_0_bits_ctrl_rfDest),
    .io_in_0_bits_ctrl_isNutCoreTrap (io_in_0_bits_ctrl_isNutCoreTrap),
    .io_in_0_bits_data_imm           (io_in_0_bits_data_imm),
    .io_out_ready                    (_exu_io_in_ready),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_out_valid                    (_isu_io_out_valid),
    .io_out_bits_cf_instr            (_isu_io_out_bits_cf_instr),
    .io_out_bits_cf_pc               (_isu_io_out_bits_cf_pc),
    .io_out_bits_cf_pnpc             (_isu_io_out_bits_cf_pnpc),
    .io_out_bits_cf_exceptionVec_1   (_isu_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2   (_isu_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12  (_isu_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_intrVec_0        (_isu_io_out_bits_cf_intrVec_0),
    .io_out_bits_cf_intrVec_1        (_isu_io_out_bits_cf_intrVec_1),
    .io_out_bits_cf_intrVec_2        (_isu_io_out_bits_cf_intrVec_2),
    .io_out_bits_cf_intrVec_3        (_isu_io_out_bits_cf_intrVec_3),
    .io_out_bits_cf_intrVec_4        (_isu_io_out_bits_cf_intrVec_4),
    .io_out_bits_cf_intrVec_5        (_isu_io_out_bits_cf_intrVec_5),
    .io_out_bits_cf_intrVec_6        (_isu_io_out_bits_cf_intrVec_6),
    .io_out_bits_cf_intrVec_7        (_isu_io_out_bits_cf_intrVec_7),
    .io_out_bits_cf_intrVec_8        (_isu_io_out_bits_cf_intrVec_8),
    .io_out_bits_cf_intrVec_9        (_isu_io_out_bits_cf_intrVec_9),
    .io_out_bits_cf_intrVec_10       (_isu_io_out_bits_cf_intrVec_10),
    .io_out_bits_cf_intrVec_11       (_isu_io_out_bits_cf_intrVec_11),
    .io_out_bits_cf_brIdx            (_isu_io_out_bits_cf_brIdx),
    .io_out_bits_cf_crossPageIPFFix  (_isu_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_ctrl_fuType         (_isu_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType       (_isu_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen          (_isu_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_rfDest         (_isu_io_out_bits_ctrl_rfDest),
    .io_out_bits_ctrl_isNutCoreTrap  (_isu_io_out_bits_ctrl_isNutCoreTrap),
    .io_out_bits_data_src1           (_isu_io_out_bits_data_src1),
    .io_out_bits_data_src2           (_isu_io_out_bits_data_src2),
    .io_out_bits_data_imm            (_isu_io_out_bits_data_imm),
    .io_wb_rfWen                     (_wbu_io_wb_rfWen),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .io_wb_rfDest                    (_wbu_io_wb_rfDest),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .io_wb_rfData                    (_wbu_io_wb_rfData),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .io_forward_valid                (_exu_io_forward_valid),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_wb_rfWen             (_exu_io_forward_wb_rfWen),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_wb_rfDest            (_exu_io_forward_wb_rfDest),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_wb_rfData            (_exu_io_forward_wb_rfData),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_forward_fuType               (_exu_io_forward_fuType),	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .io_flush                        (io_flush[0])	// src/main/scala/nutcore/backend/ooo/Backend.scala:682:67
  );
  EXU exu (	// src/main/scala/nutcore/backend/ooo/Backend.scala:679:20
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_ready                           (_exu_io_in_ready),
    .io_in_valid                           (valid),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_cf_instr                   (exu_io_in_bits_r_cf_instr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_pc                      (exu_io_in_bits_r_cf_pc),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_pnpc                    (exu_io_in_bits_r_cf_pnpc),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_0          (exu_io_in_bits_r_cf_exceptionVec_0),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_1          (exu_io_in_bits_r_cf_exceptionVec_1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_2          (exu_io_in_bits_r_cf_exceptionVec_2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_3          (exu_io_in_bits_r_cf_exceptionVec_3),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_5          (exu_io_in_bits_r_cf_exceptionVec_5),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_7          (exu_io_in_bits_r_cf_exceptionVec_7),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_8          (exu_io_in_bits_r_cf_exceptionVec_8),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_9          (exu_io_in_bits_r_cf_exceptionVec_9),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_10         (exu_io_in_bits_r_cf_exceptionVec_10),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_11         (exu_io_in_bits_r_cf_exceptionVec_11),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_12         (exu_io_in_bits_r_cf_exceptionVec_12),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_13         (exu_io_in_bits_r_cf_exceptionVec_13),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_14         (exu_io_in_bits_r_cf_exceptionVec_14),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_exceptionVec_15         (exu_io_in_bits_r_cf_exceptionVec_15),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_0               (exu_io_in_bits_r_cf_intrVec_0),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_1               (exu_io_in_bits_r_cf_intrVec_1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_2               (exu_io_in_bits_r_cf_intrVec_2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_3               (exu_io_in_bits_r_cf_intrVec_3),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_4               (exu_io_in_bits_r_cf_intrVec_4),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_5               (exu_io_in_bits_r_cf_intrVec_5),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_6               (exu_io_in_bits_r_cf_intrVec_6),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_7               (exu_io_in_bits_r_cf_intrVec_7),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_8               (exu_io_in_bits_r_cf_intrVec_8),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_9               (exu_io_in_bits_r_cf_intrVec_9),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_10              (exu_io_in_bits_r_cf_intrVec_10),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_intrVec_11              (exu_io_in_bits_r_cf_intrVec_11),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_brIdx                   (exu_io_in_bits_r_cf_brIdx),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cf_crossPageIPFFix         (exu_io_in_bits_r_cf_crossPageIPFFix),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_fuType                (exu_io_in_bits_r_ctrl_fuType),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_fuOpType              (exu_io_in_bits_r_ctrl_fuOpType),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_rfWen                 (exu_io_in_bits_r_ctrl_rfWen),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_rfDest                (exu_io_in_bits_r_ctrl_rfDest),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_ctrl_isNutCoreTrap         (exu_io_in_bits_r_ctrl_isNutCoreTrap),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_data_src1                  (exu_io_in_bits_r_data_src1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_data_src2                  (exu_io_in_bits_r_data_src2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_data_imm                   (exu_io_in_bits_r_data_imm),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_valid                          (_exu_io_out_valid),
    .io_out_bits_decode_cf_redirect_target (_exu_io_out_bits_decode_cf_redirect_target),
    .io_out_bits_decode_cf_redirect_valid  (_exu_io_out_bits_decode_cf_redirect_valid),
    .io_out_bits_decode_ctrl_fuType        (_exu_io_out_bits_decode_ctrl_fuType),
    .io_out_bits_decode_ctrl_rfWen         (_exu_io_out_bits_decode_ctrl_rfWen),
    .io_out_bits_decode_ctrl_rfDest        (_exu_io_out_bits_decode_ctrl_rfDest),
    .io_out_bits_commits_0                 (_exu_io_out_bits_commits_0),
    .io_out_bits_commits_1                 (_exu_io_out_bits_commits_1),
    .io_out_bits_commits_2                 (_exu_io_out_bits_commits_2),
    .io_out_bits_commits_3                 (_exu_io_out_bits_commits_3),
    .io_flush                              (io_flush[1]),	// src/main/scala/nutcore/backend/ooo/Backend.scala:683:58
    .io_dmem_req_ready                     (io_dmem_req_ready),
    .io_dmem_req_valid                     (io_dmem_req_valid),
    .io_dmem_req_bits_addr                 (io_dmem_req_bits_addr),
    .io_dmem_req_bits_cmd                  (io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask                (io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata                (io_dmem_req_bits_wdata),
    .io_dmem_resp_valid                    (io_dmem_resp_valid),
    .io_dmem_resp_bits_rdata               (io_dmem_resp_bits_rdata),
    .io_forward_valid                      (_exu_io_forward_valid),
    .io_forward_wb_rfWen                   (_exu_io_forward_wb_rfWen),
    .io_forward_wb_rfDest                  (_exu_io_forward_wb_rfDest),
    .io_forward_wb_rfData                  (_exu_io_forward_wb_rfData),
    .io_forward_fuType                     (_exu_io_forward_fuType),
    .io_memMMU_imem_privilegeMode          (io_memMMU_imem_privilegeMode),
    .io_memMMU_dmem_privilegeMode          (io_memMMU_dmem_privilegeMode),
    .io_memMMU_dmem_status_sum             (io_memMMU_dmem_status_sum),
    .io_memMMU_dmem_status_mxr             (io_memMMU_dmem_status_mxr),
    .io_memMMU_dmem_loadPF                 (io_memMMU_dmem_loadPF),
    .io_memMMU_dmem_storePF                (io_memMMU_dmem_storePF),
    .io_memMMU_dmem_addr                   (io_memMMU_dmem_addr),
    .csr_perfCntCond_2__bore               (_wbu_io_in_valid__bore),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .lsu_lsExecUnit_dtlbEnable__bore       (exu_lsu_lsExecUnit_dtlbEnable__bore),
    .csr__WIRE__bore                       (exu_csr__WIRE__bore),
    .csr__WIRE__bore_0                     (exu_csr__WIRE__bore_0),
    .lsu_lsExecUnit_dtlbFinish__bore       (exu_lsu_lsExecUnit_dtlbFinish__bore),
    .lsu_lsExecUnit_dtlbPF__bore           (exu_lsu_lsExecUnit_dtlbPF__bore),
    .lsu_dtlbPF__bore                      (exu_lsu_dtlbPF__bore),
    .csr_msip__bore                        (exu_csr_msip__bore),
    .mou__WIRE_1__bore                     (exu_mou__WIRE_1__bore),
    .mou__WIRE_1__bore_0                   (exu_mou__WIRE_1__bore_0),
    .mou__WIRE_1__bore_1                   (exu_mou__WIRE_1__bore_1),
    .alu_REG__bore_valid                   (exu_alu_REG__bore_valid),
    .alu_REG__bore_pc                      (exu_alu_REG__bore_pc),
    .alu_REG__bore_isMissPredict           (exu_alu_REG__bore_isMissPredict),
    .alu_REG__bore_actualTarget            (exu_alu_REG__bore_actualTarget),
    .alu_REG__bore_actualTaken             (exu_alu_REG__bore_actualTaken),
    .alu_REG__bore_fuOpType                (exu_alu_REG__bore_fuOpType),
    .alu_REG__bore_btbType                 (exu_alu_REG__bore_btbType),
    .alu_REG__bore_isRVC                   (exu_alu_REG__bore_isRVC),
    .csr_perfCntCond_3__bore               (_wbu_falseWire__bore),	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .lsu__WIRE__bore                       (exu_lsu__WIRE__bore),
    .csr_satp__bore                        (exu_csr_satp__bore),
    .csr_satp__bore_0                      (exu_csr_satp__bore_0),
    .csr_meip__bore                        (exu_csr_meip__bore),
    .csr_mtip__bore                        (exu_csr_mtip__bore),
    .mou__WIRE__bore                       (exu_mou__WIRE__bore),
    .mou__WIRE__bore_0                     (exu_mou__WIRE__bore_0)
  );
  WBU wbu (	// src/main/scala/nutcore/backend/ooo/Backend.scala:680:20
    .io_in_valid                          (valid_1),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_decode_cf_redirect_target (wbu_io_in_bits_r_decode_cf_redirect_target),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_cf_redirect_valid  (wbu_io_in_bits_r_decode_cf_redirect_valid),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_ctrl_fuType        (wbu_io_in_bits_r_decode_ctrl_fuType),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_ctrl_rfWen         (wbu_io_in_bits_r_decode_ctrl_rfWen),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_decode_ctrl_rfDest        (wbu_io_in_bits_r_decode_ctrl_rfDest),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_0                 (wbu_io_in_bits_r_commits_0),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_1                 (wbu_io_in_bits_r_commits_1),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_2                 (wbu_io_in_bits_r_commits_2),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_commits_3                 (wbu_io_in_bits_r_commits_3),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_wb_rfWen                          (_wbu_io_wb_rfWen),
    .io_wb_rfDest                         (_wbu_io_wb_rfDest),
    .io_wb_rfData                         (_wbu_io_wb_rfData),
    .io_redirect_target                   (io_redirect_target),
    .io_redirect_valid                    (io_redirect_valid),
    .io_in_valid__bore                    (_wbu_io_in_valid__bore),
    .falseWire__bore                      (_wbu_falseWire__bore)
  );
endmodule

module LockingArbiter(	// src/main/scala/chisel3/util/Arbiter.scala:97:7
  input         clock,	// src/main/scala/chisel3/util/Arbiter.scala:97:7
                reset,	// src/main/scala/chisel3/util/Arbiter.scala:97:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_0_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_0_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_0_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_0_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_1_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_1_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_1_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_1_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [31:0] io_out_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [3:0]  io_out_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [7:0]  io_out_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [63:0] io_out_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_chosen	// src/main/scala/chisel3/util/Arbiter.scala:52:14
);

  wire       io_chosen_0;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :69:{18,30}
  wire       io_out_valid_0 = io_chosen_0 ? io_in_1_valid : io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}
  wire [3:0] io_out_bits_cmd_0 = io_chosen_0 ? io_in_1_bits_cmd : io_in_0_bits_cmd;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}
  reg  [2:0] lockCount_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        lockIdx;	// src/main/scala/chisel3/util/Arbiter.scala:60:22
  assign io_chosen_0 = (|lockCount_value) ? lockIdx : ~io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :54:13, :60:22, :61:34, :69:{18,30}, src/main/scala/chisel3/util/Counter.scala:61:40
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    automatic logic _GEN;	// src/main/scala/chisel3/util/Arbiter.scala:64:22
    _GEN = io_out_ready & io_out_valid_0 & io_out_bits_cmd_0[0] & io_out_bits_cmd_0[1];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, :75:22, src/main/scala/chisel3/util/Arbiter.scala:55:16, :64:22
    if (reset)	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      lockCount_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    else if (_GEN)	// src/main/scala/chisel3/util/Arbiter.scala:64:22
      lockCount_value <= lockCount_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    if (~_GEN | (|lockCount_value)) begin	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :61:34, :64:{22,36}, :65:15, src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :64:36, :65:15
      lockIdx <= ~io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :60:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:97:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Arbiter.scala:97:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Arbiter.scala:97:7
        lockCount_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Arbiter.scala:97:7, src/main/scala/chisel3/util/Counter.scala:61:40
        lockIdx = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :97:7, src/main/scala/chisel3/util/Counter.scala:61:40
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = (~(|lockCount_value) | ~lockIdx) & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :61:34, :71:{22,39,56}, :97:7, src/main/scala/chisel3/util/Counter.scala:61:40
  assign io_in_1_ready = ((|lockCount_value) ? lockIdx : ~io_in_0_valid) & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :60:22, :61:34, :71:{22,56}, :97:7, src/main/scala/chisel3/util/Counter.scala:61:40
  assign io_out_valid = io_out_valid_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_addr = io_chosen_0 ? io_in_1_bits_addr : io_in_0_bits_addr;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}, :97:7
  assign io_out_bits_cmd = io_out_bits_cmd_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_wmask = io_chosen_0 ? io_in_1_bits_wmask : io_in_0_bits_wmask;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}, :97:7
  assign io_out_bits_wdata = io_chosen_0 ? io_in_1_bits_wdata : io_in_0_bits_wdata;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}, :97:7
  assign io_chosen = io_chosen_0;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :69:{18,30}, :97:7
endmodule

module SimpleBusCrossbarNto1(	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  input         clock,	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
                reset,	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  output        io_in_0_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_in_0_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [31:0] io_in_0_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_in_0_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [7:0]  io_in_0_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_in_0_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_0_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [3:0]  io_in_0_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_in_0_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_1_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_in_1_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [31:0] io_in_1_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_in_1_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [7:0]  io_in_1_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_in_1_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_1_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [3:0]  io_in_1_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_in_1_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_out_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_out_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [31:0] io_out_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [3:0]  io_out_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [7:0]  io_out_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_out_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_out_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_out_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_out_resp_bits_rdata	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
);

  wire       _inputArb_io_out_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
  wire [3:0] _inputArb_io_out_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
  wire       _inputArb_io_chosen;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
  reg  [1:0] state;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22
  wire       _GEN = ~(_inputArb_io_out_bits_cmd[0]) & ~(_inputArb_io_out_bits_cmd[3]);	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,22,26,29,33}
  `ifndef SYNTHESIS	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
    always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
      if (~reset & _inputArb_io_out_valid & ~_GEN & ~(_inputArb_io_out_bits_cmd[0])) begin	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :98:{9,29}, src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,22,26}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
          $fwrite(32'h80000002, "Assertion failed\n    at Crossbar.scala:98 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n");	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
          $fatal;	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg        inflightSrc;	// src/main/scala/bus/simplebus/Crossbar.scala:99:28
  wire       _inputArb_io_out_ready_T_1 = io_out_req_ready & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :103:47, :104:37
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    if (reset) begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22
      inflightSrc <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :99:28
    end
    else begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _GEN_0 = _inputArb_io_out_ready_T_1 & _inputArb_io_out_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :104:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (|state) begin	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :103:47
        if (state == 2'h1
              ? io_out_resp_valid & io_out_resp_bits_cmd == 4'h6
              : state == 2'h2 & io_out_resp_valid)	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :113:18, :117:46, :118:88, :121:{46,78,86}, :122:{48,56}, src/main/scala/bus/simplebus/SimpleBus.scala:91:24
          state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22
      end
      else if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (_GEN)	// src/main/scala/bus/simplebus/SimpleBus.scala:73:26
          state <= 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :117:46
        else if (_inputArb_io_out_bits_cmd == 4'h7 | _inputArb_io_out_bits_cmd == 4'h1)	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :118:47, src/main/scala/bus/simplebus/SimpleBus.scala:77:29, :78:27
          state <= 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :118:88
      end
      if (~(|state) & _GEN_0)	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :99:28, :103:47, :113:18, :115:27, :116:21, src/main/scala/chisel3/util/Decoupled.scala:51:35
        inflightSrc <= _inputArb_io_chosen;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :99:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :92:22
        inflightSrc = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :92:22, :99:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  LockingArbiter inputArb (	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
    .clock              (clock),
    .reset              (reset),
    .io_in_0_ready      (io_in_0_req_ready),
    .io_in_0_valid      (io_in_0_req_valid),
    .io_in_0_bits_addr  (io_in_0_req_bits_addr),
    .io_in_0_bits_cmd   (io_in_0_req_bits_cmd),
    .io_in_0_bits_wmask (io_in_0_req_bits_wmask),
    .io_in_0_bits_wdata (io_in_0_req_bits_wdata),
    .io_in_1_ready      (io_in_1_req_ready),
    .io_in_1_valid      (io_in_1_req_valid),
    .io_in_1_bits_addr  (io_in_1_req_bits_addr),
    .io_in_1_bits_cmd   (io_in_1_req_bits_cmd),
    .io_in_1_bits_wmask (io_in_1_req_bits_wmask),
    .io_in_1_bits_wdata (io_in_1_req_bits_wdata),
    .io_out_ready       (_inputArb_io_out_ready_T_1),	// src/main/scala/bus/simplebus/Crossbar.scala:104:37
    .io_out_valid       (_inputArb_io_out_valid),
    .io_out_bits_addr   (io_out_req_bits_addr),
    .io_out_bits_cmd    (_inputArb_io_out_bits_cmd),
    .io_out_bits_wmask  (io_out_req_bits_wmask),
    .io_out_bits_wdata  (io_out_req_bits_wdata),
    .io_chosen          (_inputArb_io_chosen)
  );
  assign io_in_0_resp_valid = ~inflightSrc & io_out_resp_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :99:28, :107:26, :109:13
  assign io_in_0_resp_bits_cmd = io_out_resp_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_in_0_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_in_1_resp_valid = inflightSrc & io_out_resp_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :99:28, :107:26, :109:13
  assign io_in_1_resp_bits_cmd = io_out_resp_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_in_1_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_out_req_valid = _inputArb_io_out_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :92:22, :95:24, :103:{37,47}
  assign io_out_req_bits_cmd = _inputArb_io_out_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :95:24
endmodule

module LockingArbiter_1(	// src/main/scala/chisel3/util/Arbiter.scala:97:7
  input         clock,	// src/main/scala/chisel3/util/Arbiter.scala:97:7
                reset,	// src/main/scala/chisel3/util/Arbiter.scala:97:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_0_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_0_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_0_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_0_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_1_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_1_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_1_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_2_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_2_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_2_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_2_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_in_3_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_3_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [3:0]  io_in_3_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [7:0]  io_in_3_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [63:0] io_in_3_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [31:0] io_out_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [3:0]  io_out_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [7:0]  io_out_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [63:0] io_out_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_chosen	// src/main/scala/chisel3/util/Arbiter.scala:52:14
);

  wire [1:0]       io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:103:{26,35}
  wire [1:0]       io_chosen_0;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :69:{18,30}
  wire [3:0]       _GEN =
    {{io_in_3_valid}, {io_in_2_valid}, {io_in_1_valid}, {io_in_0_valid}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire             io_out_valid_0 = _GEN[io_chosen_0];	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}
  wire [3:0][31:0] _GEN_0 =
    {{io_in_3_bits_addr}, {io_in_2_bits_addr}, {io_in_1_bits_addr}, {io_in_0_bits_addr}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0][3:0]  _GEN_1 =
    {{io_in_3_bits_cmd}, {io_in_2_bits_cmd}, {io_in_1_bits_cmd}, {io_in_0_bits_cmd}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire [3:0]       io_out_bits_cmd_0 = _GEN_1[io_chosen_0];	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}
  wire [3:0][7:0]  _GEN_2 =
    {{io_in_3_bits_wmask}, {8'hFF}, {8'hFF}, {io_in_0_bits_wmask}};	// src/main/scala/chisel3/util/Arbiter.scala:52:14, :55:16
  wire [3:0][63:0] _GEN_3 =
    {{io_in_3_bits_wdata},
     {io_in_2_bits_wdata},
     {io_in_1_bits_wdata},
     {io_in_0_bits_wdata}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  reg  [2:0]       lockCount_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]       lockIdx;	// src/main/scala/chisel3/util/Arbiter.scala:60:22
  assign io_chosen_0 = (|lockCount_value) ? lockIdx : io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :60:22, :61:34, :69:{18,30}, :103:{26,35}, src/main/scala/chisel3/util/Counter.scala:61:40
  wire             _GEN_4 = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  assign io_chosen_choice =
    io_in_0_valid ? 2'h0 : io_in_1_valid ? 2'h1 : {1'h1, ~io_in_2_valid};	// src/main/scala/chisel3/util/Arbiter.scala:97:7, :101:41, :103:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    automatic logic _GEN_5;	// src/main/scala/chisel3/util/Arbiter.scala:64:22
    _GEN_5 = io_out_ready & io_out_valid_0 & io_out_bits_cmd_0[0] & io_out_bits_cmd_0[1];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, :75:22, src/main/scala/chisel3/util/Arbiter.scala:55:16, :64:22
    if (reset)	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      lockCount_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    else if (_GEN_5)	// src/main/scala/chisel3/util/Arbiter.scala:64:22
      lockCount_value <= lockCount_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    if (~_GEN_5 | (|lockCount_value)) begin	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :61:34, :64:{22,36}, :65:15, src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :64:36, :65:15
      lockIdx <= io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :103:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:97:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Arbiter.scala:97:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Arbiter.scala:97:7
        lockCount_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Arbiter.scala:97:7, src/main/scala/chisel3/util/Counter.scala:61:40
        lockIdx = _RANDOM[/*Zero width*/ 1'b0][4:3];	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :97:7, src/main/scala/chisel3/util/Counter.scala:61:40
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:97:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = (~(|lockCount_value) | lockIdx == 2'h0) & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:60:22, :61:34, :71:{22,39,56}, :97:7, :103:{26,35}, src/main/scala/chisel3/util/Counter.scala:61:40
  assign io_in_1_ready =
    ((|lockCount_value) ? lockIdx == 2'h1 : ~io_in_0_valid) & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :60:22, :61:34, :71:{22,39,56}, :97:7, :103:{26,35}, src/main/scala/chisel3/util/Counter.scala:61:40
  assign io_in_2_ready = ((|lockCount_value) ? lockIdx == 2'h2 : ~_GEN_4) & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :60:22, :61:34, :71:{22,39,56}, :97:7, src/main/scala/chisel3/util/Counter.scala:61:40
  assign io_in_3_ready =
    ((|lockCount_value) ? (&lockIdx) : ~(_GEN_4 | io_in_2_valid)) & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :60:22, :61:34, :71:{22,39,56}, :97:7, src/main/scala/chisel3/util/Counter.scala:61:40
  assign io_out_valid = io_out_valid_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_addr = _GEN_0[io_chosen_0];	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}, :97:7
  assign io_out_bits_cmd = io_out_bits_cmd_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :97:7
  assign io_out_bits_wmask = _GEN_2[io_chosen_0];	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}, :97:7
  assign io_out_bits_wdata = _GEN_3[io_chosen_0];	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :55:16, :69:{18,30}, :97:7
  assign io_chosen = io_chosen_0;	// src/main/scala/chisel3/util/Arbiter.scala:54:13, :69:{18,30}, :97:7
endmodule

module SimpleBusCrossbarNto1_1(	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  input         clock,	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
                reset,	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  output        io_in_0_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_in_0_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [31:0] io_in_0_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_in_0_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [7:0]  io_in_0_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_in_0_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_0_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_in_0_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_1_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_in_1_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [31:0] io_in_1_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_in_1_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_in_1_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_1_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_in_1_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_2_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_in_2_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [31:0] io_in_2_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_in_2_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_in_2_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_2_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_in_2_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_3_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_in_3_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [31:0] io_in_3_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_in_3_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [7:0]  io_in_3_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_in_3_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_in_3_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_in_3_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [3:0]  io_in_3_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_in_3_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_out_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_out_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [31:0] io_out_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [3:0]  io_out_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [7:0]  io_out_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output [63:0] io_out_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  output        io_out_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input         io_out_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [3:0]  io_out_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
  input  [63:0] io_out_resp_bits_rdata	// src/main/scala/bus/simplebus/Crossbar.scala:86:14
);

  wire       _inputArb_io_out_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
  wire [3:0] _inputArb_io_out_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
  wire [1:0] _inputArb_io_chosen;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
  reg  [1:0] state;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22
  wire       _GEN = ~(_inputArb_io_out_bits_cmd[0]) & ~(_inputArb_io_out_bits_cmd[3]);	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,22,26,29,33}
  `ifndef SYNTHESIS	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
    always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
      if (~reset & _inputArb_io_out_valid & ~_GEN & ~(_inputArb_io_out_bits_cmd[0])) begin	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :98:{9,29}, src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,22,26}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
          $fwrite(32'h80000002, "Assertion failed\n    at Crossbar.scala:98 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n");	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
          $fatal;	// src/main/scala/bus/simplebus/Crossbar.scala:98:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [1:0] inflightSrc;	// src/main/scala/bus/simplebus/Crossbar.scala:99:28
  wire       _inputArb_io_out_ready_T_1 = io_out_req_ready & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :103:47, :104:37
  wire [3:0] _GEN_0 = {{io_in_3_resp_ready}, {1'h1}, {1'h1}, {1'h1}};	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :109:13
  wire       io_out_resp_ready_0 = _GEN_0[inflightSrc];	// src/main/scala/bus/simplebus/Crossbar.scala:99:28, :109:13
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    if (reset) begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22
      inflightSrc <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :99:28
    end
    else begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      automatic logic _GEN_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _GEN_1 = _inputArb_io_out_ready_T_1 & _inputArb_io_out_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :104:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (|state) begin	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :103:47
        automatic logic _GEN_2 = io_out_resp_ready_0 & io_out_resp_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:109:13, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (state == 2'h1
              ? _GEN_2 & io_out_resp_bits_cmd == 4'h6
              : state == 2'h2 & _GEN_2)	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :109:13, :113:18, :121:{46,78,86}, :122:{48,56}, src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
          state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22
      end
      else if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (_GEN)	// src/main/scala/bus/simplebus/SimpleBus.scala:73:26
          state <= 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :109:13
        else if (_inputArb_io_out_bits_cmd == 4'h7 | _inputArb_io_out_bits_cmd == 4'h1)	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :118:47, src/main/scala/bus/simplebus/SimpleBus.scala:77:29, :78:27
          state <= 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :109:13
      end
      if (~(|state) & _GEN_1)	// src/main/scala/bus/simplebus/Crossbar.scala:92:22, :99:28, :103:47, :113:18, :115:27, :116:21, src/main/scala/chisel3/util/Decoupled.scala:51:35
        inflightSrc <= _inputArb_io_chosen;	// src/main/scala/bus/simplebus/Crossbar.scala:95:24, :99:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :92:22
        inflightSrc = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :92:22, :99:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  LockingArbiter_1 inputArb (	// src/main/scala/bus/simplebus/Crossbar.scala:95:24
    .clock              (clock),
    .reset              (reset),
    .io_in_0_ready      (io_in_0_req_ready),
    .io_in_0_valid      (io_in_0_req_valid),
    .io_in_0_bits_addr  (io_in_0_req_bits_addr),
    .io_in_0_bits_cmd   (io_in_0_req_bits_cmd),
    .io_in_0_bits_wmask (io_in_0_req_bits_wmask),
    .io_in_0_bits_wdata (io_in_0_req_bits_wdata),
    .io_in_1_ready      (io_in_1_req_ready),
    .io_in_1_valid      (io_in_1_req_valid),
    .io_in_1_bits_addr  (io_in_1_req_bits_addr),
    .io_in_1_bits_cmd   (io_in_1_req_bits_cmd),
    .io_in_1_bits_wdata (io_in_1_req_bits_wdata),
    .io_in_2_ready      (io_in_2_req_ready),
    .io_in_2_valid      (io_in_2_req_valid),
    .io_in_2_bits_addr  (io_in_2_req_bits_addr),
    .io_in_2_bits_cmd   (io_in_2_req_bits_cmd),
    .io_in_2_bits_wdata (io_in_2_req_bits_wdata),
    .io_in_3_ready      (io_in_3_req_ready),
    .io_in_3_valid      (io_in_3_req_valid),
    .io_in_3_bits_addr  (io_in_3_req_bits_addr),
    .io_in_3_bits_cmd   (io_in_3_req_bits_cmd),
    .io_in_3_bits_wmask (io_in_3_req_bits_wmask),
    .io_in_3_bits_wdata (io_in_3_req_bits_wdata),
    .io_out_ready       (_inputArb_io_out_ready_T_1),	// src/main/scala/bus/simplebus/Crossbar.scala:104:37
    .io_out_valid       (_inputArb_io_out_valid),
    .io_out_bits_addr   (io_out_req_bits_addr),
    .io_out_bits_cmd    (_inputArb_io_out_bits_cmd),
    .io_out_bits_wmask  (io_out_req_bits_wmask),
    .io_out_bits_wdata  (io_out_req_bits_wdata),
    .io_chosen          (_inputArb_io_chosen)
  );
  assign io_in_0_resp_valid = inflightSrc == 2'h0 & io_out_resp_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :92:22, :99:28, :107:26, :109:13
  assign io_in_0_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_in_1_resp_valid = inflightSrc == 2'h1 & io_out_resp_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :99:28, :107:26, :109:13
  assign io_in_1_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_in_2_resp_valid = inflightSrc == 2'h2 & io_out_resp_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :99:28, :107:26, :109:13
  assign io_in_2_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_in_3_resp_valid = (&inflightSrc) & io_out_resp_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :99:28, :107:26, :109:13
  assign io_in_3_resp_bits_cmd = io_out_resp_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_in_3_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7
  assign io_out_req_valid = _inputArb_io_out_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :92:22, :95:24, :103:{37,47}
  assign io_out_req_bits_cmd = _inputArb_io_out_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :95:24
  assign io_out_resp_ready = io_out_resp_ready_0;	// src/main/scala/bus/simplebus/Crossbar.scala:85:7, :109:13
endmodule

module EmbeddedTLBExec(	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  input          clock,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
                 reset,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  output         io_in_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_in_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [38:0]  io_in_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [86:0]  io_in_bits_user,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_out_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_out_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [31:0]  io_out_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [86:0]  io_out_bits_user,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [120:0] io_md_0,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_md_1,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_md_2,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_md_3,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_mdWrite_wen,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [3:0]   io_mdWrite_waymask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [120:0] io_mdWrite_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_mdReady,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_mem_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_mem_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [31:0]  io_mem_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [3:0]   io_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [63:0]  io_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_mem_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [63:0]  io_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_flush,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [63:0]  io_satp,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [1:0]   io_pf_privilegeMode,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_ipf,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_isFinish	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
);

  wire        io_out_valid_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:387:31
  wire        hitinstrPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:245:52
  wire [26:0] _hitVec_T_37 = {9'h1FF, io_md_0[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [26:0] _hitVec_T_78 = {9'h1FF, io_md_1[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [26:0] _hitVec_T_119 = {9'h1FF, io_md_2[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [26:0] _hitVec_T_160 = {9'h1FF, io_md_3[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [3:0]  hitVec =
    {io_md_3[52] & io_md_3[93:78] == io_satp[59:44]
       & (_hitVec_T_160 & io_md_3[120:94]) == (_hitVec_T_160 & io_in_bits_addr[38:12]),
     io_md_2[52] & io_md_2[93:78] == io_satp[59:44]
       & (_hitVec_T_119 & io_md_2[120:94]) == (_hitVec_T_119 & io_in_bits_addr[38:12]),
     io_md_1[52] & io_md_1[93:78] == io_satp[59:44]
       & (_hitVec_T_78 & io_md_1[120:94]) == (_hitVec_T_78 & io_in_bits_addr[38:12]),
     io_md_0[52] & io_md_0[93:78] == io_satp[59:44]
       & (_hitVec_T_37 & io_md_0[120:94]) == (_hitVec_T_37 & io_in_bits_addr[38:12])};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:200:30, :209:{71,100,117,132,180,201,211}, src/main/scala/nutcore/mem/TLB.scala:131:{9,37,48,84}
  wire        hit = io_in_valid & (|hitVec);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:211, :210:{25,35}
  wire        miss = io_in_valid & ~(|hitVec);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:211, :210:35, :211:{26,29}
  reg  [63:0] victimWaymask_lfsr;	// src/main/scala/utils/LFSR64.scala:25:23
  wire [3:0]  waymask = hit ? hitVec : 4'h1 << victimWaymask_lfsr[1:0];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :209:211, :210:25, :213:{42,53}, :214:20, src/main/scala/utils/LFSR64.scala:25:23
  wire [41:0] _hitMeta_T_10 =
    (waymask[0] ? io_md_0[93:52] : 42'h0) | (waymask[1] ? io_md_1[93:52] : 42'h0)
    | (waymask[2] ? io_md_2[93:52] : 42'h0) | (waymask[3] ? io_md_3[93:52] : 42'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :214:20
  wire [51:0] _hitData_T_10 =
    (waymask[0] ? io_md_0[51:0] : 52'h0) | (waymask[1] ? io_md_1[51:0] : 52'h0)
    | (waymask[2] ? io_md_2[51:0] : 52'h0) | (waymask[3] ? io_md_3[51:0] : 52'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :214:20
  wire        _hitWB_T_7 = hit & ~(_hitMeta_T_10[6]) & ~hitinstrPF;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :222:38, :226:{23,66,69}, :245:52
  reg  [39:0] hitWBStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:228:29
  wire        _permCheck_T = io_pf_privilegeMode == 2'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:228:33, :231:61
  wire        _permCheck_T_5 = io_pf_privilegeMode == 2'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:231:108
  assign hitinstrPF =
    ~(hit & ~(_permCheck_T & ~(_hitMeta_T_10[4])) & ~(_permCheck_T_5 & _hitMeta_T_10[4])
      & _hitMeta_T_10[6] & _hitMeta_T_10[3]) & hit;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :222:38, :231:{42,61,71,74,89,108,118}, :233:41, :245:{42,52}
  reg  [2:0]  state;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
  reg  [1:0]  level;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22
  reg  [63:0] memRespStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:256:25
  reg  [17:0] missMaskStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:258:26
  reg  [31:0] raddr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18
  wire        io_isFinish_0 = io_out_ready & io_out_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:387:31
  reg         alreadyOutFire;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33
  reg         needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26
  wire        isFlush = needFlush | io_flush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :268:27
  reg         missIPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:272:24
  wire        cmd = state == 3'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :278:15, :372:23
  wire [31:0] io_mem_req_bits_addr_0 = _hitWB_T_7 ? _hitData_T_10[31:0] : raddr;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:221:70, :226:66, :262:18, :373:35
  wire        io_mem_req_valid_0 = (state == 3'h1 | cmd) & ~isFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :268:27, :282:15, :372:23, :374:{31,48,74,77}
  reg         REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:378:33
  reg  [3:0]  REG_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:60
  reg  [26:0] REG_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:84
  reg  [15:0] REG_4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:380:19
  reg  [17:0] REG_5;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:380:72
  reg  [7:0]  REG_6;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:381:19
  reg  [19:0] REG_7;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:381:77
  reg  [31:0] REG_8;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:382:22
  assign io_out_valid_0 = io_in_valid & (hit & ~_hitWB_T_7 | state == 3'h4);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :226:66, :253:22, :305:43, :387:{31,37,42,45,97}
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    automatic logic [7:0]  hitRefillFlag;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:227:69
    automatic logic        _GEN;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:277:22
    automatic logic        _GEN_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:281:24
    automatic logic        _GEN_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :277:32, :281:37
    automatic logic        _GEN_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
    automatic logic        _GEN_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
    automatic logic        _missMask_T_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:303:73
    automatic logic        _GEN_4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:303:49
    automatic logic        _GEN_5;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:304:28
    automatic logic        _GEN_6;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :275:18, :299:31, :300:24
    automatic logic        _GEN_7;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:260:32, :300:24, :303:82, :319:36
    automatic logic        _GEN_8;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:260:32, :275:18
    automatic logic        _GEN_9;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:260:32, :275:18
    automatic logic [17:0] missMask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:257:26, :275:18
    hitRefillFlag = _hitMeta_T_10[7:0] | 8'h40;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:227:{26,69,79}, :327:32
    _GEN = ~io_flush & _hitWB_T_7;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:66, :277:{13,22}
    _GEN_0 = miss & ~io_flush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:211:26, :277:13, :281:24
    _GEN_1 = _GEN | ~_GEN_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :277:{22,32}, :281:{24,37}
    _GEN_2 = state == 3'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :282:15
    _GEN_3 = state == 3'h2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :294:44
    _missMask_T_1 = level == 2'h2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :303:73
    _GEN_4 =
      ~(io_mem_resp_bits_rdata[1] | io_mem_resp_bits_rdata[3])
      & ((&level) | _missMask_T_1);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :298:44, :303:{21,34,49,58,65,73}
    _GEN_5 =
      ~(io_mem_resp_bits_rdata[0]) | ~(io_mem_resp_bits_rdata[1])
      & io_mem_resp_bits_rdata[2];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:298:44, :304:{16,28,32,44}
    _GEN_6 = _GEN_3 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :275:18, :299:31, :300:24
    _GEN_7 = isFlush | _GEN_4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:260:32, :268:27, :300:24, :303:{49,82}, :319:36
    _GEN_8 = ~(|state) | _GEN_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :260:32, :269:27, :275:18
    _GEN_9 = _GEN_8 | ~_GEN_6 | _GEN_7 | ~(|level);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :260:32, :262:18, :275:18, :299:31, :300:24, :303:82, :319:{27,36}
    missMask =
      _GEN_9 ? 18'h3FFFF : (&level) ? 18'h0 : _missMask_T_1 ? 18'h3FE00 : 18'h3FFFF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :257:26, :260:32, :275:18, :303:{58,73}, :346:{26,59}
    if (reset) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      victimWaymask_lfsr <= 64'h1234567887654321;	// src/main/scala/utils/LFSR64.scala:25:23
      state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
      level <= 2'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22
      alreadyOutFire <= 1'h0;	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:48, :232:92, :263:33, :321:99
      needFlush <= 1'h0;	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:48, :232:92, :266:26, :321:99
      missIPF <= 1'h0;	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:48, :232:92, :272:24, :321:99
      REG <= 1'h0;	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:48, :232:92, :321:99, :378:33
    end
    else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      automatic logic _GEN_10;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33
      automatic logic _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :269:{40,52}
      automatic logic _GEN_12;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:270:21
      automatic logic permExec;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:322:47
      automatic logic _GEN_13;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
      automatic logic _GEN_14;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
      automatic logic _GEN_15;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:360:53
      automatic logic _GEN_16;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:272:24, :275:18, :360:71, :362:15
      _GEN_10 = io_isFinish_0 | alreadyOutFire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33
      _GEN_11 = io_flush & (|state) | needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :266:26, :269:{17,27,40,52}
      _GEN_12 = io_isFinish_0 & needFlush;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :270:21
      permExec =
        io_mem_resp_bits_rdata[0] & ~(_permCheck_T & ~(io_mem_resp_bits_rdata[4]))
        & ~(_permCheck_T_5 & io_mem_resp_bits_rdata[4]) & io_mem_resp_bits_rdata[6]
        & io_mem_resp_bits_rdata[3];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:231:{61,108}, :298:44, :320:{41,70,73,89,118}, :322:47
      _GEN_13 = state == 3'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :278:15
      _GEN_14 = state == 3'h4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :305:43
      _GEN_15 = io_isFinish_0 | io_flush | alreadyOutFire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33, :360:53
      _GEN_16 = _GEN_14 & _GEN_15;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:272:24, :275:18, :360:{53,71}, :362:15
      if (victimWaymask_lfsr == 64'h0)	// src/main/scala/utils/LFSR64.scala:25:23, :28:24
        victimWaymask_lfsr <= 64'h1;	// src/main/scala/utils/LFSR64.scala:25:23, :28:18
      else	// src/main/scala/utils/LFSR64.scala:28:24
        victimWaymask_lfsr <=
          {victimWaymask_lfsr[0] ^ victimWaymask_lfsr[1] ^ victimWaymask_lfsr[3]
             ^ victimWaymask_lfsr[4],
           victimWaymask_lfsr[63:1]};	// src/main/scala/utils/LFSR64.scala:25:23, :26:{19,29,39,43,49}, :28:{41,51}
      if (|state) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :269:27
        automatic logic _GEN_17;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        _GEN_17 = io_mem_req_ready & io_mem_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:374:74
        if (_GEN_2) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          if (isFlush)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:268:27
            state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
          else if (_GEN_17)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 3'h2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :294:44
        end
        else if (_GEN_3) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          if (io_mem_resp_valid) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
            if (isFlush)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:268:27
              state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
            else if (_GEN_4)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:303:49
              state <= _GEN_5 ? 3'h4 : 3'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :282:15, :304:{28,60}, :305:43, :316:19
            else if (|level)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :319:27
              state <= 3'h4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :305:43
          end
        end
        else if (_GEN_13) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          if (isFlush)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:268:27
            state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
          else if (_GEN_17)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 3'h4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :305:43
        end
        else if (_GEN_14 ? _GEN_15 : state == 3'h5)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :360:{53,71}, :361:13, :367:13
          state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
        if (_GEN_2 | ~_GEN_6) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :262:18, :275:18, :299:31, :300:24
        end
        else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :275:18
          level <= level - 2'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :349:24
        alreadyOutFire <= (_GEN_2 | _GEN_3 | _GEN_13 | ~_GEN_16) & _GEN_10;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33, :272:24, :275:18, :360:71, :362:15
        if (_GEN_2 | (_GEN_3 ? io_mem_resp_valid : _GEN_13))	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:270:35, :275:18, :291:22, :299:31, :300:24, :354:22
          needFlush <= ~(isFlush | _GEN_12) & _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :268:27, :269:{40,52}, :270:{21,35,47}, :291:22, :293:19
        else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18, :291:22
          needFlush <= ~_GEN_12 & _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :269:{40,52}, :270:{21,35,47}
      end
      else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:269:27
        if (_GEN)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:277:22
          state <= 3'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :278:15
        else if (_GEN_0)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:281:24
          state <= 3'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :282:15
        if (_GEN_1) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :262:18, :277:32, :281:37
        end
        else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :277:32, :281:37
          level <= 2'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22
        alreadyOutFire <= ~(_GEN | _GEN_0) & _GEN_10;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33, :277:{22,32}, :280:24, :281:{24,37}, :286:24
        needFlush <= ~(_GEN | _GEN_0 | _GEN_12) & _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :269:{40,52}, :270:{21,35,47}, :277:{22,32}, :279:19, :281:{24,37}, :285:19
      end
      if (~_GEN_8) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:259:32, :260:32, :275:18
        if (_GEN_3) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          if (~io_mem_resp_valid | isFlush) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:268:27, :272:24, :299:31, :300:24
          end
          else if (_GEN_4)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:303:49
            missIPF <= _GEN_5 | missIPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:272:24, :304:{28,60}, :306:45
          else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:303:49
            missIPF <= (|level) & ~permExec | missIPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :272:24, :319:{27,36}, :322:47, :330:{19,30,40}
        end
        else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          missIPF <= (_GEN_13 | ~_GEN_16) & missIPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:272:24, :275:18, :360:71, :362:15
      end
      REG <=
        ~_GEN_8 & _GEN_6 & ~_GEN_7 & (|level) & permExec & ~isFlush | _hitWB_T_7
        & ~(|state) & ~isFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:66, :253:22, :254:22, :259:32, :260:32, :262:18, :268:27, :269:27, :275:18, :299:31, :300:24, :303:82, :319:{27,36}, :322:47, :374:77, :378:{33,50,63,82,93}
    end
    if (_hitWB_T_7)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:66
      hitWBStore <= {10'h0, _hitData_T_10[51:32], 2'h0, hitRefillFlag};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:221:70, :227:69, :228:{29,33}
    if (_GEN_9) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:258:26, :260:32, :275:18
    end
    else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:258:26, :275:18
      memRespStore <= io_mem_resp_bits_rdata | 64'h40;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:256:25, :326:31, :328:50
      missMaskStore <= missMask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:257:26, :258:26, :275:18
    end
    if (|state) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :269:27
      if (_GEN_2 | ~_GEN_6 | isFlush | ~_GEN_4 | _GEN_5) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :268:27, :275:18, :299:31, :300:24, :303:{49,82}, :304:{28,60}
      end
      else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :275:18
        raddr <=
          {io_mem_resp_bits_rdata[29:10],
           (&level) ? io_in_bits_addr[29:21] : io_in_bits_addr[20:12],
           3'h0};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:198:54, :253:22, :254:22, :261:49, :262:18, :303:58, :317:50, src/main/scala/nutcore/mem/TLB.scala:89:8
    end
    else if (_GEN_1) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :277:32, :281:37
    end
    else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :277:32, :281:37
      raddr <= {io_satp[19:0], io_in_bits_addr[38:30], 3'h0};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:198:54, :200:30, :253:22, :262:18, src/main/scala/nutcore/mem/TLB.scala:89:8
    REG_2 <= waymask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:214:20, :379:60
    REG_3 <= io_in_bits_addr[38:12];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:{84,89}
    REG_4 <= _hitWB_T_7 ? _hitMeta_T_10[41:26] : io_satp[59:44];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:200:30, :220:70, :226:66, :380:{19,23}
    REG_5 <= _hitWB_T_7 ? _hitMeta_T_10[25:8] : missMask;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:220:70, :226:66, :257:26, :275:18, :380:{72,76}
    REG_6 <=
      _hitWB_T_7 ? hitRefillFlag : _GEN_9 ? 8'h0 : io_mem_resp_bits_rdata[7:0] | 8'h40;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:66, :227:{26,69}, :260:32, :275:18, :327:{32,68,79}, :381:{19,23}
    REG_7 <= _hitWB_T_7 ? _hitData_T_10[51:32] : io_mem_resp_bits_rdata[29:10];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:221:70, :226:66, :261:49, :381:{77,81}
    REG_8 <= io_mem_req_bits_addr_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:373:35, :382:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      automatic logic [31:0] _RANDOM[0:11];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        end	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        victimWaymask_lfsr = {_RANDOM[4'h0], _RANDOM[4'h1]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, src/main/scala/utils/LFSR64.scala:25:23
        hitWBStore = {_RANDOM[4'h2], _RANDOM[4'h3][7:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29
        state = _RANDOM[4'h3][12:10];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :253:22
        level = _RANDOM[4'h3][14:13];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :254:22
        memRespStore = {_RANDOM[4'h3][31:15], _RANDOM[4'h4], _RANDOM[4'h5][14:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :256:25
        missMaskStore = {_RANDOM[4'h5][31:15], _RANDOM[4'h6][0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :256:25, :258:26
        raddr = {_RANDOM[4'h6][31:1], _RANDOM[4'h7][0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :258:26, :262:18
        alreadyOutFire = _RANDOM[4'h7][1];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :263:33
        needFlush = _RANDOM[4'h7][2];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :266:26
        missIPF = _RANDOM[4'h7][3];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :272:24
        REG = _RANDOM[4'h7][4];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :378:33
        REG_2 = _RANDOM[4'h7][9:6];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :379:60
        REG_3 = {_RANDOM[4'h7][31:10], _RANDOM[4'h8][4:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :379:84
        REG_4 = _RANDOM[4'h8][20:5];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:84, :380:19
        REG_5 = {_RANDOM[4'h8][31:21], _RANDOM[4'h9][6:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:84, :380:72
        REG_6 = _RANDOM[4'h9][14:7];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :380:72, :381:19
        REG_7 = {_RANDOM[4'h9][31:15], _RANDOM[4'hA][2:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :380:72, :381:77
        REG_8 = {_RANDOM[4'hA][31:3], _RANDOM[4'hB][2:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :381:77, :382:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_out_ready & ~(|state) & ~miss & ~_hitWB_T_7 & io_mdReady;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :211:26, :226:66, :253:22, :269:27, :378:82, :387:45, :389:{56,72}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :387:31
  assign io_out_bits_addr =
    hit
      ? {_hitData_T_10[51:32], 12'h0} & {2'h3, _hitMeta_T_10[25:8], 12'h0}
        | io_in_bits_addr[31:0] & {2'h0, ~(_hitMeta_T_10[25:8]), 12'hFFF}
      : {memRespStore[29:10], 12'h0} & {2'h3, missMaskStore, 12'h0}
        | io_in_bits_addr[31:0] & {2'h0, ~missMaskStore, 12'hFFF};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :210:25, :220:70, :221:70, :228:33, :254:22, :256:25, :258:26, :386:{26,63,122}, src/main/scala/nutcore/mem/TLB.scala:127:{24,49}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
  assign io_out_bits_user = io_in_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  assign io_mdWrite_wen = REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :378:33
  assign io_mdWrite_waymask = REG_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:60
  assign io_mdWrite_wdata = {REG_3, REG_4, REG_5, REG_6, REG_7, REG_8};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:84, :380:{19,72}, :381:{19,77}, :382:22, src/main/scala/nutcore/mem/TLB.scala:217:22
  assign io_mem_req_valid = io_mem_req_valid_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :374:74
  assign io_mem_req_bits_addr = io_mem_req_bits_addr_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :373:35
  assign io_mem_req_bits_cmd = {3'h0, cmd};	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :253:22, :372:23
  assign io_mem_req_bits_wdata = _hitWB_T_7 ? {24'h0, hitWBStore} : memRespStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :226:66, :228:29, :256:25, :373:138
  assign io_ipf = hit ? hitinstrPF : missIPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :210:25, :245:52, :272:24, :391:16
  assign io_isFinish = io_isFinish_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
endmodule

module EmbeddedTLBMD(	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
  input          clock,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
                 reset,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
  output [120:0] io_tlbmd_0,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
                 io_tlbmd_1,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
                 io_tlbmd_2,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
                 io_tlbmd_3,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  input          io_write_wen,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  input  [3:0]   io_write_waymask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  input  [120:0] io_write_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  output         io_ready	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
);

  reg [120:0] tlbmd_0_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg [120:0] tlbmd_0_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg [120:0] tlbmd_0_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg [120:0] tlbmd_0_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg         resetState;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    automatic logic         wen;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16
    automatic logic [3:0]   waymask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:64:20
    automatic logic [120:0] dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:65:21
    wen = resetState | io_write_wen;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :62:16
    waymask = resetState ? 4'hF : io_write_waymask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :53:27, :64:20
    dataword = resetState ? 121'h0 : io_write_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :65:21
    if (wen & waymask[0])	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
      tlbmd_0_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (wen & waymask[1])	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
      tlbmd_0_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (wen & waymask[2])	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
      tlbmd_0_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (wen & waymask[3])	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
      tlbmd_0_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (reset)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      resetState <= 1'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27
    else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      resetState <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :55:{22,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      automatic logic [31:0] _RANDOM[0:15];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        end	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        tlbmd_0_0 = {_RANDOM[4'h0], _RANDOM[4'h1], _RANDOM[4'h2], _RANDOM[4'h3][24:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_0_1 =
          {_RANDOM[4'h3][31:25],
           _RANDOM[4'h4],
           _RANDOM[4'h5],
           _RANDOM[4'h6],
           _RANDOM[4'h7][17:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_0_2 =
          {_RANDOM[4'h7][31:18],
           _RANDOM[4'h8],
           _RANDOM[4'h9],
           _RANDOM[4'hA],
           _RANDOM[4'hB][10:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_0_3 =
          {_RANDOM[4'hB][31:11],
           _RANDOM[4'hC],
           _RANDOM[4'hD],
           _RANDOM[4'hE],
           _RANDOM[4'hF][3:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        resetState = _RANDOM[4'hF][4];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18, :53:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_tlbmd_0 = tlbmd_0_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
  assign io_tlbmd_1 = tlbmd_0_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
  assign io_tlbmd_2 = tlbmd_0_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
  assign io_tlbmd_3 = tlbmd_0_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
  assign io_ready = ~resetState;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :53:27, :74:15
endmodule

module EmbeddedTLB(	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
  input         clock,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
                reset,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
  output        io_in_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_in_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [38:0] io_in_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [86:0] io_in_req_bits_user,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_in_resp_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_in_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [86:0] io_in_resp_bits_user,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_out_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_out_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [31:0] io_out_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [86:0] io_out_req_bits_user,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_out_resp_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_out_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [63:0] io_out_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [86:0] io_out_resp_bits_user,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_mem_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_mem_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [31:0] io_mem_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [3:0]  io_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [63:0] io_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_mem_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [63:0] io_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_flush,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [1:0]  io_csrMMU_privilegeMode,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_cacheEmpty,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_ipf,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         flushTLB__bore,
  input  [63:0] satp__bore
);

  wire [120:0] _mdTLB_io_tlbmd_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire [120:0] _mdTLB_io_tlbmd_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire [120:0] _mdTLB_io_tlbmd_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire [120:0] _mdTLB_io_tlbmd_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire         _mdTLB_io_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire         _tlbExec_io_in_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_out_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [31:0]  _tlbExec_io_out_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [86:0]  _tlbExec_io_out_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_mdWrite_wen;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [3:0]   _tlbExec_io_mdWrite_waymask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [120:0] _tlbExec_io_mdWrite_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_ipf;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_isFinish;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  reg  [120:0] r_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  reg  [120:0] r_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  reg  [120:0] r_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  reg  [120:0] r_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  wire         vmEnable = satp__bore[63:60] == 4'h8 & io_csrMMU_privilegeMode != 2'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:107:{31,49,57,85}
  reg          valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:110:24
  reg  [38:0]  tlbExec_io_in_bits_r_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
  reg  [86:0]  tlbExec_io_in_bits_r_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
  wire         _GEN = _tlbExec_io_ipf & vmEnable;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :107:57, :157:26
  wire         _GEN_0 = _GEN & io_cacheEmpty;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:157:26, :162:38
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    automatic logic mdUpdate;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:112:22
    mdUpdate = io_in_req_valid & _tlbExec_io_in_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :112:22
    if (mdUpdate) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:112:22
      r_0 <= _mdTLB_io_tlbmd_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      r_1 <= _mdTLB_io_tlbmd_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      r_2 <= _mdTLB_io_tlbmd_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      r_3 <= _mdTLB_io_tlbmd_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      tlbExec_io_in_bits_r_addr <= io_in_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
      tlbExec_io_in_bits_r_user <= io_in_req_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    end
    if (reset)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      valid <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:99:10, :110:24
    else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      valid <= ~io_flush & (mdUpdate & vmEnable | ~_tlbExec_io_isFinish & valid);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :107:57, :110:24, :111:{25,33}, :112:{22,37,50,58}, :113:{20,28}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      automatic logic [31:0] _RANDOM[0:21];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        for (logic [4:0] i = 5'h0; i < 5'h16; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        end	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        r_0 = {_RANDOM[5'h0], _RANDOM[5'h1], _RANDOM[5'h2], _RANDOM[5'h3][24:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        r_1 =
          {_RANDOM[5'h3][31:25],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7][17:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        r_2 =
          {_RANDOM[5'h7][31:18],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB][10:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        r_3 =
          {_RANDOM[5'hB][31:11],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF][3:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        valid = _RANDOM[5'hF][4];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29, :110:24
        tlbExec_io_in_bits_r_addr = {_RANDOM[5'hF][31:5], _RANDOM[5'h10][11:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29, :116:28
        tlbExec_io_in_bits_r_user =
          {_RANDOM[5'h12][31:27], _RANDOM[5'h13], _RANDOM[5'h14], _RANDOM[5'h15][17:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :116:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EmbeddedTLBExec tlbExec (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .clock                  (clock),
    .reset                  (reset),
    .io_in_ready            (_tlbExec_io_in_ready),
    .io_in_valid            (valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:110:24
    .io_in_bits_addr        (tlbExec_io_in_bits_r_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    .io_in_bits_user        (tlbExec_io_in_bits_r_user),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    .io_out_ready
      (_GEN ? io_cacheEmpty & io_in_resp_ready : ~vmEnable | io_out_req_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:107:57, :128:{8,19}, :129:26, :141:23, :157:{26,39}, :158:{28,45}
    .io_out_valid           (_tlbExec_io_out_valid),
    .io_out_bits_addr       (_tlbExec_io_out_bits_addr),
    .io_out_bits_user       (_tlbExec_io_out_bits_user),
    .io_md_0                (r_0),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_md_1                (r_1),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_md_2                (r_2),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_md_3                (r_3),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_mdWrite_wen         (_tlbExec_io_mdWrite_wen),
    .io_mdWrite_waymask     (_tlbExec_io_mdWrite_waymask),
    .io_mdWrite_wdata       (_tlbExec_io_mdWrite_wdata),
    .io_mdReady             (_mdTLB_io_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
    .io_mem_req_ready       (io_mem_req_ready),
    .io_mem_req_valid       (io_mem_req_valid),
    .io_mem_req_bits_addr   (io_mem_req_bits_addr),
    .io_mem_req_bits_cmd    (io_mem_req_bits_cmd),
    .io_mem_req_bits_wdata  (io_mem_req_bits_wdata),
    .io_mem_resp_valid      (io_mem_resp_valid),
    .io_mem_resp_bits_rdata (io_mem_resp_bits_rdata),
    .io_flush               (io_flush),
    .io_satp                (satp__bore),
    .io_pf_privilegeMode    (io_csrMMU_privilegeMode),
    .io_ipf                 (_tlbExec_io_ipf),
    .io_isFinish            (_tlbExec_io_isFinish)
  );
  EmbeddedTLBMD mdTLB (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
    .clock            (clock),
    .reset            (reset | flushTLB__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:104:31
    .io_tlbmd_0       (_mdTLB_io_tlbmd_0),
    .io_tlbmd_1       (_mdTLB_io_tlbmd_1),
    .io_tlbmd_2       (_mdTLB_io_tlbmd_2),
    .io_tlbmd_3       (_mdTLB_io_tlbmd_3),
    .io_write_wen     (_tlbExec_io_mdWrite_wen),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .io_write_waymask (_tlbExec_io_mdWrite_waymask),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .io_write_wdata   (_tlbExec_io_mdWrite_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .io_ready         (_mdTLB_io_ready)
  );
  assign io_in_req_ready = vmEnable ? _tlbExec_io_in_ready : io_out_req_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23, :107:57, :115:16, :128:19, :132:21
  assign io_in_resp_valid = _GEN_0 | io_out_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :143:15, :162:{38,56}, :163:24
  assign io_in_resp_bits_rdata = _GEN_0 ? 64'h0 : io_out_resp_bits_rdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14, :79:7, :86:24, :143:15, :162:{38,56}, :164:29
  assign io_in_resp_bits_user =
    _GEN_0 ? tlbExec_io_in_bits_r_user : io_out_resp_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :116:28, :143:15, :162:{38,56}, :166:34
  assign io_out_req_valid = ~_GEN & (vmEnable ? _tlbExec_io_out_valid : io_in_req_valid);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23, :107:57, :128:19, :131:22, :141:23, :157:{26,39}, :159:24
  assign io_out_req_bits_addr =
    vmEnable ? _tlbExec_io_out_bits_addr : io_in_req_bits_addr[31:0];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23, :107:57, :128:19, :133:{26,48}, :141:23
  assign io_out_req_bits_user =
    vmEnable ? _tlbExec_io_out_bits_user : io_in_req_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23, :107:57, :128:19, :138:32, :141:23
  assign io_out_resp_ready = io_in_resp_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
  assign io_ipf = _GEN_0 & _tlbExec_io_ipf;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23, :99:10, :162:{38,56}, :167:14
endmodule

module CacheStage1(	// src/main/scala/nutcore/mem/Cache.scala:126:14
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:126:14
                reset,	// src/main/scala/nutcore/mem/Cache.scala:126:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [31:0] io_in_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [86:0] io_in_bits_user,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [31:0] io_out_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [86:0] io_out_bits_req_user,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_metaReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_metaReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [6:0]  io_metaReadBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_dataReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_dataReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [9:0]  io_dataReadBus_req_bits_setIdx	// src/main/scala/nutcore/mem/Cache.scala:133:14
);

  wire readBusValid = io_in_valid & io_out_ready;	// src/main/scala/nutcore/mem/Cache.scala:139:34
  wire io_out_valid_0 = io_in_valid & io_metaReadBus_req_ready & io_dataReadBus_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:144:59
  assign io_in_ready =
    (~io_in_valid | io_out_ready & io_out_valid_0) & io_metaReadBus_req_ready
    & io_dataReadBus_req_ready;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:126:14, :144:59, :145:{19,32,76}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :144:59
  assign io_out_bits_req_addr = io_in_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_out_bits_req_user = io_in_bits_user;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_metaReadBus_req_valid = readBusValid;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :139:34
  assign io_metaReadBus_req_bits_setIdx = io_in_bits_addr[12:6];	// src/main/scala/nutcore/mem/Cache.scala:77:45, :126:14
  assign io_dataReadBus_req_valid = readBusValid;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :139:34
  assign io_dataReadBus_req_bits_setIdx = io_in_bits_addr[12:3];	// src/main/scala/nutcore/mem/Cache.scala:78:35, :126:14
endmodule

module CacheStage2(	// src/main/scala/nutcore/mem/Cache.scala:162:14
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:162:14
                reset,	// src/main/scala/nutcore/mem/Cache.scala:162:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [31:0] io_in_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_in_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [7:0]  io_in_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_in_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [86:0] io_in_bits_req_user,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [31:0] io_out_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [7:0]  io_out_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [86:0] io_out_bits_req_user,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_datas_0_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_1_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_2_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_3_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_hit,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_mmio,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_isForwardData,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_forwardData_data_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_forwardData_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_0_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_1_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_2_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_3_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_dataReadResp_0_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_1_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_2_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_3_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [6:0]  io_metaWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaWriteBus_req_bits_data_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaWriteBus_req_bits_data_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_metaWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_dataWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [9:0]  io_dataWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_dataWriteBus_req_bits_data_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_dataWriteBus_req_bits_waymask	// src/main/scala/nutcore/mem/Cache.scala:171:14
);

  wire        io_out_bits_hit_0;	// src/main/scala/nutcore/mem/Cache.scala:211:34
  wire        isForwardMeta =
    io_in_valid & io_metaWriteBus_req_valid
    & io_metaWriteBus_req_bits_setIdx == io_in_bits_req_addr[12:6];	// src/main/scala/nutcore/mem/Cache.scala:77:45, :176:{64,99}
  reg         isForwardMetaReg;	// src/main/scala/nutcore/mem/Cache.scala:177:33
  reg  [18:0] forwardMetaReg_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  reg         forwardMetaReg_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  reg  [3:0]  forwardMetaReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  wire        pickForwardMeta = isForwardMetaReg | isForwardMeta;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :177:33, :183:42
  wire [18:0] forwardMeta_data_tag =
    isForwardMeta ? io_metaWriteBus_req_bits_data_tag : forwardMetaReg_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire        forwardMeta_data_dirty =
    isForwardMeta ? io_metaWriteBus_req_bits_data_dirty : forwardMetaReg_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire [3:0]  forwardMeta_waymask =
    isForwardMeta ? io_metaWriteBus_req_bits_waymask : forwardMetaReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire        _metaWay_0_T = pickForwardMeta & forwardMeta_waymask[0];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_0_tag = _metaWay_0_T ? forwardMeta_data_tag : io_metaReadResp_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_0_valid = _metaWay_0_T | io_metaReadResp_0_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_1_T = pickForwardMeta & forwardMeta_waymask[1];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_1_tag = _metaWay_1_T ? forwardMeta_data_tag : io_metaReadResp_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_1_valid = _metaWay_1_T | io_metaReadResp_1_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_2_T = pickForwardMeta & forwardMeta_waymask[2];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_2_tag = _metaWay_2_T ? forwardMeta_data_tag : io_metaReadResp_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_2_valid = _metaWay_2_T | io_metaReadResp_2_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_3_T = pickForwardMeta & forwardMeta_waymask[3];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_3_tag = _metaWay_3_T ? forwardMeta_data_tag : io_metaReadResp_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_3_valid = _metaWay_3_T | io_metaReadResp_3_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire [3:0]  hitVec =
    {metaWay_3_valid & metaWay_3_tag == io_in_bits_req_addr[31:13] & io_in_valid,
     metaWay_2_valid & metaWay_2_tag == io_in_bits_req_addr[31:13] & io_in_valid,
     metaWay_1_valid & metaWay_1_tag == io_in_bits_req_addr[31:13] & io_in_valid,
     metaWay_0_valid & metaWay_0_tag == io_in_bits_req_addr[31:13] & io_in_valid};	// src/main/scala/nutcore/mem/Cache.scala:174:31, :187:22, :190:{59,73,90}
  reg  [63:0] victimWaymask_lfsr;	// src/main/scala/utils/LFSR64.scala:25:23
  wire [3:0]  waymask =
    io_out_bits_hit_0
      ? hitVec
      : (|{~metaWay_3_valid, ~metaWay_2_valid, ~metaWay_1_valid, ~metaWay_0_valid})
          ? (metaWay_3_valid
               ? {1'h0,
                  (|{~metaWay_3_valid, ~metaWay_2_valid})
                    ? 3'h4
                    : {1'h0,
                       (|{~metaWay_3_valid, ~metaWay_2_valid, ~metaWay_1_valid})
                         ? 2'h2
                         : 2'h1}}
               : 4'h8)
          : 4'h1 << victimWaymask_lfsr[1:0];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :187:22, :190:90, :191:{42,53}, :193:{45,56}, :194:34, :195:{33,45}, :196:{8,20}, :197:{8,20}, :200:{20,49}, :211:34, src/main/scala/utils/LFSR64.scala:25:23
  `ifndef SYNTHESIS	// src/main/scala/nutcore/mem/Cache.scala:208:9
    always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:208:9
      automatic logic [2:0] _GEN =
        {1'h0, {1'h0, waymask[0]} + {1'h0, waymask[1]}}
        + {1'h0, {1'h0, waymask[2]} + {1'h0, waymask[3]}};	// src/main/scala/nutcore/mem/Cache.scala:177:33, :200:20, :201:16, :208:35
      if (~reset & io_in_valid & (|(_GEN[2:1]))) begin	// src/main/scala/nutcore/mem/Cache.scala:208:{9,35,45}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:208:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:208 assert(!(io.in.valid && PopCount(waymask) > 1.U))\n");	// src/main/scala/nutcore/mem/Cache.scala:208:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:208:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:208:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_out_bits_hit_0 = io_in_valid & (|hitVec);	// src/main/scala/nutcore/mem/Cache.scala:190:90, :211:{34,44}
  wire        isForwardData =
    io_in_valid & io_dataWriteBus_req_valid
    & io_dataWriteBus_req_bits_setIdx == io_in_bits_req_addr[12:3];	// src/main/scala/nutcore/mem/Cache.scala:78:35, :216:35, :217:30
  reg         isForwardDataReg;	// src/main/scala/nutcore/mem/Cache.scala:219:33
  reg  [63:0] forwardDataReg_data_data;	// src/main/scala/nutcore/mem/Cache.scala:222:33
  reg  [3:0]  forwardDataReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:222:33
  wire        io_in_ready_0 = ~io_in_valid | io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:179:23, :228:31
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      isForwardMetaReg <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:177:33
      victimWaymask_lfsr <= 64'h1234567887654321;	// src/main/scala/utils/LFSR64.scala:25:23
      isForwardDataReg <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:177:33, :219:33
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      automatic logic _GEN_0 = io_in_ready_0 & io_in_valid | ~io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:179:{20,23}, :228:31
      isForwardMetaReg <= ~_GEN_0 & (isForwardMeta | isForwardMetaReg);	// src/main/scala/nutcore/mem/Cache.scala:176:64, :177:33, :178:{24,43}, :179:{20,37,56}
      if (victimWaymask_lfsr == 64'h0)	// src/main/scala/utils/LFSR64.scala:25:23, :28:24
        victimWaymask_lfsr <= 64'h1;	// src/main/scala/utils/LFSR64.scala:25:23, :28:18
      else	// src/main/scala/utils/LFSR64.scala:28:24
        victimWaymask_lfsr <=
          {victimWaymask_lfsr[0] ^ victimWaymask_lfsr[1] ^ victimWaymask_lfsr[3]
             ^ victimWaymask_lfsr[4],
           victimWaymask_lfsr[63:1]};	// src/main/scala/utils/LFSR64.scala:25:23, :26:{19,29,39,43,49}, :28:{41,51}
      isForwardDataReg <= ~_GEN_0 & (isForwardData | isForwardDataReg);	// src/main/scala/nutcore/mem/Cache.scala:178:24, :179:{20,37,56}, :216:35, :219:33, :220:{24,43}, :221:{37,56}
    end
    if (isForwardMeta) begin	// src/main/scala/nutcore/mem/Cache.scala:176:64
      forwardMetaReg_data_tag <= io_metaWriteBus_req_bits_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:180:33
      forwardMetaReg_data_dirty <= io_metaWriteBus_req_bits_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:180:33
      forwardMetaReg_waymask <= io_metaWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:180:33
    end
    if (isForwardData) begin	// src/main/scala/nutcore/mem/Cache.scala:216:35
      forwardDataReg_data_data <= io_dataWriteBus_req_bits_data_data;	// src/main/scala/nutcore/mem/Cache.scala:222:33
      forwardDataReg_waymask <= io_dataWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:222:33
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:162:14
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:162:14
        end	// src/main/scala/nutcore/mem/Cache.scala:162:14
        isForwardMetaReg = _RANDOM[3'h0][0];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33
        forwardMetaReg_data_tag = _RANDOM[3'h0][26:8];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        forwardMetaReg_data_dirty = _RANDOM[3'h0][28];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        forwardMetaReg_waymask = {_RANDOM[3'h0][31:29], _RANDOM[3'h1][0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        victimWaymask_lfsr = {_RANDOM[3'h1][31:1], _RANDOM[3'h2], _RANDOM[3'h3][0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :180:33, src/main/scala/utils/LFSR64.scala:25:23
        isForwardDataReg = _RANDOM[3'h3][1];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :219:33, src/main/scala/utils/LFSR64.scala:25:23
        forwardDataReg_data_data =
          {_RANDOM[3'h3][31:12], _RANDOM[3'h4], _RANDOM[3'h5][11:0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :222:33, src/main/scala/utils/LFSR64.scala:25:23
        forwardDataReg_waymask = _RANDOM[3'h5][15:12];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :222:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :228:31
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_addr = io_in_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_cmd = io_in_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_wmask = io_in_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_wdata = io_in_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_user = io_in_bits_req_user;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_metas_0_tag = metaWay_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_0_dirty =
    _metaWay_0_T ? forwardMeta_data_dirty : io_metaReadResp_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_1_tag = metaWay_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_1_dirty =
    _metaWay_1_T ? forwardMeta_data_dirty : io_metaReadResp_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_2_tag = metaWay_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_2_dirty =
    _metaWay_2_T ? forwardMeta_data_dirty : io_metaReadResp_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_3_tag = metaWay_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_3_dirty =
    _metaWay_3_T ? forwardMeta_data_dirty : io_metaReadResp_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_datas_0_data = io_dataReadResp_0_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_1_data = io_dataReadResp_1_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_2_data = io_dataReadResp_2_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_3_data = io_dataReadResp_3_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_hit = io_out_bits_hit_0;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :211:34
  assign io_out_bits_waymask = waymask;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :200:20
  assign io_out_bits_mmio =
    {io_in_bits_req_addr[31:30], ~(io_in_bits_req_addr[29:28])} == 4'h0
    | {io_in_bits_req_addr[31], ~(io_in_bits_req_addr[30])} == 2'h0;	// src/main/scala/nutcore/NutCore.scala:86:{11,24,44}, :87:15, src/main/scala/nutcore/mem/Cache.scala:162:14, :191:42, :194:34
  assign io_out_bits_isForwardData = isForwardDataReg | isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :219:33, :223:49
  assign io_out_bits_forwardData_data_data =
    isForwardData ? io_dataWriteBus_req_bits_data_data : forwardDataReg_data_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :222:33, :224:33
  assign io_out_bits_forwardData_waymask =
    isForwardData ? io_dataWriteBus_req_bits_waymask : forwardDataReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :222:33, :224:33
endmodule

module Arbiter2_SRAMBundleAW(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [6:0]  io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_0_bits_data_tag,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_data_dirty,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [6:0]  io_in_1_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_1_bits_data_tag,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_data_dirty,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [6:0]  io_out_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [18:0] io_out_bits_data_tag,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_data_dirty,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_waymask	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_data_tag =
    io_in_0_valid ? io_in_0_bits_data_tag : io_in_1_bits_data_tag;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_data_dirty =
    io_in_0_valid ? io_in_0_bits_data_dirty : io_in_1_bits_data_dirty;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_waymask =
    io_in_0_valid ? io_in_0_bits_waymask : io_in_1_bits_waymask;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

module Arbiter2_SRAMBundleAW_1(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [9:0]  io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [63:0] io_in_0_bits_data_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [9:0]  io_in_1_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [63:0] io_in_1_bits_data_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [9:0]  io_out_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [63:0] io_out_bits_data_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_waymask	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_data_data =
    io_in_0_valid ? io_in_0_bits_data_data : io_in_1_bits_data_data;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_waymask =
    io_in_0_valid ? io_in_0_bits_waymask : io_in_1_bits_waymask;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

module CacheStage3(	// src/main/scala/nutcore/mem/Cache.scala:235:14
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:235:14
                reset,	// src/main/scala/nutcore/mem/Cache.scala:235:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [31:0] io_in_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [7:0]  io_in_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [86:0] io_in_bits_req_user,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_datas_0_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_1_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_2_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_3_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_hit,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_mmio,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_isForwardData,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_forwardData_data_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_forwardData_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_out_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_out_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [86:0] io_out_bits_user,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_isFinish,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_flush,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [9:0]  io_dataReadBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_dataReadBus_resp_data_0_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_1_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_2_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_3_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [9:0]  io_dataWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_dataWriteBus_req_bits_data_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_dataWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_metaWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [6:0]  io_metaWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [18:0] io_metaWriteBus_req_bits_data_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_metaWriteBus_req_bits_data_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_metaWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mem_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_mem_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [31:0] io_mem_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mem_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_mem_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mmio_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_mmio_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mmio_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_mmio_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataReadRespToL1	// src/main/scala/nutcore/mem/Cache.scala:252:14
);

  wire        io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:445:31
  wire        mmio = io_in_valid & io_in_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:259:26
  wire        hit = io_in_valid & io_in_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:260:25
  wire        miss = io_in_valid & ~io_in_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:261:{26,29}
  wire        hitReadBurst = hit & io_in_bits_req_cmd == 4'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :263:26
  wire [18:0] metaHitWriteBus_x8_tag =
    (io_in_bits_waymask[0] ? io_in_bits_metas_0_tag : 19'h0)
    | (io_in_bits_waymask[1] ? io_in_bits_metas_1_tag : 19'h0)
    | (io_in_bits_waymask[2] ? io_in_bits_metas_2_tag : 19'h0)
    | (io_in_bits_waymask[3] ? io_in_bits_metas_3_tag : 19'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36
  wire [63:0] dataRead =
    io_in_bits_isForwardData & io_in_bits_waymask == io_in_bits_forwardData_waymask
      ? io_in_bits_forwardData_data_data
      : (io_in_bits_waymask[0] ? io_in_bits_datas_0_data : 64'h0)
        | (io_in_bits_waymask[1] ? io_in_bits_datas_1_data : 64'h0)
        | (io_in_bits_waymask[2] ? io_in_bits_datas_2_data : 64'h0)
        | (io_in_bits_waymask[3] ? io_in_bits_datas_3_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/Cache.scala:273:{49,71}, :275:21, :276:21
  reg  [2:0]  writeL2BeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        _io_isFinish_T_10 = io_out_ready & io_out_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:445:31
  wire        _dataHitWriteBus_x3_T = io_in_bits_req_cmd == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :279:32
  wire        _dataHitWriteBus_x3_T_1 = io_in_bits_req_cmd == 4'h7;	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/nutcore/mem/Cache.scala:235:14
  wire        hitWrite = hit & io_in_bits_req_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:260:25, :283:22
  wire        metaHitWriteBus_x5 =
    hitWrite
    & ~(io_in_bits_waymask[0] & io_in_bits_metas_0_dirty | io_in_bits_waymask[1]
        & io_in_bits_metas_1_dirty | io_in_bits_waymask[2] & io_in_bits_metas_2_dirty
        | io_in_bits_waymask[3] & io_in_bits_metas_3_dirty);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/Cache.scala:283:22, :289:{22,25}
  reg  [3:0]  state;	// src/main/scala/nutcore/mem/Cache.scala:294:22
  reg         needFlush;	// src/main/scala/nutcore/mem/Cache.scala:295:26
  reg  [2:0]  readBeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  writeBeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]  state2;	// src/main/scala/nutcore/mem/Cache.scala:304:23
  wire        _io_mem_req_valid_T_1 = state == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :306:39
  wire        _io_dataReadRespToL1_T_2 = state == 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :306:66
  wire        _GEN = state2 == 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23, :306:92
  wire        io_dataReadBus_req_valid_0 =
    (_io_mem_req_valid_T_1 | _io_dataReadRespToL1_T_2) & _GEN;	// src/main/scala/nutcore/mem/Cache.scala:306:{39,57,66,81,92}
  reg  [63:0] dataWay_0_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_1_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_2_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_3_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  wire        _io_mem_req_valid_T = state == 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :322:23
  wire [2:0]  cmd = _io_mem_req_valid_T ? 3'h2 : {&writeBeatCnt_value, 2'h3};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:322:{16,23}, :323:{8,29}
  wire        _io_dataReadRespToL1_T_3 = state2 == 2'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:304:23, :329:89
  wire        io_mem_req_valid_0 =
    _io_mem_req_valid_T | _io_mem_req_valid_T_1 & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:306:39, :322:23, :329:{48,78,89}
  wire        io_mmio_req_valid_0 = state == 4'h5;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :334:31
  reg         afterFirstRead;	// src/main/scala/nutcore/mem/Cache.scala:336:31
  reg         alreadyOutFire;	// src/main/scala/nutcore/mem/Cache.scala:337:33
  wire        _io_out_valid_T_8 = state == 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :338:68
  reg  [63:0] inRdataRegDemand;	// src/main/scala/nutcore/mem/Cache.scala:339:35
  wire        io_cohResp_valid = _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:306:66, :329:89, :344:46
  reg  [2:0]  respToL1Last_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        dataRefillWriteBus_x9 = _io_out_valid_T_8 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:338:68, :404:39
  wire        metaRefillWriteBus_req_valid =
    _io_out_valid_T_8 & io_mem_resp_valid & io_mem_resp_bits_cmd == 4'h6;	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/nutcore/mem/Cache.scala:235:14, :338:68, :412:59
  wire        _io_isFinish_T_9 = state == 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :446:48
  assign io_out_valid_0 =
    io_in_valid
    & (hit
       | (io_in_bits_req_cmd[0] | mmio
            ? _io_isFinish_T_9
            : afterFirstRead & ~alreadyOutFire));	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:259:26, :260:25, :336:31, :337:33, :445:31, :446:48, :447:{28,45,60,107,110}
  `ifndef SYNTHESIS	// src/main/scala/nutcore/mem/Cache.scala:265:9
    always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9
      if (~reset & mmio & hit) begin	// src/main/scala/nutcore/mem/Cache.scala:259:26, :260:25, :265:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:265:9
          $fwrite(32'h80000002, "Assertion failed: MMIO request should not hit in cache\n    at Cache.scala:265 assert(!(mmio && hit), \"MMIO request should not hit in cache\")\n");	// src/main/scala/nutcore/mem/Cache.scala:265:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:265:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:265:9
      end
      if (~reset & metaHitWriteBus_x5 & metaRefillWriteBus_req_valid) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9, :289:22, :412:59, :461:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:461:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:461 assert(!(metaHitWriteBus.req.valid && metaRefillWriteBus.req.valid))\n");	// src/main/scala/nutcore/mem/Cache.scala:461:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:461:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:461:9
      end
      if (~reset & hitWrite & dataRefillWriteBus_x9) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9, :283:22, :404:39, :462:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:462:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:462 assert(!(dataHitWriteBus.req.valid && dataRefillWriteBus.req.valid))\n");	// src/main/scala/nutcore/mem/Cache.scala:462:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:462:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:462:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      writeL2BeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
      needFlush <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:261:29, :295:26
      readBeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      writeBeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      state2 <= 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23
      afterFirstRead <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:261:29, :336:31
      alreadyOutFire <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:261:29, :337:33
      respToL1Last_c_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _respToL1Fire_T;	// src/main/scala/nutcore/mem/Cache.scala:350:35
      automatic logic _respToL1Last_T_6;	// src/main/scala/nutcore/mem/Cache.scala:351:112
      automatic logic _GEN_1;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_2;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_3;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_4;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_5;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_6;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
      automatic logic _GEN_7;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18
      automatic logic _GEN_8;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      _GEN_0 = io_mem_req_ready & io_mem_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:329:48
      _respToL1Fire_T = hitReadBurst & io_out_ready;	// src/main/scala/nutcore/mem/Cache.scala:263:26, :350:35
      _respToL1Last_T_6 =
        (~(|state) | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3) & hitReadBurst
        & io_out_ready;	// src/main/scala/nutcore/mem/Cache.scala:263:26, :294:22, :297:28, :306:66, :329:89, :343:31, :351:{48,71,112}
      _GEN_1 = state == 4'h5;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_2 = state == 4'h6;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_3 = state == 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_4 = state == 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_5 = state == 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_6 = _GEN_5 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
      _GEN_7 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18
      _GEN_8 = state == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      if (~(|state) | _GEN_7
          | ~(_GEN_5 & io_mem_resp_valid & _dataHitWriteBus_x3_T)) begin	// src/main/scala/nutcore/mem/Cache.scala:279:{32,83}, :294:22, :297:28, :336:31, :353:18, :385:31, :388:{52,75}
        if (_io_isFinish_T_10 & (_dataHitWriteBus_x3_T | _dataHitWriteBus_x3_T_1))	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:279:{20,32,60}
          writeL2BeatCnt_value <= writeL2BeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      end
      else	// src/main/scala/nutcore/mem/Cache.scala:279:83, :353:18
        writeL2BeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      if (|state) begin	// src/main/scala/nutcore/mem/Cache.scala:294:22, :297:28
        automatic logic respToL1Fire;	// src/main/scala/nutcore/mem/Cache.scala:350:51
        respToL1Fire = _respToL1Fire_T & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:329:89, :350:{35,51}
        if (_GEN_1) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (io_mmio_req_ready & io_mmio_req_valid_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:334:31
            state <= 4'h6;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_2) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (io_mmio_resp_valid)	// src/main/scala/nutcore/mem/Cache.scala:252:14
            state <= 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_3) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (respToL1Fire & _respToL1Last_T_6 & (&respToL1Last_c_value))	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/nutcore/mem/Cache.scala:350:51, :351:112, :376:69
            state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_4) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_5) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (io_mem_resp_valid & io_mem_resp_bits_cmd == 4'h6)	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :385:31, :389:{44,52}
            state <= 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_8) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if ((&{cmd[2], cmd[0]}) & _GEN_0)	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, :78:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:322:16, :395:43
            state <= 4'h4;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (state == 4'h4) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
          if (io_mem_resp_valid)	// src/main/scala/nutcore/mem/Cache.scala:252:14
            state <= 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (state == 4'h7 & (_io_isFinish_T_10 | needFlush | alreadyOutFire))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :295:26, :337:33, :353:18, :399:{55,74,82}
          state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        if (~(_GEN_1 | _GEN_2)) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:353:18
          if (_GEN_3) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
            if (io_cohResp_valid | respToL1Fire)	// src/main/scala/nutcore/mem/Cache.scala:344:46, :350:51, :375:29
              readBeatCnt_value <= readBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
          end
          else if (_GEN_4) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
            if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
              readBeatCnt_value <= io_in_bits_req_addr[5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31
          end
          else if (_GEN_6)	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
            readBeatCnt_value <= readBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
        end
      end
      else if (_respToL1Fire_T) begin	// src/main/scala/nutcore/mem/Cache.scala:350:35
        state <= 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        readBeatCnt_value <=
          (&(io_in_bits_req_addr[5:3])) ? 3'h0 : io_in_bits_req_addr[5:3] + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :322:23, :365:{33,49,93}
      end
      else if ((miss | mmio) & ~io_flush)	// src/main/scala/nutcore/mem/Cache.scala:259:26, :261:26, :366:{26,35,38}
        state <= {1'h0, mmio, 2'h1};	// src/main/scala/nutcore/mem/Cache.scala:259:26, :261:29, :294:22, :308:60, :367:21
      needFlush <= ~(_io_isFinish_T_10 & needFlush) & (io_flush & (|state) | needFlush);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:294:22, :295:26, :297:{18,28,41,53}, :298:{21,35,47}
      if (~(|state) | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
          | ~(_GEN_8 & _GEN_0)) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:15, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:294:22, :297:28, :353:18, :394:30
      end
      else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:353:18
        writeBeatCnt_value <= writeBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      if (_GEN) begin	// src/main/scala/nutcore/mem/Cache.scala:306:92
        if (io_dataReadBus_req_ready & io_dataReadBus_req_valid_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:306:81
          state2 <= 2'h1;	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60
      end
      else if (state2 == 2'h1)	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60, :311:19
        state2 <= 2'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:304:23
      else if (state2 == 2'h2 & (_GEN_0 | io_cohResp_valid | hitReadBurst & io_out_ready))	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:263:26, :304:23, :311:19, :314:{63,79,96,105}, :344:46
        state2 <= 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23
      afterFirstRead <= (|state) & (~_GEN_7 & _GEN_6 | afterFirstRead);	// src/main/scala/nutcore/mem/Cache.scala:294:22, :297:28, :336:31, :353:18, :355:22, :385:31, :386:24
      alreadyOutFire <= (|state) & (_io_isFinish_T_10 | alreadyOutFire);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:294:22, :297:28, :337:33, :353:18, :356:22
      if (_respToL1Last_T_6)	// src/main/scala/nutcore/mem/Cache.scala:351:112
        respToL1Last_c_value <= respToL1Last_c_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
    end
    if (state2 == 2'h1) begin	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60
      dataWay_0_data <= io_dataReadBus_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_1_data <= io_dataReadBus_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_2_data <= io_dataReadBus_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_3_data <= io_dataReadBus_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
    end
    if (mmio ? state == 4'h6 : ~afterFirstRead & io_mem_resp_valid & _io_out_valid_T_8)	// src/main/scala/nutcore/mem/Cache.scala:235:14, :259:26, :294:22, :336:31, :338:{22,58,68}, :340:{39,52}
      inRdataRegDemand <= mmio ? io_mmio_resp_bits_rdata : io_mem_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:259:26, :339:{35,39}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      automatic logic [31:0] _RANDOM[0:10];	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:235:14
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:235:14
        end	// src/main/scala/nutcore/mem/Cache.scala:235:14
        writeL2BeatCnt_value = _RANDOM[4'h0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        state = _RANDOM[4'h0][6:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        needFlush = _RANDOM[4'h0][7];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :295:26
        readBeatCnt_value = _RANDOM[4'h0][10:8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        writeBeatCnt_value = _RANDOM[4'h0][13:11];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        state2 = _RANDOM[4'h0][15:14];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :304:23
        dataWay_0_data = {_RANDOM[4'h0][31:16], _RANDOM[4'h1], _RANDOM[4'h2][15:0]};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_1_data = {_RANDOM[4'h2][31:16], _RANDOM[4'h3], _RANDOM[4'h4][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_2_data = {_RANDOM[4'h4][31:16], _RANDOM[4'h5], _RANDOM[4'h6][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_3_data = {_RANDOM[4'h6][31:16], _RANDOM[4'h7], _RANDOM[4'h8][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        afterFirstRead = _RANDOM[4'h8][16];	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :336:31
        alreadyOutFire = _RANDOM[4'h8][17];	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :337:33
        inRdataRegDemand = {_RANDOM[4'h8][31:18], _RANDOM[4'h9], _RANDOM[4'hA][17:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :339:35
        respToL1Last_c_value = _RANDOM[4'hA][23:21];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :339:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter2_SRAMBundleAW metaWriteArb (	// src/main/scala/nutcore/mem/Cache.scala:254:28
    .io_in_0_valid           (metaHitWriteBus_x5),	// src/main/scala/nutcore/mem/Cache.scala:289:22
    .io_in_0_bits_setIdx     (io_in_bits_req_addr[12:6]),	// src/main/scala/nutcore/mem/Cache.scala:77:45
    .io_in_0_bits_data_tag   (metaHitWriteBus_x8_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_0_bits_data_dirty (1'h0),	// src/main/scala/nutcore/mem/Cache.scala:261:29
    .io_in_0_bits_waymask    (io_in_bits_waymask),
    .io_in_1_valid           (metaRefillWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:412:59
    .io_in_1_bits_setIdx     (io_in_bits_req_addr[12:6]),	// src/main/scala/nutcore/mem/Cache.scala:77:45
    .io_in_1_bits_data_tag   (io_in_bits_req_addr[31:13]),	// src/main/scala/nutcore/mem/Cache.scala:258:31
    .io_in_1_bits_data_dirty (1'h0),	// src/main/scala/nutcore/mem/Cache.scala:261:29
    .io_in_1_bits_waymask    (io_in_bits_waymask),
    .io_out_valid            (io_metaWriteBus_req_valid),
    .io_out_bits_setIdx      (io_metaWriteBus_req_bits_setIdx),
    .io_out_bits_data_tag    (io_metaWriteBus_req_bits_data_tag),
    .io_out_bits_data_dirty  (io_metaWriteBus_req_bits_data_dirty),
    .io_out_bits_waymask     (io_metaWriteBus_req_bits_waymask)
  );
  Arbiter2_SRAMBundleAW_1 dataWriteArb (	// src/main/scala/nutcore/mem/Cache.scala:255:28
    .io_in_0_valid          (hitWrite),	// src/main/scala/nutcore/mem/Cache.scala:283:22
    .io_in_0_bits_setIdx
      ({io_in_bits_req_addr[12:6],
        _dataHitWriteBus_x3_T | _dataHitWriteBus_x3_T_1
          ? writeL2BeatCnt_value
          : io_in_bits_req_addr[5:3]}),	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :279:32, :286:{35,51,88}
    .io_in_0_bits_data_data (dataRead),	// src/main/scala/nutcore/mem/Cache.scala:275:21
    .io_in_0_bits_waymask   (io_in_bits_waymask),
    .io_in_1_valid          (dataRefillWriteBus_x9),	// src/main/scala/nutcore/mem/Cache.scala:404:39
    .io_in_1_bits_setIdx    ({io_in_bits_req_addr[12:6], readBeatCnt_value}),	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :404:72
    .io_in_1_bits_data_data (io_mem_resp_bits_rdata),
    .io_in_1_bits_waymask   (io_in_bits_waymask),
    .io_out_valid           (io_dataWriteBus_req_valid),
    .io_out_bits_setIdx     (io_dataWriteBus_req_bits_setIdx),
    .io_out_bits_data_data  (io_dataWriteBus_req_bits_data_data),
    .io_out_bits_waymask    (io_dataWriteBus_req_bits_waymask)
  );
  assign io_in_ready = io_out_ready & ~(|state) & ~hitReadBurst & ~miss;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :261:26, :263:26, :294:22, :297:28, :343:31, :458:{55,70,73}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :445:31
  assign io_out_bits_cmd =
    {1'h0,
     io_in_bits_req_cmd[0] | io_in_bits_req_cmd[3]
       ? (io_in_bits_req_cmd[0] ? 3'h5 : 3'h0)
       : 3'h6};	// src/main/scala/bus/simplebus/SimpleBus.scala:73:33, :74:22, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :261:29, :347:54, :440:{21,27,79}
  assign io_out_bits_rdata = hit ? dataRead : inRdataRegDemand;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :275:21, :339:35, :439:29
  assign io_out_bits_user = io_in_bits_req_user;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_isFinish =
    hit | io_in_bits_req_cmd[0]
      ? _io_isFinish_T_10
      : _io_isFinish_T_9 & (_io_isFinish_T_10 | alreadyOutFire);	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :337:33, :446:48, :455:{8,13,68,84}
  assign io_dataReadBus_req_valid = io_dataReadBus_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :306:81
  assign io_dataReadBus_req_bits_setIdx =
    {io_in_bits_req_addr[12:6],
     _io_dataReadRespToL1_T_2 ? readBeatCnt_value : writeBeatCnt_value};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :258:31, :306:66, :307:{17,33}
  assign io_mem_req_valid = io_mem_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :329:48
  assign io_mem_req_bits_addr =
    _io_mem_req_valid_T
      ? {io_in_bits_req_addr[31:3], 3'h0}
      : {metaHitWriteBus_x8_tag, io_in_bits_req_addr[12:6], 6'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14, :258:31, :318:{35,44}, :321:18, :322:23, :324:35
  assign io_mem_req_bits_cmd = {1'h0, cmd};	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, src/main/scala/nutcore/mem/Cache.scala:235:14, :261:29, :322:16
  assign io_mem_req_bits_wdata =
    (io_in_bits_waymask[0] ? dataWay_0_data : 64'h0)
    | (io_in_bits_waymask[1] ? dataWay_1_data : 64'h0)
    | (io_in_bits_waymask[2] ? dataWay_2_data : 64'h0)
    | (io_in_bits_waymask[3] ? dataWay_3_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/Cache.scala:235:14, :276:21, :308:26
  assign io_mmio_req_valid = io_mmio_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :334:31
  assign io_mmio_req_bits_addr = io_in_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_mmio_req_bits_cmd = io_in_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_mmio_req_bits_wmask = io_in_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_mmio_req_bits_wdata = io_in_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_dataReadRespToL1 =
    hitReadBurst
    & (~(|state) & io_out_ready | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3);	// src/main/scala/nutcore/mem/Cache.scala:235:14, :263:26, :294:22, :297:28, :306:66, :329:89, :343:31, :459:{39,60,76,99}
endmodule

// VCS coverage exclude_file
module array_128x84(	// src/main/scala/utils/SRAMTemplate.scala:76:26
  input  [6:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [83:0] RW0_wdata,
  output [83:0] RW0_rdata,
  input  [3:0]  RW0_wmask
);

  reg [83:0] Memory[0:127];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg [6:0]  _RW0_raddr_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg        _RW0_ren_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg        _RW0_rmode_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  always @(posedge RW0_clk) begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[0] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h0 +: 21] <= RW0_wdata[20:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[1] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h15 +: 21] <= RW0_wdata[41:21];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[2] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h2A +: 21] <= RW0_wdata[62:42];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[3] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h3F +: 21] <= RW0_wdata[83:63];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
      reg [31:0] _RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `endif // RANDOMIZE_REG_INIT
    reg [95:0] _RANDOM_MEM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
          end	// src/main/scala/utils/SRAMTemplate.scala:76:26
          Memory[i[6:0]] = _RANDOM_MEM[83:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        end	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RANDOM = {`RANDOM};	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_raddr_d0 = _RANDOM[6:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_ren_d0 = _RANDOM[7];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_rmode_d0 = _RANDOM[8];	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 84'bx;	// src/main/scala/utils/SRAMTemplate.scala:76:26
endmodule

module SRAMTemplate_1(	// src/main/scala/utils/SRAMTemplate.scala:68:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:68:7
                reset,	// src/main/scala/utils/SRAMTemplate.scala:68:7
  output        io_r_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_r_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [6:0]  io_r_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [18:0] io_r_resp_data_0_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_0_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_0_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [18:0] io_r_resp_data_1_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_1_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_1_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [18:0] io_r_resp_data_2_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_2_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_2_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [18:0] io_r_resp_data_3_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_3_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_3_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [6:0]  io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [18:0] io_w_req_bits_data_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_w_req_bits_data_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:70:14
);

  wire [20:0] wdataword;	// src/main/scala/utils/SRAMTemplate.scala:92:22
  wire [6:0]  setIdx;	// src/main/scala/utils/SRAMTemplate.scala:91:19
  wire        realRen;	// src/main/scala/utils/SRAMTemplate.scala:89:38
  wire        wen;	// src/main/scala/utils/SRAMTemplate.scala:88:52
  wire [83:0] _array_ext_RW0_rdata;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg         _resetState;	// src/main/scala/utils/SRAMTemplate.scala:80:30
  reg  [6:0]  _resetSet;	// src/main/scala/chisel3/util/Counter.scala:61:40
  assign wen = io_w_req_valid | _resetState;	// src/main/scala/utils/SRAMTemplate.scala:80:30, :88:52
  assign realRen = io_r_req_valid & ~wen;	// src/main/scala/utils/SRAMTemplate.scala:88:52, :89:{38,41}
  assign setIdx = _resetState ? _resetSet : io_w_req_bits_setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/SRAMTemplate.scala:80:30, :91:19
  assign wdataword =
    _resetState ? 21'h0 : {io_w_req_bits_data_tag, 1'h1, io_w_req_bits_data_dirty};	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30, :92:{22,47,78}
  always @(posedge clock) begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
    if (reset) begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      _resetState <= 1'h1;	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
      _resetSet <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      _resetState <= ~(_resetState & (&_resetSet)) & _resetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/utils/SRAMTemplate.scala:80:30, :82:{24,38}
      if (_resetState)	// src/main/scala/utils/SRAMTemplate.scala:80:30
        _resetSet <= _resetSet + 7'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:68:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:68:7
        _resetState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
        _resetSet = _RANDOM[/*Zero width*/ 1'b0][7:1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  array_128x84 array_ext (	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_addr  (wen ? setIdx : io_r_req_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :88:52, :91:19
    .RW0_en    (realRen | wen),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :88:52, :89:38
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/utils/SRAMTemplate.scala:88:52
    .RW0_wdata ({4{wdataword}}),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :92:22
    .RW0_rdata (_array_ext_RW0_rdata),
    .RW0_wmask (_resetState ? 4'hF : io_w_req_bits_waymask)	// src/main/scala/utils/SRAMTemplate.scala:80:30, :93:{20,37}
  );
  assign io_r_req_ready = ~_resetState & ~wen;	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30, :88:52, :89:41, :101:{21,33}
  assign io_r_resp_data_0_tag = _array_ext_RW0_rdata[20:2];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_0_valid = _array_ext_RW0_rdata[1];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_0_dirty = _array_ext_RW0_rdata[0];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_1_tag = _array_ext_RW0_rdata[41:23];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_1_valid = _array_ext_RW0_rdata[22];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_1_dirty = _array_ext_RW0_rdata[21];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_2_tag = _array_ext_RW0_rdata[62:44];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_2_valid = _array_ext_RW0_rdata[43];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_2_dirty = _array_ext_RW0_rdata[42];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_3_tag = _array_ext_RW0_rdata[83:65];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_3_valid = _array_ext_RW0_rdata[64];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_3_dirty = _array_ext_RW0_rdata[63];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
endmodule

module Arbiter1_SRAMBundleA(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output       io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input        io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [6:0] io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input        io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output       io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [6:0] io_out_bits_setIdx	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_out_valid = io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_out_bits_setIdx = io_in_0_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
endmodule

module SRAMTemplateWithArbiter(	// src/main/scala/utils/SRAMTemplate.scala:114:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:114:7
                reset,	// src/main/scala/utils/SRAMTemplate.scala:114:7
  output        io_r_0_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_r_0_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [6:0]  io_r_0_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [18:0] io_r_0_resp_data_0_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_0_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_0_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [18:0] io_r_0_resp_data_1_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_1_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_1_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [18:0] io_r_0_resp_data_2_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_2_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_2_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [18:0] io_r_0_resp_data_3_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_3_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_3_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [6:0]  io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [18:0] io_w_req_bits_data_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_w_req_bits_data_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:116:14
);

  wire        _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _readArb_io_out_valid;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire [6:0]  _readArb_io_out_bits_setIdx;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _ram_io_r_req_ready;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [18:0] _ram_io_r_resp_data_0_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_0_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_0_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [18:0] _ram_io_r_resp_data_1_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_1_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_1_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [18:0] _ram_io_r_resp_data_2_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_2_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_2_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [18:0] _ram_io_r_resp_data_3_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_3_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_3_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  reg         REG;	// src/main/scala/utils/SRAMTemplate.scala:130:58
  reg  [18:0] r_0_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_0_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_0_dirty;	// src/main/scala/utils/Hold.scala:23:65
  reg  [18:0] r_1_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_1_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_1_dirty;	// src/main/scala/utils/Hold.scala:23:65
  reg  [18:0] r_2_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_2_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_2_dirty;	// src/main/scala/utils/Hold.scala:23:65
  reg  [18:0] r_3_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_3_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_3_dirty;	// src/main/scala/utils/Hold.scala:23:65
  always @(posedge clock) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
    REG <= _readArb_io_in_0_ready & io_r_0_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/SRAMTemplate.scala:124:23, :130:58
    if (reset) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      r_0_tag <= 19'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_0_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_0_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_tag <= 19'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_tag <= 19'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_tag <= 19'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
    end
    else if (REG) begin	// src/main/scala/utils/SRAMTemplate.scala:130:58
      r_0_tag <= _ram_io_r_resp_data_0_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_0_valid <= _ram_io_r_resp_data_0_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_0_dirty <= _ram_io_r_resp_data_0_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_1_tag <= _ram_io_r_resp_data_1_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_1_valid <= _ram_io_r_resp_data_1_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_1_dirty <= _ram_io_r_resp_data_1_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_2_tag <= _ram_io_r_resp_data_2_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_2_valid <= _ram_io_r_resp_data_2_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_2_dirty <= _ram_io_r_resp_data_2_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_3_tag <= _ram_io_r_resp_data_3_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_3_valid <= _ram_io_r_resp_data_3_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_3_dirty <= _ram_io_r_resp_data_3_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:114:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:114:7
        end	// src/main/scala/utils/SRAMTemplate.scala:114:7
        REG = _RANDOM[2'h0][0];	// src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_tag = _RANDOM[2'h0][19:1];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_valid = _RANDOM[2'h0][20];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_dirty = _RANDOM[2'h0][21];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_tag = {_RANDOM[2'h0][31:22], _RANDOM[2'h1][8:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_valid = _RANDOM[2'h1][9];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_dirty = _RANDOM[2'h1][10];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_tag = _RANDOM[2'h1][29:11];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_valid = _RANDOM[2'h1][30];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_dirty = _RANDOM[2'h1][31];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_tag = _RANDOM[2'h2][18:0];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_valid = _RANDOM[2'h2][19];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_dirty = _RANDOM[2'h2][20];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_1 ram (	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .clock                    (clock),
    .reset                    (reset),
    .io_r_req_ready           (_ram_io_r_req_ready),
    .io_r_req_valid           (_readArb_io_out_valid),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_req_bits_setIdx     (_readArb_io_out_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_resp_data_0_tag     (_ram_io_r_resp_data_0_tag),
    .io_r_resp_data_0_valid   (_ram_io_r_resp_data_0_valid),
    .io_r_resp_data_0_dirty   (_ram_io_r_resp_data_0_dirty),
    .io_r_resp_data_1_tag     (_ram_io_r_resp_data_1_tag),
    .io_r_resp_data_1_valid   (_ram_io_r_resp_data_1_valid),
    .io_r_resp_data_1_dirty   (_ram_io_r_resp_data_1_dirty),
    .io_r_resp_data_2_tag     (_ram_io_r_resp_data_2_tag),
    .io_r_resp_data_2_valid   (_ram_io_r_resp_data_2_valid),
    .io_r_resp_data_2_dirty   (_ram_io_r_resp_data_2_dirty),
    .io_r_resp_data_3_tag     (_ram_io_r_resp_data_3_tag),
    .io_r_resp_data_3_valid   (_ram_io_r_resp_data_3_valid),
    .io_r_resp_data_3_dirty   (_ram_io_r_resp_data_3_dirty),
    .io_w_req_valid           (io_w_req_valid),
    .io_w_req_bits_setIdx     (io_w_req_bits_setIdx),
    .io_w_req_bits_data_tag   (io_w_req_bits_data_tag),
    .io_w_req_bits_data_dirty (io_w_req_bits_data_dirty),
    .io_w_req_bits_waymask    (io_w_req_bits_waymask)
  );
  Arbiter1_SRAMBundleA readArb (	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_in_0_ready       (_readArb_io_in_0_ready),
    .io_in_0_valid       (io_r_0_req_valid),
    .io_in_0_bits_setIdx (io_r_0_req_bits_setIdx),
    .io_out_ready        (_ram_io_r_req_ready),	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .io_out_valid        (_readArb_io_out_valid),
    .io_out_bits_setIdx  (_readArb_io_out_bits_setIdx)
  );
  assign io_r_0_req_ready = _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:114:7, :124:23
  assign io_r_0_resp_data_0_tag = REG ? _ram_io_r_resp_data_0_tag : r_0_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_0_valid = REG ? _ram_io_r_resp_data_0_valid : r_0_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_0_dirty = REG ? _ram_io_r_resp_data_0_dirty : r_0_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_tag = REG ? _ram_io_r_resp_data_1_tag : r_1_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_valid = REG ? _ram_io_r_resp_data_1_valid : r_1_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_dirty = REG ? _ram_io_r_resp_data_1_dirty : r_1_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_tag = REG ? _ram_io_r_resp_data_2_tag : r_2_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_valid = REG ? _ram_io_r_resp_data_2_valid : r_2_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_dirty = REG ? _ram_io_r_resp_data_2_dirty : r_2_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_tag = REG ? _ram_io_r_resp_data_3_tag : r_3_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_valid = REG ? _ram_io_r_resp_data_3_valid : r_3_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_dirty = REG ? _ram_io_r_resp_data_3_dirty : r_3_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
endmodule

// VCS coverage exclude_file
module array_1024x256(	// src/main/scala/utils/SRAMTemplate.scala:76:26
  input  [9:0]   RW0_addr,
  input          RW0_en,
                 RW0_clk,
                 RW0_wmode,
  input  [255:0] RW0_wdata,
  output [255:0] RW0_rdata,
  input  [3:0]   RW0_wmask
);

  reg [255:0] Memory[0:1023];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg [9:0]   _RW0_raddr_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg         _RW0_ren_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg         _RW0_rmode_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  always @(posedge RW0_clk) begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[0] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h0 +: 64] <= RW0_wdata[63:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[1] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h40 +: 64] <= RW0_wdata[127:64];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[2] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h80 +: 64] <= RW0_wdata[191:128];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[3] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'hC0 +: 64] <= RW0_wdata[255:192];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
      reg [31:0] _RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `endif // RANDOMIZE_REG_INIT
    reg [255:0] _RANDOM_MEM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        for (logic [10:0] i = 11'h0; i < 11'h400; i += 11'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
          end	// src/main/scala/utils/SRAMTemplate.scala:76:26
          Memory[i[9:0]] = _RANDOM_MEM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
        end	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RANDOM = {`RANDOM};	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_raddr_d0 = _RANDOM[9:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_ren_d0 = _RANDOM[10];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_rmode_d0 = _RANDOM[11];	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 256'bx;	// src/main/scala/utils/SRAMTemplate.scala:76:26
endmodule

module SRAMTemplate_2(	// src/main/scala/utils/SRAMTemplate.scala:68:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:68:7
  output        io_r_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_r_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [9:0]  io_r_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [63:0] io_r_resp_data_0_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_1_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_2_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_3_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [9:0]  io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [63:0] io_w_req_bits_data_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:70:14
);

  wire         realRen;	// src/main/scala/utils/SRAMTemplate.scala:89:38
  wire [255:0] _array_ext_RW0_rdata;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  assign realRen = io_r_req_valid & ~io_w_req_valid;	// src/main/scala/utils/SRAMTemplate.scala:89:{38,41}
  array_1024x256 array_ext (	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_addr  (io_w_req_valid ? io_w_req_bits_setIdx : io_r_req_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_en    (realRen | io_w_req_valid),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :89:38
    .RW0_clk   (clock),
    .RW0_wmode (io_w_req_valid),
    .RW0_wdata ({4{io_w_req_bits_data_data}}),	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_rdata (_array_ext_RW0_rdata),
    .RW0_wmask (io_w_req_bits_waymask)
  );
  assign io_r_req_ready = ~io_w_req_valid;	// src/main/scala/utils/SRAMTemplate.scala:68:7, :89:41
  assign io_r_resp_data_0_data = _array_ext_RW0_rdata[63:0];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
  assign io_r_resp_data_1_data = _array_ext_RW0_rdata[127:64];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
  assign io_r_resp_data_2_data = _array_ext_RW0_rdata[191:128];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
  assign io_r_resp_data_3_data = _array_ext_RW0_rdata[255:192];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
endmodule

module Arbiter2_SRAMBundleA(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output       io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input        io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [9:0] io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output       io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input        io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [9:0] io_in_1_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input        io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output       io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [9:0] io_out_bits_setIdx	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

module SRAMTemplateWithArbiter_1(	// src/main/scala/utils/SRAMTemplate.scala:114:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:114:7
                reset,	// src/main/scala/utils/SRAMTemplate.scala:114:7
  output        io_r_0_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_r_0_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [9:0]  io_r_0_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [63:0] io_r_0_resp_data_0_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_1_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_2_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_3_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_1_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_r_1_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [9:0]  io_r_1_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [63:0] io_r_1_resp_data_0_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_1_resp_data_1_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_1_resp_data_2_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_1_resp_data_3_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [9:0]  io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [63:0] io_w_req_bits_data_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:116:14
);

  wire        _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _readArb_io_in_1_ready;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _readArb_io_out_valid;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire [9:0]  _readArb_io_out_bits_setIdx;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _ram_io_r_req_ready;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_0_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_1_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_2_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_3_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  reg         REG;	// src/main/scala/utils/SRAMTemplate.scala:130:58
  reg  [63:0] r_0_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_2_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_3_data;	// src/main/scala/utils/Hold.scala:23:65
  reg         REG_1;	// src/main/scala/utils/SRAMTemplate.scala:130:58
  reg  [63:0] r_1_0_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_1_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_2_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_3_data;	// src/main/scala/utils/Hold.scala:23:65
  always @(posedge clock) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
    REG <= _readArb_io_in_0_ready & io_r_0_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/SRAMTemplate.scala:124:23, :130:58
    REG_1 <= _readArb_io_in_1_ready & io_r_1_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/SRAMTemplate.scala:124:23, :130:58
    if (reset) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      r_0_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_0_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_1_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_2_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_3_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
    end
    else begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      if (REG) begin	// src/main/scala/utils/SRAMTemplate.scala:130:58
        r_0_data <= _ram_io_r_resp_data_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_data <= _ram_io_r_resp_data_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_2_data <= _ram_io_r_resp_data_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_3_data <= _ram_io_r_resp_data_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      end
      if (REG_1) begin	// src/main/scala/utils/SRAMTemplate.scala:130:58
        r_1_0_data <= _ram_io_r_resp_data_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_1_data <= _ram_io_r_resp_data_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_2_data <= _ram_io_r_resp_data_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_3_data <= _ram_io_r_resp_data_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      automatic logic [31:0] _RANDOM[0:16];	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:114:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:114:7
        end	// src/main/scala/utils/SRAMTemplate.scala:114:7
        REG = _RANDOM[5'h0][0];	// src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_data = {_RANDOM[5'h0][31:1], _RANDOM[5'h1], _RANDOM[5'h2][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_data = {_RANDOM[5'h2][31:1], _RANDOM[5'h3], _RANDOM[5'h4][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_data = {_RANDOM[5'h4][31:1], _RANDOM[5'h5], _RANDOM[5'h6][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_data = {_RANDOM[5'h6][31:1], _RANDOM[5'h7], _RANDOM[5'h8][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        REG_1 = _RANDOM[5'h8][1];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_0_data = {_RANDOM[5'h8][31:2], _RANDOM[5'h9], _RANDOM[5'hA][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_1_data = {_RANDOM[5'hA][31:2], _RANDOM[5'hB], _RANDOM[5'hC][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_2_data = {_RANDOM[5'hC][31:2], _RANDOM[5'hD], _RANDOM[5'hE][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_3_data = {_RANDOM[5'hE][31:2], _RANDOM[5'hF], _RANDOM[5'h10][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_2 ram (	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .clock                   (clock),
    .io_r_req_ready          (_ram_io_r_req_ready),
    .io_r_req_valid          (_readArb_io_out_valid),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_req_bits_setIdx    (_readArb_io_out_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_resp_data_0_data   (_ram_io_r_resp_data_0_data),
    .io_r_resp_data_1_data   (_ram_io_r_resp_data_1_data),
    .io_r_resp_data_2_data   (_ram_io_r_resp_data_2_data),
    .io_r_resp_data_3_data   (_ram_io_r_resp_data_3_data),
    .io_w_req_valid          (io_w_req_valid),
    .io_w_req_bits_setIdx    (io_w_req_bits_setIdx),
    .io_w_req_bits_data_data (io_w_req_bits_data_data),
    .io_w_req_bits_waymask   (io_w_req_bits_waymask)
  );
  Arbiter2_SRAMBundleA readArb (	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_in_0_ready       (_readArb_io_in_0_ready),
    .io_in_0_valid       (io_r_0_req_valid),
    .io_in_0_bits_setIdx (io_r_0_req_bits_setIdx),
    .io_in_1_ready       (_readArb_io_in_1_ready),
    .io_in_1_valid       (io_r_1_req_valid),
    .io_in_1_bits_setIdx (io_r_1_req_bits_setIdx),
    .io_out_ready        (_ram_io_r_req_ready),	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .io_out_valid        (_readArb_io_out_valid),
    .io_out_bits_setIdx  (_readArb_io_out_bits_setIdx)
  );
  assign io_r_0_req_ready = _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:114:7, :124:23
  assign io_r_0_resp_data_0_data = REG ? _ram_io_r_resp_data_0_data : r_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_data = REG ? _ram_io_r_resp_data_1_data : r_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_data = REG ? _ram_io_r_resp_data_2_data : r_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_data = REG ? _ram_io_r_resp_data_3_data : r_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_req_ready = _readArb_io_in_1_ready;	// src/main/scala/utils/SRAMTemplate.scala:114:7, :124:23
  assign io_r_1_resp_data_0_data = REG_1 ? _ram_io_r_resp_data_0_data : r_1_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_resp_data_1_data = REG_1 ? _ram_io_r_resp_data_1_data : r_1_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_resp_data_2_data = REG_1 ? _ram_io_r_resp_data_2_data : r_1_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_resp_data_3_data = REG_1 ? _ram_io_r_resp_data_3_data : r_1_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
endmodule

module Arbiter1_SimpleBusReqBundle(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [86:0] io_in_0_bits_user,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [86:0] io_out_bits_user	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_out_valid = io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_out_bits_addr = io_in_0_bits_addr;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_out_bits_user = io_in_0_bits_user;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
endmodule

module Cache(	// src/main/scala/nutcore/mem/Cache.scala:478:7
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:478:7
                reset,	// src/main/scala/nutcore/mem/Cache.scala:478:7
  output        io_in_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_in_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [86:0] io_in_req_bits_user,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_in_resp_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_in_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [86:0] io_in_resp_bits_user,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [1:0]  io_flush,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_out_mem_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_out_mem_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [31:0] io_out_mem_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_out_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_out_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_out_mem_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [3:0]  io_out_mem_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_out_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_mmio_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_mmio_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_mmio_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_mmio_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_empty,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         flushICache__bore
);

  wire        _arb_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [31:0] _arb_io_out_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [86:0] _arb_io_out_bits_user;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire        _dataArray_io_r_0_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire        _dataArray_io_r_1_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire        _metaArray_io_r_0_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_0_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_1_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_2_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_3_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _s3_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_out_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_isFinish;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [9:0]  _s3_io_dataReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataWriteBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [9:0]  _s3_io_dataWriteBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [63:0] _s3_io_dataWriteBus_req_bits_data_data;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_dataWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_metaWriteBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [6:0]  _s3_io_metaWriteBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [18:0] _s3_io_metaWriteBus_req_bits_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_metaWriteBus_req_bits_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_metaWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataReadRespToL1;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s2_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [31:0] _s2_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [7:0]  _s2_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [86:0] _s2_io_out_bits_req_user;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_0_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_1_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_2_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_3_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_forwardData_data_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_forwardData_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s1_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [31:0] _s1_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [86:0] _s1_io_out_bits_req_user;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_metaReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [6:0]  _s1_io_metaReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_dataReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [9:0]  _s1_io_dataReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  reg         valid;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [31:0] s2_io_in_bits_r_req_addr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s2_io_in_bits_r_req_cmd;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [7:0]  s2_io_in_bits_r_req_wmask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s2_io_in_bits_r_req_wdata;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [86:0] s2_io_in_bits_r_req_user;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         valid_1;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [31:0] s3_io_in_bits_r_req_addr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_req_cmd;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [7:0]  s3_io_in_bits_r_req_wmask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_req_wdata;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [86:0] s3_io_in_bits_r_req_user;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_0_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_0_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_1_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_1_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_2_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_2_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_3_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_3_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_0_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_1_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_2_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_3_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_hit;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_waymask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_mmio;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_isForwardData;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_forwardData_data_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_forwardData_waymask;	// src/main/scala/utils/Pipeline.scala:30:28
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
    automatic logic _s2_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    automatic logic _s3_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    _s2_io_in_bits_T = _s1_io_out_valid & _s2_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:480:18, :481:18, src/main/scala/utils/Pipeline.scala:26:22
    _s3_io_in_bits_T = _s2_io_out_valid & _s3_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:481:18, :482:18, src/main/scala/utils/Pipeline.scala:26:22
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      valid <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:488:31, src/main/scala/utils/Pipeline.scala:24:24
      valid_1 <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:488:31, src/main/scala/utils/Pipeline.scala:24:24
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      valid <=
        ~(io_flush[0])
        & (_s2_io_in_bits_T | ~(_s3_io_in_ready & _s2_io_out_valid) & valid);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:481:18, :482:18, :502:64, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}, :27:{20,28}
      valid_1 <= ~(io_flush[1]) & (_s3_io_in_bits_T | ~_s3_io_isFinish & valid_1);	// src/main/scala/nutcore/mem/Cache.scala:482:18, :503:64, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}, :27:{20,28}
    end
    if (_s2_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      s2_io_in_bits_r_req_addr <= _s1_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_cmd <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:122:14, :480:18, :493:19, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_wmask <= 8'h0;	// src/main/scala/nutcore/mem/Cache.scala:122:14, :480:18, :493:19, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_wdata <= 64'h0;	// src/main/scala/nutcore/mem/Cache.scala:122:14, :480:18, :493:19, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_user <= _s1_io_out_bits_req_user;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
    end
    if (_s3_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      s3_io_in_bits_r_req_addr <= _s2_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_cmd <= _s2_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_wmask <= _s2_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_wdata <= _s2_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_user <= _s2_io_out_bits_req_user;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_0_tag <= _s2_io_out_bits_metas_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_0_dirty <= _s2_io_out_bits_metas_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_1_tag <= _s2_io_out_bits_metas_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_1_dirty <= _s2_io_out_bits_metas_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_2_tag <= _s2_io_out_bits_metas_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_2_dirty <= _s2_io_out_bits_metas_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_3_tag <= _s2_io_out_bits_metas_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_3_dirty <= _s2_io_out_bits_metas_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_0_data <= _s2_io_out_bits_datas_0_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_1_data <= _s2_io_out_bits_datas_1_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_2_data <= _s2_io_out_bits_datas_2_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_3_data <= _s2_io_out_bits_datas_3_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_hit <= _s2_io_out_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_waymask <= _s2_io_out_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_mmio <= _s2_io_out_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_isForwardData <= _s2_io_out_bits_isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_forwardData_data_data <= _s2_io_out_bits_forwardData_data_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_forwardData_waymask <= _s2_io_out_bits_forwardData_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      automatic logic [31:0] _RANDOM[0:25];	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:478:7
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:478:7
        end	// src/main/scala/nutcore/mem/Cache.scala:478:7
        valid = _RANDOM[5'h0][0];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24
        s2_io_in_bits_r_req_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        s2_io_in_bits_r_req_cmd = _RANDOM[5'h1][7:4];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s2_io_in_bits_r_req_wmask = _RANDOM[5'h1][15:8];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s2_io_in_bits_r_req_wdata =
          {_RANDOM[5'h1][31:16], _RANDOM[5'h2], _RANDOM[5'h3][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s2_io_in_bits_r_req_user =
          {_RANDOM[5'h3][31:16], _RANDOM[5'h4], _RANDOM[5'h5], _RANDOM[5'h6][6:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        valid_1 = _RANDOM[5'h6][7];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        s3_io_in_bits_r_req_addr = {_RANDOM[5'h6][31:8], _RANDOM[5'h7][7:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_cmd = _RANDOM[5'h7][14:11];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_wmask = _RANDOM[5'h7][22:15];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_wdata =
          {_RANDOM[5'h7][31:23], _RANDOM[5'h8], _RANDOM[5'h9][22:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_user =
          {_RANDOM[5'h9][31:23], _RANDOM[5'hA], _RANDOM[5'hB], _RANDOM[5'hC][13:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_0_tag = {_RANDOM[5'hC][31:14], _RANDOM[5'hD][0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_0_dirty = _RANDOM[5'hD][2];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_1_tag = _RANDOM[5'hD][21:3];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_1_dirty = _RANDOM[5'hD][23];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_2_tag = {_RANDOM[5'hD][31:24], _RANDOM[5'hE][10:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_2_dirty = _RANDOM[5'hE][12];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_3_tag = _RANDOM[5'hE][31:13];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_3_dirty = _RANDOM[5'hF][1];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_0_data =
          {_RANDOM[5'hF][31:2], _RANDOM[5'h10], _RANDOM[5'h11][1:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_1_data =
          {_RANDOM[5'h11][31:2], _RANDOM[5'h12], _RANDOM[5'h13][1:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_2_data =
          {_RANDOM[5'h13][31:2], _RANDOM[5'h14], _RANDOM[5'h15][1:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_3_data =
          {_RANDOM[5'h15][31:2], _RANDOM[5'h16], _RANDOM[5'h17][1:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_hit = _RANDOM[5'h17][2];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_waymask = _RANDOM[5'h17][6:3];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_mmio = _RANDOM[5'h17][7];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_isForwardData = _RANDOM[5'h17][8];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_forwardData_data_data =
          {_RANDOM[5'h17][31:19], _RANDOM[5'h18], _RANDOM[5'h19][18:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_forwardData_waymask = _RANDOM[5'h19][22:19];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CacheStage1 s1 (	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .clock                          (clock),
    .reset                          (reset),
    .io_in_ready                    (_s1_io_in_ready),
    .io_in_valid                    (_arb_io_out_valid),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_addr                (_arb_io_out_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_user                (_arb_io_out_bits_user),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_out_ready                   (_s2_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:481:18
    .io_out_valid                   (_s1_io_out_valid),
    .io_out_bits_req_addr           (_s1_io_out_bits_req_addr),
    .io_out_bits_req_user           (_s1_io_out_bits_req_user),
    .io_metaReadBus_req_ready       (_metaArray_io_r_0_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadBus_req_valid       (_s1_io_metaReadBus_req_valid),
    .io_metaReadBus_req_bits_setIdx (_s1_io_metaReadBus_req_bits_setIdx),
    .io_dataReadBus_req_ready       (_dataArray_io_r_0_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_req_valid       (_s1_io_dataReadBus_req_valid),
    .io_dataReadBus_req_bits_setIdx (_s1_io_dataReadBus_req_bits_setIdx)
  );
  CacheStage2 s2 (	// src/main/scala/nutcore/mem/Cache.scala:481:18
    .clock                               (clock),
    .reset                               (reset),
    .io_in_ready                         (_s2_io_in_ready),
    .io_in_valid                         (valid),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_req_addr                 (s2_io_in_bits_r_req_addr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_cmd                  (s2_io_in_bits_r_req_cmd),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wmask                (s2_io_in_bits_r_req_wmask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wdata                (s2_io_in_bits_r_req_wdata),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_user                 (s2_io_in_bits_r_req_user),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_ready                        (_s3_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_out_valid                        (_s2_io_out_valid),
    .io_out_bits_req_addr                (_s2_io_out_bits_req_addr),
    .io_out_bits_req_cmd                 (_s2_io_out_bits_req_cmd),
    .io_out_bits_req_wmask               (_s2_io_out_bits_req_wmask),
    .io_out_bits_req_wdata               (_s2_io_out_bits_req_wdata),
    .io_out_bits_req_user                (_s2_io_out_bits_req_user),
    .io_out_bits_metas_0_tag             (_s2_io_out_bits_metas_0_tag),
    .io_out_bits_metas_0_dirty           (_s2_io_out_bits_metas_0_dirty),
    .io_out_bits_metas_1_tag             (_s2_io_out_bits_metas_1_tag),
    .io_out_bits_metas_1_dirty           (_s2_io_out_bits_metas_1_dirty),
    .io_out_bits_metas_2_tag             (_s2_io_out_bits_metas_2_tag),
    .io_out_bits_metas_2_dirty           (_s2_io_out_bits_metas_2_dirty),
    .io_out_bits_metas_3_tag             (_s2_io_out_bits_metas_3_tag),
    .io_out_bits_metas_3_dirty           (_s2_io_out_bits_metas_3_dirty),
    .io_out_bits_datas_0_data            (_s2_io_out_bits_datas_0_data),
    .io_out_bits_datas_1_data            (_s2_io_out_bits_datas_1_data),
    .io_out_bits_datas_2_data            (_s2_io_out_bits_datas_2_data),
    .io_out_bits_datas_3_data            (_s2_io_out_bits_datas_3_data),
    .io_out_bits_hit                     (_s2_io_out_bits_hit),
    .io_out_bits_waymask                 (_s2_io_out_bits_waymask),
    .io_out_bits_mmio                    (_s2_io_out_bits_mmio),
    .io_out_bits_isForwardData           (_s2_io_out_bits_isForwardData),
    .io_out_bits_forwardData_data_data   (_s2_io_out_bits_forwardData_data_data),
    .io_out_bits_forwardData_waymask     (_s2_io_out_bits_forwardData_waymask),
    .io_metaReadResp_0_tag               (_metaArray_io_r_0_resp_data_0_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_0_valid             (_metaArray_io_r_0_resp_data_0_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_0_dirty             (_metaArray_io_r_0_resp_data_0_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_tag               (_metaArray_io_r_0_resp_data_1_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_valid             (_metaArray_io_r_0_resp_data_1_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_dirty             (_metaArray_io_r_0_resp_data_1_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_tag               (_metaArray_io_r_0_resp_data_2_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_valid             (_metaArray_io_r_0_resp_data_2_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_dirty             (_metaArray_io_r_0_resp_data_2_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_tag               (_metaArray_io_r_0_resp_data_3_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_valid             (_metaArray_io_r_0_resp_data_3_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_dirty             (_metaArray_io_r_0_resp_data_3_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_dataReadResp_0_data              (_dataArray_io_r_0_resp_data_0_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_1_data              (_dataArray_io_r_0_resp_data_1_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_2_data              (_dataArray_io_r_0_resp_data_2_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_3_data              (_dataArray_io_r_0_resp_data_3_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_metaWriteBus_req_valid           (_s3_io_metaWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_valid           (_s3_io_dataWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_setIdx     (_s3_io_dataWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_data_data  (_s3_io_dataWriteBus_req_bits_data_data),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_waymask    (_s3_io_dataWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  CacheStage3 s3 (	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .clock                               (clock),
    .reset                               (reset),
    .io_in_ready                         (_s3_io_in_ready),
    .io_in_valid                         (valid_1),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_req_addr                 (s3_io_in_bits_r_req_addr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_cmd                  (s3_io_in_bits_r_req_cmd),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wmask                (s3_io_in_bits_r_req_wmask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wdata                (s3_io_in_bits_r_req_wdata),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_user                 (s3_io_in_bits_r_req_user),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_0_tag              (s3_io_in_bits_r_metas_0_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_0_dirty            (s3_io_in_bits_r_metas_0_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_1_tag              (s3_io_in_bits_r_metas_1_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_1_dirty            (s3_io_in_bits_r_metas_1_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_2_tag              (s3_io_in_bits_r_metas_2_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_2_dirty            (s3_io_in_bits_r_metas_2_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_3_tag              (s3_io_in_bits_r_metas_3_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_3_dirty            (s3_io_in_bits_r_metas_3_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_0_data             (s3_io_in_bits_r_datas_0_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_1_data             (s3_io_in_bits_r_datas_1_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_2_data             (s3_io_in_bits_r_datas_2_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_3_data             (s3_io_in_bits_r_datas_3_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_hit                      (s3_io_in_bits_r_hit),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_waymask                  (s3_io_in_bits_r_waymask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_mmio                     (s3_io_in_bits_r_mmio),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_isForwardData            (s3_io_in_bits_r_isForwardData),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_forwardData_data_data    (s3_io_in_bits_r_forwardData_data_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_forwardData_waymask      (s3_io_in_bits_r_forwardData_waymask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_ready                        (io_in_resp_ready),
    .io_out_valid                        (_s3_io_out_valid),
    .io_out_bits_cmd                     (_s3_io_out_bits_cmd),
    .io_out_bits_rdata                   (io_in_resp_bits_rdata),
    .io_out_bits_user                    (io_in_resp_bits_user),
    .io_isFinish                         (_s3_io_isFinish),
    .io_flush                            (io_flush[1]),	// src/main/scala/nutcore/mem/Cache.scala:503:64
    .io_dataReadBus_req_ready            (_dataArray_io_r_1_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_req_valid            (_s3_io_dataReadBus_req_valid),
    .io_dataReadBus_req_bits_setIdx      (_s3_io_dataReadBus_req_bits_setIdx),
    .io_dataReadBus_resp_data_0_data     (_dataArray_io_r_1_resp_data_0_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_1_data     (_dataArray_io_r_1_resp_data_1_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_2_data     (_dataArray_io_r_1_resp_data_2_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_3_data     (_dataArray_io_r_1_resp_data_3_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataWriteBus_req_valid           (_s3_io_dataWriteBus_req_valid),
    .io_dataWriteBus_req_bits_setIdx     (_s3_io_dataWriteBus_req_bits_setIdx),
    .io_dataWriteBus_req_bits_data_data  (_s3_io_dataWriteBus_req_bits_data_data),
    .io_dataWriteBus_req_bits_waymask    (_s3_io_dataWriteBus_req_bits_waymask),
    .io_metaWriteBus_req_valid           (_s3_io_metaWriteBus_req_valid),
    .io_metaWriteBus_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),
    .io_metaWriteBus_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),
    .io_metaWriteBus_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),
    .io_metaWriteBus_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask),
    .io_mem_req_ready                    (io_out_mem_req_ready),
    .io_mem_req_valid                    (io_out_mem_req_valid),
    .io_mem_req_bits_addr                (io_out_mem_req_bits_addr),
    .io_mem_req_bits_cmd                 (io_out_mem_req_bits_cmd),
    .io_mem_req_bits_wdata               (io_out_mem_req_bits_wdata),
    .io_mem_resp_valid                   (io_out_mem_resp_valid),
    .io_mem_resp_bits_cmd                (io_out_mem_resp_bits_cmd),
    .io_mem_resp_bits_rdata              (io_out_mem_resp_bits_rdata),
    .io_mmio_req_ready                   (io_mmio_req_ready),
    .io_mmio_req_valid                   (io_mmio_req_valid),
    .io_mmio_req_bits_addr               (io_mmio_req_bits_addr),
    .io_mmio_req_bits_cmd                (io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask              (io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata              (io_mmio_req_bits_wdata),
    .io_mmio_resp_valid                  (io_mmio_resp_valid),
    .io_mmio_resp_bits_rdata             (io_mmio_resp_bits_rdata),
    .io_dataReadRespToL1                 (_s3_io_dataReadRespToL1)
  );
  SRAMTemplateWithArbiter metaArray (	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .clock                    (clock),
    .reset                    (reset | flushICache__bore),	// src/main/scala/nutcore/mem/Cache.scala:490:37
    .io_r_0_req_ready         (_metaArray_io_r_0_req_ready),
    .io_r_0_req_valid         (_s1_io_metaReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_req_bits_setIdx   (_s1_io_metaReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_resp_data_0_tag   (_metaArray_io_r_0_resp_data_0_tag),
    .io_r_0_resp_data_0_valid (_metaArray_io_r_0_resp_data_0_valid),
    .io_r_0_resp_data_0_dirty (_metaArray_io_r_0_resp_data_0_dirty),
    .io_r_0_resp_data_1_tag   (_metaArray_io_r_0_resp_data_1_tag),
    .io_r_0_resp_data_1_valid (_metaArray_io_r_0_resp_data_1_valid),
    .io_r_0_resp_data_1_dirty (_metaArray_io_r_0_resp_data_1_dirty),
    .io_r_0_resp_data_2_tag   (_metaArray_io_r_0_resp_data_2_tag),
    .io_r_0_resp_data_2_valid (_metaArray_io_r_0_resp_data_2_valid),
    .io_r_0_resp_data_2_dirty (_metaArray_io_r_0_resp_data_2_dirty),
    .io_r_0_resp_data_3_tag   (_metaArray_io_r_0_resp_data_3_tag),
    .io_r_0_resp_data_3_valid (_metaArray_io_r_0_resp_data_3_valid),
    .io_r_0_resp_data_3_dirty (_metaArray_io_r_0_resp_data_3_dirty),
    .io_w_req_valid           (_s3_io_metaWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  SRAMTemplateWithArbiter_1 dataArray (	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .clock                   (clock),
    .reset                   (reset),
    .io_r_0_req_ready        (_dataArray_io_r_0_req_ready),
    .io_r_0_req_valid        (_s1_io_dataReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_req_bits_setIdx  (_s1_io_dataReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_resp_data_0_data (_dataArray_io_r_0_resp_data_0_data),
    .io_r_0_resp_data_1_data (_dataArray_io_r_0_resp_data_1_data),
    .io_r_0_resp_data_2_data (_dataArray_io_r_0_resp_data_2_data),
    .io_r_0_resp_data_3_data (_dataArray_io_r_0_resp_data_3_data),
    .io_r_1_req_ready        (_dataArray_io_r_1_req_ready),
    .io_r_1_req_valid        (_s3_io_dataReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_r_1_req_bits_setIdx  (_s3_io_dataReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_r_1_resp_data_0_data (_dataArray_io_r_1_resp_data_0_data),
    .io_r_1_resp_data_1_data (_dataArray_io_r_1_resp_data_1_data),
    .io_r_1_resp_data_2_data (_dataArray_io_r_1_resp_data_2_data),
    .io_r_1_resp_data_3_data (_dataArray_io_r_1_resp_data_3_data),
    .io_w_req_valid          (_s3_io_dataWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_setIdx    (_s3_io_dataWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_data (_s3_io_dataWriteBus_req_bits_data_data),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_waymask   (_s3_io_dataWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  Arbiter1_SimpleBusReqBundle arb (	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_0_ready     (io_in_req_ready),
    .io_in_0_valid     (io_in_req_valid),
    .io_in_0_bits_addr (io_in_req_bits_addr),
    .io_in_0_bits_user (io_in_req_bits_user),
    .io_out_ready      (_s1_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_out_valid      (_arb_io_out_valid),
    .io_out_bits_addr  (_arb_io_out_bits_addr),
    .io_out_bits_user  (_arb_io_out_bits_user)
  );
  assign io_in_resp_valid =
    ~(_s3_io_out_valid & _s3_io_out_bits_cmd == 4'h4)
    & (_s3_io_out_valid | _s3_io_dataReadRespToL1);	// src/main/scala/bus/simplebus/SimpleBus.scala:95:24, src/main/scala/nutcore/mem/Cache.scala:478:7, :482:18, :510:{26,43,98}
  assign io_empty = ~valid & ~valid_1;	// src/main/scala/nutcore/mem/Cache.scala:478:7, :508:{15,31,34}, src/main/scala/utils/Pipeline.scala:24:24
endmodule

module EmbeddedTLBExec_1(	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  input          clock,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
                 reset,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  output         io_in_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_in_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [38:0]  io_in_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [3:0]   io_in_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [7:0]   io_in_bits_wmask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [63:0]  io_in_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_out_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_out_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [31:0]  io_out_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [3:0]   io_out_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [7:0]   io_out_bits_wmask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [63:0]  io_out_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [120:0] io_md_0,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_md_1,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_md_2,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_md_3,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_mdWrite_wen,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [3:0]   io_mdWrite_windex,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_mdWrite_waymask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [120:0] io_mdWrite_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_mdReady,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_mem_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_mem_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [31:0]  io_mem_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [3:0]   io_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [63:0]  io_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_mem_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [63:0]  io_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_satp,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input  [1:0]   io_pf_privilegeMode,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          io_pf_status_sum,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_pf_status_mxr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_pf_loadPF,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
                 io_pf_storePF,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output [38:0]  io_pf_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  output         io_isFinish,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
  input          isAMO__bore
);

  wire        io_out_valid_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:387:31
  wire        storePF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:248:13, :275:18
  wire        loadPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:247:12, :275:18
  reg         io_pf_storePF_REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:243:27
  reg         io_pf_loadPF_REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:242:26
  wire [26:0] _hitVec_T_37 = {9'h1FF, io_md_0[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [26:0] _hitVec_T_78 = {9'h1FF, io_md_1[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [26:0] _hitVec_T_119 = {9'h1FF, io_md_2[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [26:0] _hitVec_T_160 = {9'h1FF, io_md_3[77:60]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:152, src/main/scala/nutcore/mem/TLB.scala:131:9
  wire [3:0]  hitVec =
    {io_md_3[52] & io_md_3[93:78] == io_satp[59:44]
       & (_hitVec_T_160 & io_md_3[120:94]) == (_hitVec_T_160 & io_in_bits_addr[38:12]),
     io_md_2[52] & io_md_2[93:78] == io_satp[59:44]
       & (_hitVec_T_119 & io_md_2[120:94]) == (_hitVec_T_119 & io_in_bits_addr[38:12]),
     io_md_1[52] & io_md_1[93:78] == io_satp[59:44]
       & (_hitVec_T_78 & io_md_1[120:94]) == (_hitVec_T_78 & io_in_bits_addr[38:12]),
     io_md_0[52] & io_md_0[93:78] == io_satp[59:44]
       & (_hitVec_T_37 & io_md_0[120:94]) == (_hitVec_T_37 & io_in_bits_addr[38:12])};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:200:30, :209:{71,100,117,132,180,201,211}, src/main/scala/nutcore/mem/TLB.scala:131:{9,37,48,84}
  wire        hit = io_in_valid & (|hitVec);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:211, :210:{25,35}
  wire        miss = io_in_valid & ~(|hitVec);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:209:211, :210:35, :211:{26,29}
  reg  [63:0] victimWaymask_lfsr;	// src/main/scala/utils/LFSR64.scala:25:23
  wire [3:0]  waymask = hit ? hitVec : 4'h1 << victimWaymask_lfsr[1:0];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :209:211, :210:25, :213:{42,53}, :214:20, src/main/scala/utils/LFSR64.scala:25:23
  wire [41:0] _hitMeta_T_10 =
    (waymask[0] ? io_md_0[93:52] : 42'h0) | (waymask[1] ? io_md_1[93:52] : 42'h0)
    | (waymask[2] ? io_md_2[93:52] : 42'h0) | (waymask[3] ? io_md_3[93:52] : 42'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :214:20
  wire [51:0] _hitData_T_10 =
    (waymask[0] ? io_md_0[51:0] : 52'h0) | (waymask[1] ? io_md_1[51:0] : 52'h0)
    | (waymask[2] ? io_md_2[51:0] : 52'h0) | (waymask[3] ? io_md_3[51:0] : 52'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :214:20
  wire        _io_isFinish_T_1 = io_pf_loadPF_REG | io_pf_storePF_REG;	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:242:26, :243:27
  wire        hitWB =
    hit & (~(_hitMeta_T_10[6]) | ~(_hitMeta_T_10[7]) & io_in_bits_cmd[0])
    & ~(loadPF | storePF | _io_isFinish_T_1);	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :222:38, :226:{23,34,37,48,81,84,104}, :247:12, :248:13, :275:18
  reg  [39:0] hitWBStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:228:29
  wire        _permCheck_T = io_pf_privilegeMode == 2'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:228:33, :231:61
  wire        _permCheck_T_5 = io_pf_privilegeMode == 2'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:231:108
  wire        hitCheck =
    hit & ~(_permCheck_T & ~(_hitMeta_T_10[4]))
    & ~(_permCheck_T_5 & _hitMeta_T_10[4] & ~io_pf_status_sum);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :222:38, :231:{42,61,71,74,86,89,108,131,135}
  wire        hitADCheck = ~(_hitMeta_T_10[6]) | ~(_hitMeta_T_10[7]) & io_in_bits_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:222:38, :226:{23,37}, :232:{78,92}
  wire        hitLoad =
    hitCheck & ~hitADCheck & (_hitMeta_T_10[1] | io_pf_status_mxr & _hitMeta_T_10[3]);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:222:38, :231:86, :232:78, :233:29, :234:{41,55,72}
  wire        _loadPF_T_9 =
    ~hitLoad & ~(io_in_bits_cmd[0]) & ~(io_in_bits_cmd[3]) & hit & ~isAMO__bore;	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,29,33}, :74:22, src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :234:41, :247:{15,47,50}
  wire        _storePF_T_13 =
    ~(hitCheck & ~hitADCheck & _hitMeta_T_10[2]) & io_in_bits_cmd[0] & hit | ~hitLoad
    & ~(io_in_bits_cmd[0]) & ~(io_in_bits_cmd[3]) & hit & isAMO__bore;	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,29,33}, :74:22, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :222:38, :231:86, :232:78, :233:29, :234:41, :235:42, :247:15, :248:{17,44,52,88}
  reg  [2:0]  state;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
  reg  [1:0]  level;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22
  reg  [63:0] memRespStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:256:25
  reg  [17:0] missMaskStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:258:26
  reg  [31:0] raddr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18
  wire        _io_isFinish_T = io_out_ready & io_out_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:387:31
  reg         alreadyOutFire;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33
  reg         needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26
  wire        _GEN = state == 3'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :282:15
  wire        _GEN_0 = state == 3'h2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :294:44
  wire        _missMask_T_1 = level == 2'h2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :303:73
  wire        _GEN_1 =
    ~(io_mem_resp_bits_rdata[1] | io_mem_resp_bits_rdata[3]) & ((&level) | _missMask_T_1);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :298:44, :303:{21,34,49,58,65,73}
  wire        _GEN_2 =
    ~(io_mem_resp_bits_rdata[0]) | ~(io_mem_resp_bits_rdata[1])
    & io_mem_resp_bits_rdata[2];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:298:44, :304:{16,28,32,44}
  wire        _GEN_3 = _GEN_0 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :275:18, :299:31, :300:24
  wire        permCheck =
    io_mem_resp_bits_rdata[0] & ~(_permCheck_T & ~(io_mem_resp_bits_rdata[4]))
    & ~(_permCheck_T_5 & io_mem_resp_bits_rdata[4] & ~io_pf_status_sum);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:231:{61,108,135}, :298:44, :320:{41,70,73,86,89,132}
  wire        permAD =
    ~(io_mem_resp_bits_rdata[6]) | ~(io_mem_resp_bits_rdata[7]) & io_in_bits_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/EmbeddedTLB.scala:298:44, :321:{71,83,87,99}
  wire        _GEN_4 = ~(|state) | _GEN;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :260:32, :275:18
  wire        _GEN_5 =
    ~(permCheck & ~permAD
      & (io_mem_resp_bits_rdata[1] | io_pf_status_mxr & io_mem_resp_bits_rdata[3]))
    & ~(io_in_bits_cmd[0]) & ~(io_in_bits_cmd[3])
    | ~(permCheck & ~permAD & io_mem_resp_bits_rdata[2]) & io_in_bits_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,29,33}, :74:22, src/main/scala/nutcore/mem/EmbeddedTLB.scala:298:44, :320:86, :321:83, :322:39, :323:{47,62,79}, :324:48, :337:{19,29,46,50,61}
  wire        _GEN_6 = (|level) & _GEN_5;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:247:12, :254:22, :319:{27,36}, :337:{46,80}, :339:22
  wire        _GEN_7 = _GEN_4 | ~_GEN_3 | needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:247:12, :260:32, :262:18, :266:26, :275:18, :299:31, :300:24
  assign loadPF =
    _GEN_7
      ? _loadPF_T_9
      : _GEN_1
          ? (_GEN_2
               ? ~(io_in_bits_cmd[0]) & ~(io_in_bits_cmd[3]) & ~isAMO__bore
               : _loadPF_T_9)
          : _GEN_6
              ? ~(io_in_bits_cmd[0]) & ~(io_in_bits_cmd[3]) & ~isAMO__bore
              : _loadPF_T_9;	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,29,33}, :74:22, src/main/scala/nutcore/mem/EmbeddedTLB.scala:247:{12,47,50}, :275:18, :303:{49,82}, :304:{28,60}, :308:{22,38}, :319:36, :337:80, :339:{22,38}
  assign storePF =
    _GEN_7
      ? _storePF_T_13
      : _GEN_1
          ? (_GEN_2 ? io_in_bits_cmd[0] | isAMO__bore : _storePF_T_13)
          : _GEN_6 ? io_in_bits_cmd[0] | isAMO__bore : _storePF_T_13;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/EmbeddedTLB.scala:247:12, :248:{13,52}, :275:18, :303:{49,82}, :304:{28,60}, :309:{23,40}, :319:36, :337:80, :339:22, :340:{23,40}
  wire        cmd = state == 3'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :278:15, :372:23
  wire [31:0] io_mem_req_bits_addr_0 = hitWB ? _hitData_T_10[31:0] : raddr;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:221:70, :226:81, :262:18, :373:35
  wire        io_mem_req_valid_0 = (state == 3'h1 | cmd) & ~needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :266:26, :282:15, :372:23, :374:{31,48,74,77}
  reg         REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:378:33
  reg  [3:0]  REG_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:21
  reg  [3:0]  REG_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:60
  reg  [26:0] REG_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:84
  reg  [15:0] REG_4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:380:19
  reg  [17:0] REG_5;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:380:72
  reg  [7:0]  REG_6;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:381:19
  reg  [19:0] REG_7;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:381:77
  reg  [31:0] REG_8;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:382:22
  assign io_out_valid_0 =
    io_in_valid & (hit & ~hitWB ? ~(_io_isFinish_T_1 | loadPF | storePF) : state == 3'h4);	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:210:25, :226:81, :247:12, :248:13, :253:22, :275:18, :342:27, :387:{31,37,42,45,53,78,97}
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    automatic logic [7:0]  hitRefillFlag;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:227:69
    automatic logic        _GEN_8;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :277:32, :281:37
    automatic logic        _GEN_9;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:260:32, :300:24, :303:82, :319:36
    automatic logic        _GEN_10;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:260:32, :275:18
    automatic logic [17:0] missMask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:257:26, :275:18
    hitRefillFlag = {io_in_bits_cmd[0], 7'h40} | _hitMeta_T_10[7:0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:227:{26,69,79}, :326:31
    _GEN_8 = hitWB | ~miss;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:211:26, :226:81, :262:18, :277:32, :281:37
    _GEN_9 = needFlush | _GEN_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:260:32, :266:26, :300:24, :303:{49,82}, :319:36
    _GEN_10 = _GEN_4 | ~_GEN_3 | _GEN_9 | ~(|level);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :260:32, :262:18, :275:18, :299:31, :300:24, :303:82, :319:{27,36}
    missMask =
      _GEN_10 ? 18'h3FFFF : (&level) ? 18'h0 : _missMask_T_1 ? 18'h3FE00 : 18'h3FFFF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :257:26, :260:32, :275:18, :303:{58,73}, :346:{26,59}
    if (reset) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      victimWaymask_lfsr <= 64'h1234567887654321;	// src/main/scala/utils/LFSR64.scala:25:23
      io_pf_loadPF_REG <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :242:26, :269:17
      io_pf_storePF_REG <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :243:27, :269:17
      state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
      level <= 2'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22
      alreadyOutFire <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :263:33, :269:17
      needFlush <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :266:26, :269:17
      REG <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14, :269:17, :378:33
    end
    else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      automatic logic _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33
      automatic logic _GEN_12;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:270:21
      _GEN_11 = _io_isFinish_T | alreadyOutFire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33
      _GEN_12 = _io_isFinish_T & needFlush;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :270:21
      if (victimWaymask_lfsr == 64'h0)	// src/main/scala/utils/LFSR64.scala:25:23, :28:24
        victimWaymask_lfsr <= 64'h1;	// src/main/scala/utils/LFSR64.scala:25:23, :28:18
      else	// src/main/scala/utils/LFSR64.scala:28:24
        victimWaymask_lfsr <=
          {victimWaymask_lfsr[0] ^ victimWaymask_lfsr[1] ^ victimWaymask_lfsr[3]
             ^ victimWaymask_lfsr[4],
           victimWaymask_lfsr[63:1]};	// src/main/scala/utils/LFSR64.scala:25:23, :26:{19,29,39,43,49}, :28:{41,51}
      io_pf_loadPF_REG <= loadPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:242:26, :247:12, :275:18
      io_pf_storePF_REG <= storePF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:243:27, :248:13, :275:18
      if (|state) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18
        automatic logic _GEN_13;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        automatic logic _GEN_14;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
        automatic logic _GEN_15;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
        automatic logic _GEN_16;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:360:53
        _GEN_13 = io_mem_req_ready & io_mem_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:374:74
        _GEN_14 = state == 3'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :278:15
        _GEN_15 = state == 3'h4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :342:27
        _GEN_16 = _io_isFinish_T | alreadyOutFire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33, :360:53
        if (_GEN) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          if (needFlush)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26
            state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
          else if (_GEN_13)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 3'h2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :294:44
        end
        else if (_GEN_0) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          if (io_mem_resp_valid) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:178:14
            if (needFlush)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26
              state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
            else if (_GEN_1)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:303:49
              state <= {_GEN_2, 2'h1};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:231:108, :253:22, :304:{28,60}, :305:73, :316:19
            else if (|level)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :319:27
              state <= {2'h2, _GEN_5};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :303:73, :337:{46,80}, :338:21, :342:21
          end
        end
        else if (_GEN_14) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
          if (needFlush)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26
            state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
          else if (_GEN_13)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 3'h4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :342:27
        end
        else if (_GEN_15 ? _GEN_16 : state == 3'h5)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18, :305:73, :360:{53,71}, :361:13, :367:13
          state <= 3'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22
        if (_GEN | ~_GEN_3) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :262:18, :275:18, :299:31, :300:24
        end
        else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :275:18
          level <= level - 2'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :349:24
        alreadyOutFire <= (_GEN | _GEN_0 | _GEN_14 | ~(_GEN_15 & _GEN_16)) & _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:263:33, :275:18, :360:{53,71}, :363:22
        if (_GEN | (_GEN_0 ? io_mem_resp_valid : _GEN_14))	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:270:35, :275:18, :291:22, :299:31, :300:24, :354:22
          needFlush <= ~(needFlush | _GEN_12) & needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :269:40, :270:{21,35,47}, :291:22, :293:19
        else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18, :291:22
          needFlush <= ~_GEN_12 & needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:266:26, :269:40, :270:{21,35,47}
      end
      else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:275:18
        if (hitWB)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:81
          state <= 3'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :278:15
        else if (miss)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:211:26
          state <= 3'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :282:15
        if (_GEN_8) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :262:18, :277:32, :281:37
        end
        else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22, :277:32, :281:37
          level <= 2'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:254:22
        alreadyOutFire <= ~(hitWB | miss) & _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:211:26, :226:81, :263:33, :277:32, :280:24, :281:37, :286:24
        needFlush <= ~(hitWB | miss | _GEN_12) & needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:211:26, :226:81, :266:26, :269:40, :270:{21,35,47}, :277:32, :279:19, :281:37, :285:19
      end
      REG <=
        ~_GEN_4 & _GEN_3 & ~_GEN_9 & (|level) & ~_GEN_5 & ~needFlush | hitWB & ~(|state)
        & ~needFlush;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:204:13, :226:81, :253:22, :254:22, :259:32, :260:32, :262:18, :266:26, :275:18, :299:31, :300:24, :303:82, :319:{27,36}, :337:{46,80}, :343:30, :374:77, :378:{33,50,63,82,93}, src/main/scala/utils/LFSR64.scala:27:22
    end
    if (hitWB)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:81
      hitWBStore <= {10'h0, _hitData_T_10[51:32], 2'h0, hitRefillFlag};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:221:70, :227:69, :228:{29,33}
    if (_GEN_10) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:258:26, :260:32, :275:18
    end
    else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:258:26, :275:18
      memRespStore <= io_mem_resp_bits_rdata | {56'h0, io_in_bits_cmd[0], 7'h40};	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/EmbeddedTLB.scala:256:25, :326:31, :328:50
      missMaskStore <= missMask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:257:26, :258:26, :275:18
    end
    if (|state) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:253:22, :275:18
      if (_GEN | ~_GEN_3 | needFlush | ~_GEN_1 | _GEN_2) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :266:26, :275:18, :299:31, :300:24, :303:{49,82}, :304:{28,60}
      end
      else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :275:18
        raddr <=
          {io_mem_resp_bits_rdata[29:10],
           (&level) ? io_in_bits_addr[29:21] : io_in_bits_addr[20:12],
           3'h0};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:198:54, :253:22, :254:22, :261:49, :262:18, :303:58, :317:50, src/main/scala/nutcore/mem/TLB.scala:89:8
    end
    else if (_GEN_8) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :277:32, :281:37
    end
    else	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:262:18, :277:32, :281:37
      raddr <= {io_satp[19:0], io_in_bits_addr[38:30], 3'h0};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:198:54, :200:30, :253:22, :262:18, src/main/scala/nutcore/mem/TLB.scala:89:8
    REG_1 <= io_in_bits_addr[15:12];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:21, src/main/scala/nutcore/mem/TLB.scala:200:19
    REG_2 <= waymask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:214:20, :379:60
    REG_3 <= io_in_bits_addr[38:12];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:379:{84,89}
    REG_4 <= hitWB ? _hitMeta_T_10[41:26] : io_satp[59:44];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:200:30, :220:70, :226:81, :380:{19,23}
    REG_5 <= hitWB ? _hitMeta_T_10[25:8] : missMask;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:220:70, :226:81, :257:26, :275:18, :380:{72,76}
    REG_6 <=
      hitWB
        ? hitRefillFlag
        : _GEN_10 ? 8'h0 : {io_in_bits_cmd[0], 7'h40} | io_mem_resp_bits_rdata[7:0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/EmbeddedTLB.scala:226:81, :227:69, :260:32, :275:18, :326:31, :327:{32,68,79}, :381:{19,23}
    REG_7 <= hitWB ? _hitData_T_10[51:32] : io_mem_resp_bits_rdata[29:10];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:221:70, :226:81, :261:49, :381:{77,81}
    REG_8 <= io_mem_req_bits_addr_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:373:35, :382:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      automatic logic [31:0] _RANDOM[0:11];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        end	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
        victimWaymask_lfsr = {_RANDOM[4'h0], _RANDOM[4'h1]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, src/main/scala/utils/LFSR64.scala:25:23
        hitWBStore = {_RANDOM[4'h2], _RANDOM[4'h3][7:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29
        io_pf_loadPF_REG = _RANDOM[4'h3][8];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :242:26
        io_pf_storePF_REG = _RANDOM[4'h3][9];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :243:27
        state = _RANDOM[4'h3][12:10];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :253:22
        level = _RANDOM[4'h3][14:13];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :254:22
        memRespStore = {_RANDOM[4'h3][31:15], _RANDOM[4'h4], _RANDOM[4'h5][14:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :228:29, :256:25
        missMaskStore = {_RANDOM[4'h5][31:15], _RANDOM[4'h6][0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :256:25, :258:26
        raddr = {_RANDOM[4'h6][31:1], _RANDOM[4'h7][0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :258:26, :262:18
        alreadyOutFire = _RANDOM[4'h7][1];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :263:33
        needFlush = _RANDOM[4'h7][2];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :266:26
        REG = _RANDOM[4'h7][4];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :378:33
        REG_1 = _RANDOM[4'h7][8:5];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :379:21
        REG_2 = _RANDOM[4'h7][12:9];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :379:60
        REG_3 = {_RANDOM[4'h7][31:13], _RANDOM[4'h8][7:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :262:18, :379:84
        REG_4 = _RANDOM[4'h8][23:8];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:84, :380:19
        REG_5 = {_RANDOM[4'h8][31:24], _RANDOM[4'h9][9:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:84, :380:72
        REG_6 = _RANDOM[4'h9][17:10];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :380:72, :381:19
        REG_7 = {_RANDOM[4'h9][31:18], _RANDOM[4'hA][5:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :380:72, :381:77
        REG_8 = {_RANDOM[4'hA][31:6], _RANDOM[4'hB][5:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :381:77, :382:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready =
    io_out_ready & ~(|state) & ~miss & ~hitWB & io_mdReady & ~_io_isFinish_T_1 & ~loadPF
    & ~storePF;	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :211:26, :226:81, :247:12, :248:13, :253:22, :275:18, :378:82, :387:45, :389:{56,86,90,107,118}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :387:31
  assign io_out_bits_addr =
    hit
      ? {_hitData_T_10[51:32], 12'h0} & {2'h3, _hitMeta_T_10[25:8], 12'h0}
        | io_in_bits_addr[31:0] & {2'h0, ~(_hitMeta_T_10[25:8]), 12'hFFF}
      : {memRespStore[29:10], 12'h0} & {2'h3, missMaskStore, 12'h0}
        | io_in_bits_addr[31:0] & {2'h0, ~missMaskStore, 12'hFFF};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :210:25, :220:70, :221:70, :228:33, :254:22, :256:25, :258:26, :386:{26,63,122}, src/main/scala/nutcore/mem/TLB.scala:127:{24,49}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
  assign io_out_bits_cmd = io_in_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  assign io_out_bits_wmask = io_in_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  assign io_out_bits_wdata = io_in_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  assign io_mdWrite_wen = REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :378:33
  assign io_mdWrite_windex = REG_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:21
  assign io_mdWrite_waymask = REG_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:60
  assign io_mdWrite_wdata = {REG_3, REG_4, REG_5, REG_6, REG_7, REG_8};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :379:84, :380:{19,72}, :381:{19,77}, :382:22, src/main/scala/nutcore/mem/TLB.scala:217:22
  assign io_mem_req_valid = io_mem_req_valid_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :374:74
  assign io_mem_req_bits_addr = io_mem_req_bits_addr_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :373:35
  assign io_mem_req_bits_cmd = {3'h0, cmd};	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :253:22, :372:23
  assign io_mem_req_bits_wdata = hitWB ? {24'h0, hitWBStore} : memRespStore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :226:81, :228:29, :256:25, :373:138
  assign io_pf_loadPF = io_pf_loadPF_REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :242:26
  assign io_pf_storePF = io_pf_storePF_REG;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :243:27
  assign io_pf_addr = io_in_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7
  assign io_isFinish = _io_isFinish_T | _io_isFinish_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:177:7, :392:30
endmodule

module EmbeddedTLBEmpty_1(	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:404:7
  output        io_in_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  input  [31:0] io_in_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  input  [3:0]  io_in_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  input  [7:0]  io_in_bits_wmask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  input  [63:0] io_in_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  output [31:0] io_out_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  output [3:0]  io_out_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  output [7:0]  io_out_bits_wmask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
  output [63:0] io_out_bits_wdata	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:405:14
);

  assign io_in_ready = io_out_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:404:7
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:404:7
  assign io_out_bits_addr = io_in_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:404:7
  assign io_out_bits_cmd = io_in_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:404:7
  assign io_out_bits_wmask = io_in_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:404:7
  assign io_out_bits_wdata = io_in_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:404:7
endmodule

module EmbeddedTLBMD_1(	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
  input          clock,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
                 reset,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
  output [120:0] io_tlbmd_0,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
                 io_tlbmd_1,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
                 io_tlbmd_2,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
                 io_tlbmd_3,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  input          io_write_wen,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  input  [3:0]   io_write_windex,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
                 io_write_waymask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  input  [120:0] io_write_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  input  [3:0]   io_rindex,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
  output         io_ready	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:41:14
);

  reg  [120:0]       tlbmd_0_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_0_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_0_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_0_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_1_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_1_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_1_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_1_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_2_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_2_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_2_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_2_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_3_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_3_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_3_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_3_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_4_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_4_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_4_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_4_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_5_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_5_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_5_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_5_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_6_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_6_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_6_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_6_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_7_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_7_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_7_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_7_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_8_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_8_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_8_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_8_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_9_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_9_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_9_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_9_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_10_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_10_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_10_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_10_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_11_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_11_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_11_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_11_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_12_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_12_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_12_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_12_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_13_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_13_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_13_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_13_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_14_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_14_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_14_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_14_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_15_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_15_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_15_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  reg  [120:0]       tlbmd_15_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18
  wire [15:0][120:0] _GEN =
    {{tlbmd_15_0},
     {tlbmd_14_0},
     {tlbmd_13_0},
     {tlbmd_12_0},
     {tlbmd_11_0},
     {tlbmd_10_0},
     {tlbmd_9_0},
     {tlbmd_8_0},
     {tlbmd_7_0},
     {tlbmd_6_0},
     {tlbmd_5_0},
     {tlbmd_4_0},
     {tlbmd_3_0},
     {tlbmd_2_0},
     {tlbmd_1_0},
     {tlbmd_0_0}};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :50:12
  wire [15:0][120:0] _GEN_0 =
    {{tlbmd_15_1},
     {tlbmd_14_1},
     {tlbmd_13_1},
     {tlbmd_12_1},
     {tlbmd_11_1},
     {tlbmd_10_1},
     {tlbmd_9_1},
     {tlbmd_8_1},
     {tlbmd_7_1},
     {tlbmd_6_1},
     {tlbmd_5_1},
     {tlbmd_4_1},
     {tlbmd_3_1},
     {tlbmd_2_1},
     {tlbmd_1_1},
     {tlbmd_0_1}};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :50:12
  wire [15:0][120:0] _GEN_1 =
    {{tlbmd_15_2},
     {tlbmd_14_2},
     {tlbmd_13_2},
     {tlbmd_12_2},
     {tlbmd_11_2},
     {tlbmd_10_2},
     {tlbmd_9_2},
     {tlbmd_8_2},
     {tlbmd_7_2},
     {tlbmd_6_2},
     {tlbmd_5_2},
     {tlbmd_4_2},
     {tlbmd_3_2},
     {tlbmd_2_2},
     {tlbmd_1_2},
     {tlbmd_0_2}};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :50:12
  wire [15:0][120:0] _GEN_2 =
    {{tlbmd_15_3},
     {tlbmd_14_3},
     {tlbmd_13_3},
     {tlbmd_12_3},
     {tlbmd_11_3},
     {tlbmd_10_3},
     {tlbmd_9_3},
     {tlbmd_8_3},
     {tlbmd_7_3},
     {tlbmd_6_3},
     {tlbmd_5_3},
     {tlbmd_4_3},
     {tlbmd_3_3},
     {tlbmd_2_3},
     {tlbmd_1_3},
     {tlbmd_0_3}};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :50:12
  reg                resetState;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27
  reg  [3:0]         resetSet;	// src/main/scala/chisel3/util/Counter.scala:61:40
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    automatic logic         wen;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16
    automatic logic [3:0]   setIdx;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19
    automatic logic [3:0]   waymask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:64:20
    automatic logic [120:0] dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:65:21
    automatic logic         _GEN_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:69:15
    automatic logic         _GEN_4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_5;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_6;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_7;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_8;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_9;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_10;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_11;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_12;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_13;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_14;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_15;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_16;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_17;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_18;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    automatic logic         _GEN_19;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:69:15
    automatic logic         _GEN_20;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:69:15
    automatic logic         _GEN_21;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:69:15
    wen = resetState | io_write_wen;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :62:16
    setIdx = resetState ? resetSet : io_write_windex;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :63:19
    waymask = resetState ? 4'hF : io_write_waymask;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :64:20
    dataword = resetState ? 121'h0 : io_write_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :65:21
    _GEN_3 = wen & waymask[0];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
    _GEN_4 = setIdx == 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_5 = setIdx == 4'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_6 = setIdx == 4'h2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_7 = setIdx == 4'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_8 = setIdx == 4'h4;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_9 = setIdx == 4'h5;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_10 = setIdx == 4'h6;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_11 = setIdx == 4'h7;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_12 = setIdx == 4'h8;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_13 = setIdx == 4'h9;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_14 = setIdx == 4'hA;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_15 = setIdx == 4'hB;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_16 = setIdx == 4'hC;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_17 = setIdx == 4'hD;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_18 = setIdx == 4'hE;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:63:19, :70:24
    _GEN_19 = wen & waymask[1];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
    _GEN_20 = wen & waymask[2];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
    _GEN_21 = wen & waymask[3];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:62:16, :64:20, :68:41, :69:15
    if (_GEN_3 & _GEN_4)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_0_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_4)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_0_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_4)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_0_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_4)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_0_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_5)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_1_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_5)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_1_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_5)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_1_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_5)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_1_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_6)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_2_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_6)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_2_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_6)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_2_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_6)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_2_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_7)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_3_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_7)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_3_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_7)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_3_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_7)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_3_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_8)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_4_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_8)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_4_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_8)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_4_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_8)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_4_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_9)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_5_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_9)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_5_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_9)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_5_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_9)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_5_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_10)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_6_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_10)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_6_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_10)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_6_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_10)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_6_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_11)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_7_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_11)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_7_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_11)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_7_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_11)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_7_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_12)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_8_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_12)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_8_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_12)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_8_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_12)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_8_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_13)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_9_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_13)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_9_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_13)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_9_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_13)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_9_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_14)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_10_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_14)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_10_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_14)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_10_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_14)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_10_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_15)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_11_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_15)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_11_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_15)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_11_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_15)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_11_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_16)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_12_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_16)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_12_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_16)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_12_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_16)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_12_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_17)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_13_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_17)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_13_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_17)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_13_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_17)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_13_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & _GEN_18)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_14_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & _GEN_18)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_14_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & _GEN_18)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_14_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & _GEN_18)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :69:{15,21}, :70:24
      tlbmd_14_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_3 & (&setIdx))	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :63:19, :69:{15,21}, :70:24
      tlbmd_15_0 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_19 & (&setIdx))	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :63:19, :69:{15,21}, :70:24
      tlbmd_15_1 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_20 & (&setIdx))	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :63:19, :69:{15,21}, :70:24
      tlbmd_15_2 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (_GEN_21 & (&setIdx))	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :63:19, :69:{15,21}, :70:24
      tlbmd_15_3 <= dataword;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:49:18, :65:21
    if (reset) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      resetState <= 1'h1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27
      resetSet <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      resetState <= ~(resetState & (&resetSet)) & resetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27, :55:{22,35}
      if (resetState)	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:53:27
        resetSet <= resetSet + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/EmbeddedTLB.scala:70:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      automatic logic [31:0] _RANDOM[0:242];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        for (logic [7:0] i = 8'h0; i < 8'hF3; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        end	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
        tlbmd_0_0 = {_RANDOM[8'h0], _RANDOM[8'h1], _RANDOM[8'h2], _RANDOM[8'h3][24:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_0_1 =
          {_RANDOM[8'h3][31:25],
           _RANDOM[8'h4],
           _RANDOM[8'h5],
           _RANDOM[8'h6],
           _RANDOM[8'h7][17:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_0_2 =
          {_RANDOM[8'h7][31:18],
           _RANDOM[8'h8],
           _RANDOM[8'h9],
           _RANDOM[8'hA],
           _RANDOM[8'hB][10:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_0_3 =
          {_RANDOM[8'hB][31:11],
           _RANDOM[8'hC],
           _RANDOM[8'hD],
           _RANDOM[8'hE],
           _RANDOM[8'hF][3:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_1_0 =
          {_RANDOM[8'hF][31:4], _RANDOM[8'h10], _RANDOM[8'h11], _RANDOM[8'h12][28:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_1_1 =
          {_RANDOM[8'h12][31:29],
           _RANDOM[8'h13],
           _RANDOM[8'h14],
           _RANDOM[8'h15],
           _RANDOM[8'h16][21:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_1_2 =
          {_RANDOM[8'h16][31:22],
           _RANDOM[8'h17],
           _RANDOM[8'h18],
           _RANDOM[8'h19],
           _RANDOM[8'h1A][14:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_1_3 =
          {_RANDOM[8'h1A][31:15],
           _RANDOM[8'h1B],
           _RANDOM[8'h1C],
           _RANDOM[8'h1D],
           _RANDOM[8'h1E][7:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_2_0 =
          {_RANDOM[8'h1E][31:8],
           _RANDOM[8'h1F],
           _RANDOM[8'h20],
           _RANDOM[8'h21],
           _RANDOM[8'h22][0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_2_1 =
          {_RANDOM[8'h22][31:1], _RANDOM[8'h23], _RANDOM[8'h24], _RANDOM[8'h25][25:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_2_2 =
          {_RANDOM[8'h25][31:26],
           _RANDOM[8'h26],
           _RANDOM[8'h27],
           _RANDOM[8'h28],
           _RANDOM[8'h29][18:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_2_3 =
          {_RANDOM[8'h29][31:19],
           _RANDOM[8'h2A],
           _RANDOM[8'h2B],
           _RANDOM[8'h2C],
           _RANDOM[8'h2D][11:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_3_0 =
          {_RANDOM[8'h2D][31:12],
           _RANDOM[8'h2E],
           _RANDOM[8'h2F],
           _RANDOM[8'h30],
           _RANDOM[8'h31][4:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_3_1 =
          {_RANDOM[8'h31][31:5], _RANDOM[8'h32], _RANDOM[8'h33], _RANDOM[8'h34][29:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_3_2 =
          {_RANDOM[8'h34][31:30],
           _RANDOM[8'h35],
           _RANDOM[8'h36],
           _RANDOM[8'h37],
           _RANDOM[8'h38][22:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_3_3 =
          {_RANDOM[8'h38][31:23],
           _RANDOM[8'h39],
           _RANDOM[8'h3A],
           _RANDOM[8'h3B],
           _RANDOM[8'h3C][15:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_4_0 =
          {_RANDOM[8'h3C][31:16],
           _RANDOM[8'h3D],
           _RANDOM[8'h3E],
           _RANDOM[8'h3F],
           _RANDOM[8'h40][8:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_4_1 =
          {_RANDOM[8'h40][31:9],
           _RANDOM[8'h41],
           _RANDOM[8'h42],
           _RANDOM[8'h43],
           _RANDOM[8'h44][1:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_4_2 =
          {_RANDOM[8'h44][31:2], _RANDOM[8'h45], _RANDOM[8'h46], _RANDOM[8'h47][26:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_4_3 =
          {_RANDOM[8'h47][31:27],
           _RANDOM[8'h48],
           _RANDOM[8'h49],
           _RANDOM[8'h4A],
           _RANDOM[8'h4B][19:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_5_0 =
          {_RANDOM[8'h4B][31:20],
           _RANDOM[8'h4C],
           _RANDOM[8'h4D],
           _RANDOM[8'h4E],
           _RANDOM[8'h4F][12:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_5_1 =
          {_RANDOM[8'h4F][31:13],
           _RANDOM[8'h50],
           _RANDOM[8'h51],
           _RANDOM[8'h52],
           _RANDOM[8'h53][5:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_5_2 =
          {_RANDOM[8'h53][31:6], _RANDOM[8'h54], _RANDOM[8'h55], _RANDOM[8'h56][30:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_5_3 =
          {_RANDOM[8'h56][31],
           _RANDOM[8'h57],
           _RANDOM[8'h58],
           _RANDOM[8'h59],
           _RANDOM[8'h5A][23:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_6_0 =
          {_RANDOM[8'h5A][31:24],
           _RANDOM[8'h5B],
           _RANDOM[8'h5C],
           _RANDOM[8'h5D],
           _RANDOM[8'h5E][16:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_6_1 =
          {_RANDOM[8'h5E][31:17],
           _RANDOM[8'h5F],
           _RANDOM[8'h60],
           _RANDOM[8'h61],
           _RANDOM[8'h62][9:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_6_2 =
          {_RANDOM[8'h62][31:10],
           _RANDOM[8'h63],
           _RANDOM[8'h64],
           _RANDOM[8'h65],
           _RANDOM[8'h66][2:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_6_3 =
          {_RANDOM[8'h66][31:3], _RANDOM[8'h67], _RANDOM[8'h68], _RANDOM[8'h69][27:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_7_0 =
          {_RANDOM[8'h69][31:28],
           _RANDOM[8'h6A],
           _RANDOM[8'h6B],
           _RANDOM[8'h6C],
           _RANDOM[8'h6D][20:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_7_1 =
          {_RANDOM[8'h6D][31:21],
           _RANDOM[8'h6E],
           _RANDOM[8'h6F],
           _RANDOM[8'h70],
           _RANDOM[8'h71][13:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_7_2 =
          {_RANDOM[8'h71][31:14],
           _RANDOM[8'h72],
           _RANDOM[8'h73],
           _RANDOM[8'h74],
           _RANDOM[8'h75][6:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_7_3 =
          {_RANDOM[8'h75][31:7], _RANDOM[8'h76], _RANDOM[8'h77], _RANDOM[8'h78]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_8_0 =
          {_RANDOM[8'h79], _RANDOM[8'h7A], _RANDOM[8'h7B], _RANDOM[8'h7C][24:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_8_1 =
          {_RANDOM[8'h7C][31:25],
           _RANDOM[8'h7D],
           _RANDOM[8'h7E],
           _RANDOM[8'h7F],
           _RANDOM[8'h80][17:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_8_2 =
          {_RANDOM[8'h80][31:18],
           _RANDOM[8'h81],
           _RANDOM[8'h82],
           _RANDOM[8'h83],
           _RANDOM[8'h84][10:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_8_3 =
          {_RANDOM[8'h84][31:11],
           _RANDOM[8'h85],
           _RANDOM[8'h86],
           _RANDOM[8'h87],
           _RANDOM[8'h88][3:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_9_0 =
          {_RANDOM[8'h88][31:4], _RANDOM[8'h89], _RANDOM[8'h8A], _RANDOM[8'h8B][28:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_9_1 =
          {_RANDOM[8'h8B][31:29],
           _RANDOM[8'h8C],
           _RANDOM[8'h8D],
           _RANDOM[8'h8E],
           _RANDOM[8'h8F][21:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_9_2 =
          {_RANDOM[8'h8F][31:22],
           _RANDOM[8'h90],
           _RANDOM[8'h91],
           _RANDOM[8'h92],
           _RANDOM[8'h93][14:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_9_3 =
          {_RANDOM[8'h93][31:15],
           _RANDOM[8'h94],
           _RANDOM[8'h95],
           _RANDOM[8'h96],
           _RANDOM[8'h97][7:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_10_0 =
          {_RANDOM[8'h97][31:8],
           _RANDOM[8'h98],
           _RANDOM[8'h99],
           _RANDOM[8'h9A],
           _RANDOM[8'h9B][0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_10_1 =
          {_RANDOM[8'h9B][31:1], _RANDOM[8'h9C], _RANDOM[8'h9D], _RANDOM[8'h9E][25:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_10_2 =
          {_RANDOM[8'h9E][31:26],
           _RANDOM[8'h9F],
           _RANDOM[8'hA0],
           _RANDOM[8'hA1],
           _RANDOM[8'hA2][18:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_10_3 =
          {_RANDOM[8'hA2][31:19],
           _RANDOM[8'hA3],
           _RANDOM[8'hA4],
           _RANDOM[8'hA5],
           _RANDOM[8'hA6][11:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_11_0 =
          {_RANDOM[8'hA6][31:12],
           _RANDOM[8'hA7],
           _RANDOM[8'hA8],
           _RANDOM[8'hA9],
           _RANDOM[8'hAA][4:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_11_1 =
          {_RANDOM[8'hAA][31:5], _RANDOM[8'hAB], _RANDOM[8'hAC], _RANDOM[8'hAD][29:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_11_2 =
          {_RANDOM[8'hAD][31:30],
           _RANDOM[8'hAE],
           _RANDOM[8'hAF],
           _RANDOM[8'hB0],
           _RANDOM[8'hB1][22:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_11_3 =
          {_RANDOM[8'hB1][31:23],
           _RANDOM[8'hB2],
           _RANDOM[8'hB3],
           _RANDOM[8'hB4],
           _RANDOM[8'hB5][15:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_12_0 =
          {_RANDOM[8'hB5][31:16],
           _RANDOM[8'hB6],
           _RANDOM[8'hB7],
           _RANDOM[8'hB8],
           _RANDOM[8'hB9][8:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_12_1 =
          {_RANDOM[8'hB9][31:9],
           _RANDOM[8'hBA],
           _RANDOM[8'hBB],
           _RANDOM[8'hBC],
           _RANDOM[8'hBD][1:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_12_2 =
          {_RANDOM[8'hBD][31:2], _RANDOM[8'hBE], _RANDOM[8'hBF], _RANDOM[8'hC0][26:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_12_3 =
          {_RANDOM[8'hC0][31:27],
           _RANDOM[8'hC1],
           _RANDOM[8'hC2],
           _RANDOM[8'hC3],
           _RANDOM[8'hC4][19:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_13_0 =
          {_RANDOM[8'hC4][31:20],
           _RANDOM[8'hC5],
           _RANDOM[8'hC6],
           _RANDOM[8'hC7],
           _RANDOM[8'hC8][12:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_13_1 =
          {_RANDOM[8'hC8][31:13],
           _RANDOM[8'hC9],
           _RANDOM[8'hCA],
           _RANDOM[8'hCB],
           _RANDOM[8'hCC][5:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_13_2 =
          {_RANDOM[8'hCC][31:6], _RANDOM[8'hCD], _RANDOM[8'hCE], _RANDOM[8'hCF][30:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_13_3 =
          {_RANDOM[8'hCF][31],
           _RANDOM[8'hD0],
           _RANDOM[8'hD1],
           _RANDOM[8'hD2],
           _RANDOM[8'hD3][23:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_14_0 =
          {_RANDOM[8'hD3][31:24],
           _RANDOM[8'hD4],
           _RANDOM[8'hD5],
           _RANDOM[8'hD6],
           _RANDOM[8'hD7][16:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_14_1 =
          {_RANDOM[8'hD7][31:17],
           _RANDOM[8'hD8],
           _RANDOM[8'hD9],
           _RANDOM[8'hDA],
           _RANDOM[8'hDB][9:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_14_2 =
          {_RANDOM[8'hDB][31:10],
           _RANDOM[8'hDC],
           _RANDOM[8'hDD],
           _RANDOM[8'hDE],
           _RANDOM[8'hDF][2:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_14_3 =
          {_RANDOM[8'hDF][31:3], _RANDOM[8'hE0], _RANDOM[8'hE1], _RANDOM[8'hE2][27:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_15_0 =
          {_RANDOM[8'hE2][31:28],
           _RANDOM[8'hE3],
           _RANDOM[8'hE4],
           _RANDOM[8'hE5],
           _RANDOM[8'hE6][20:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_15_1 =
          {_RANDOM[8'hE6][31:21],
           _RANDOM[8'hE7],
           _RANDOM[8'hE8],
           _RANDOM[8'hE9],
           _RANDOM[8'hEA][13:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_15_2 =
          {_RANDOM[8'hEA][31:14],
           _RANDOM[8'hEB],
           _RANDOM[8'hEC],
           _RANDOM[8'hED],
           _RANDOM[8'hEE][6:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        tlbmd_15_3 =
          {_RANDOM[8'hEE][31:7], _RANDOM[8'hEF], _RANDOM[8'hF0], _RANDOM[8'hF1]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :49:18
        resetState = _RANDOM[8'hF2][0];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :53:27
        resetSet = _RANDOM[8'hF2][4:1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :53:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_tlbmd_0 = _GEN[io_rindex];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :50:12
  assign io_tlbmd_1 = _GEN_0[io_rindex];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :50:12
  assign io_tlbmd_2 = _GEN_1[io_rindex];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :50:12
  assign io_tlbmd_3 = _GEN_2[io_rindex];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :50:12
  assign io_ready = ~resetState;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:40:7, :53:27, :74:15
endmodule

module EmbeddedTLB_1(	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
  input         clock,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
                reset,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
  output        io_in_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_in_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [38:0] io_in_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [7:0]  io_in_req_bits_wmask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_in_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_out_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_out_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [31:0] io_out_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [3:0]  io_out_req_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [7:0]  io_out_req_bits_wmask,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [63:0] io_out_req_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_out_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [63:0] io_out_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_mem_req_ready,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_mem_req_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [31:0] io_mem_req_bits_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [3:0]  io_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [63:0] io_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_mem_resp_valid,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [63:0] io_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input  [1:0]  io_csrMMU_privilegeMode,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  input         io_csrMMU_status_sum,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
                io_csrMMU_status_mxr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        io_csrMMU_loadPF,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
                io_csrMMU_storePF,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output [38:0] io_csrMMU_addr,	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14
  output        _WIRE_2__bore,
                _WIRE_2__bore_0,
                _WIRE_2__bore_1,
                _WIRE__bore,
                _WIRE_1__bore,
                _WIRE_1__bore_0,
  input         flushTLB__bore,
                tlbExec_isAMO__bore,
  input  [63:0] satp__bore
);

  wire [120:0] _mdTLB_io_tlbmd_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire [120:0] _mdTLB_io_tlbmd_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire [120:0] _mdTLB_io_tlbmd_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire [120:0] _mdTLB_io_tlbmd_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire         _mdTLB_io_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
  wire         _tlbEmpty_io_in_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24
  wire         _tlbEmpty_io_out_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24
  wire [31:0]  _tlbEmpty_io_out_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24
  wire [3:0]   _tlbEmpty_io_out_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24
  wire [7:0]   _tlbEmpty_io_out_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24
  wire [63:0]  _tlbEmpty_io_out_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24
  wire         _tlbExec_io_in_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_out_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [31:0]  _tlbExec_io_out_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [3:0]   _tlbExec_io_out_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [7:0]   _tlbExec_io_out_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [63:0]  _tlbExec_io_out_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_mdWrite_wen;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [3:0]   _tlbExec_io_mdWrite_windex;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [3:0]   _tlbExec_io_mdWrite_waymask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire [120:0] _tlbExec_io_mdWrite_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_pf_loadPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_pf_storePF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  wire         _tlbExec_io_isFinish;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
  reg  [120:0] r_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  reg  [120:0] r_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  reg  [120:0] r_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  reg  [120:0] r_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
  wire         _GEN = satp__bore[63:60] == 4'h8 & io_csrMMU_privilegeMode != 2'h3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:107:{31,49,57,85}, :152:35
  reg          valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:110:24
  reg  [38:0]  tlbExec_io_in_bits_r_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
  reg  [3:0]   tlbExec_io_in_bits_r_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
  reg  [7:0]   tlbExec_io_in_bits_r_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
  reg  [63:0]  tlbExec_io_in_bits_r_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
  reg          valid_1;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [31:0]  tlbEmpty_io_in_bits_r_addr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]   tlbEmpty_io_in_bits_r_cmd;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [7:0]   tlbEmpty_io_in_bits_r_wmask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0]  tlbEmpty_io_in_bits_r_wdata;	// src/main/scala/utils/Pipeline.scala:30:28
  wire         _GEN_0 = ~_GEN | _tlbEmpty_io_in_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24, :128:{8,19}, :129:26, :152:35, src/main/scala/utils/Pipeline.scala:29:16
  wire         _GEN_1 = ~_GEN | io_out_req_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:128:{8,19}, :130:52, :140:41, :152:35
  reg          alreadyOutFinish;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:147:37
  wire         _GEN_2 =
    _tlbExec_io_out_valid & ~alreadyOutFinish | _tlbExec_io_pf_loadPF
    | _tlbExec_io_pf_storePF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :147:37, :149:{43,46,65}, :150:35
  wire         _GEN_3 = _tlbExec_io_pf_loadPF | _tlbExec_io_pf_storePF;	// src/main/scala/nutcore/Bundle.scala:131:23, src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :151:35
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    automatic logic mdUpdate;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:112:22
    automatic logic _tlbEmpty_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    mdUpdate = io_in_req_valid & _tlbExec_io_in_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :112:22
    _tlbEmpty_io_in_bits_T = _tlbExec_io_out_valid & _tlbEmpty_io_in_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :86:24, src/main/scala/utils/Pipeline.scala:26:22
    if (mdUpdate) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:112:22
      r_0 <= _mdTLB_io_tlbmd_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      r_1 <= _mdTLB_io_tlbmd_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      r_2 <= _mdTLB_io_tlbmd_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      r_3 <= _mdTLB_io_tlbmd_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21, :94:29
      tlbExec_io_in_bits_r_addr <= io_in_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
      tlbExec_io_in_bits_r_cmd <= io_in_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
      tlbExec_io_in_bits_r_wmask <= io_in_req_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
      tlbExec_io_in_bits_r_wdata <= io_in_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    end
    if (_tlbEmpty_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      tlbEmpty_io_in_bits_r_addr <= _tlbExec_io_out_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, src/main/scala/utils/Pipeline.scala:30:28
      tlbEmpty_io_in_bits_r_cmd <= _tlbExec_io_out_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, src/main/scala/utils/Pipeline.scala:30:28
      tlbEmpty_io_in_bits_r_wmask <= _tlbExec_io_out_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, src/main/scala/utils/Pipeline.scala:30:28
      tlbEmpty_io_in_bits_r_wdata <= _tlbExec_io_out_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, src/main/scala/utils/Pipeline.scala:30:28
    end
    if (reset) begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      valid <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14, :85:23, :110:24
      valid_1 <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14, :85:23, src/main/scala/utils/Pipeline.scala:24:24
      alreadyOutFinish <= 1'h0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:37:14, :85:23, :147:37
    end
    else begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      valid <= mdUpdate & _GEN | ~_tlbExec_io_isFinish & valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :110:24, :111:{25,33}, :112:{22,37,50,58}, :152:35
      valid_1 <= _tlbEmpty_io_in_bits_T | ~(_GEN_1 & _tlbEmpty_io_out_valid) & valid_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24, :128:19, :130:52, :140:41, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}
      alreadyOutFinish <=
        ~(alreadyOutFinish & _GEN_0 & _tlbExec_io_out_valid)
        & (_tlbExec_io_out_valid & ~_GEN_0 | alreadyOutFinish);	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23, :128:19, :129:26, :147:{37,76,79}, :148:{27,51,70}, src/main/scala/utils/Pipeline.scala:29:16
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      automatic logic [31:0] _RANDOM[0:22];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        for (logic [4:0] i = 5'h0; i < 5'h17; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        end	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
        r_0 = {_RANDOM[5'h0], _RANDOM[5'h1], _RANDOM[5'h2], _RANDOM[5'h3][24:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        r_1 =
          {_RANDOM[5'h3][31:25],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7][17:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        r_2 =
          {_RANDOM[5'h7][31:18],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB][10:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        r_3 =
          {_RANDOM[5'hB][31:11],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF][3:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29
        valid = _RANDOM[5'hF][4];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29, :110:24
        tlbExec_io_in_bits_r_addr = {_RANDOM[5'hF][31:5], _RANDOM[5'h10][11:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :94:29, :116:28
        tlbExec_io_in_bits_r_cmd = _RANDOM[5'h10][18:15];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :116:28
        tlbExec_io_in_bits_r_wmask = _RANDOM[5'h10][26:19];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :116:28
        tlbExec_io_in_bits_r_wdata =
          {_RANDOM[5'h10][31:27], _RANDOM[5'h11], _RANDOM[5'h12][26:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :116:28
        valid_1 = _RANDOM[5'h12][27];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :116:28, src/main/scala/utils/Pipeline.scala:24:24
        tlbEmpty_io_in_bits_r_addr = {_RANDOM[5'h12][31:28], _RANDOM[5'h13][27:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :116:28, src/main/scala/utils/Pipeline.scala:30:28
        tlbEmpty_io_in_bits_r_cmd = {_RANDOM[5'h13][31], _RANDOM[5'h14][2:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, src/main/scala/utils/Pipeline.scala:30:28
        tlbEmpty_io_in_bits_r_wmask = _RANDOM[5'h14][10:3];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, src/main/scala/utils/Pipeline.scala:30:28
        tlbEmpty_io_in_bits_r_wdata =
          {_RANDOM[5'h14][31:11], _RANDOM[5'h15], _RANDOM[5'h16][10:0]};	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, src/main/scala/utils/Pipeline.scala:30:28
        alreadyOutFinish = _RANDOM[5'h16][11];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :147:37, src/main/scala/utils/Pipeline.scala:30:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EmbeddedTLBExec_1 tlbExec (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .clock                  (clock),
    .reset                  (reset),
    .io_in_ready            (_tlbExec_io_in_ready),
    .io_in_valid            (valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:110:24
    .io_in_bits_addr        (tlbExec_io_in_bits_r_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    .io_in_bits_cmd         (tlbExec_io_in_bits_r_cmd),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    .io_in_bits_wmask       (tlbExec_io_in_bits_r_wmask),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    .io_in_bits_wdata       (tlbExec_io_in_bits_r_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:116:28
    .io_out_ready           (_GEN_0),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:128:19, :129:26, src/main/scala/utils/Pipeline.scala:29:16
    .io_out_valid           (_tlbExec_io_out_valid),
    .io_out_bits_addr       (_tlbExec_io_out_bits_addr),
    .io_out_bits_cmd        (_tlbExec_io_out_bits_cmd),
    .io_out_bits_wmask      (_tlbExec_io_out_bits_wmask),
    .io_out_bits_wdata      (_tlbExec_io_out_bits_wdata),
    .io_md_0                (r_0),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_md_1                (r_1),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_md_2                (r_2),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_md_3                (r_3),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:94:29
    .io_mdWrite_wen         (_tlbExec_io_mdWrite_wen),
    .io_mdWrite_windex      (_tlbExec_io_mdWrite_windex),
    .io_mdWrite_waymask     (_tlbExec_io_mdWrite_waymask),
    .io_mdWrite_wdata       (_tlbExec_io_mdWrite_wdata),
    .io_mdReady             (_mdTLB_io_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
    .io_mem_req_ready       (io_mem_req_ready),
    .io_mem_req_valid       (io_mem_req_valid),
    .io_mem_req_bits_addr   (io_mem_req_bits_addr),
    .io_mem_req_bits_cmd    (io_mem_req_bits_cmd),
    .io_mem_req_bits_wdata  (io_mem_req_bits_wdata),
    .io_mem_resp_valid      (io_mem_resp_valid),
    .io_mem_resp_bits_rdata (io_mem_resp_bits_rdata),
    .io_satp                (satp__bore),
    .io_pf_privilegeMode    (io_csrMMU_privilegeMode),
    .io_pf_status_sum       (io_csrMMU_status_sum),
    .io_pf_status_mxr       (io_csrMMU_status_mxr),
    .io_pf_loadPF           (_tlbExec_io_pf_loadPF),
    .io_pf_storePF          (_tlbExec_io_pf_storePF),
    .io_pf_addr             (io_csrMMU_addr),
    .io_isFinish            (_tlbExec_io_isFinish),
    .isAMO__bore            (tlbExec_isAMO__bore)
  );
  EmbeddedTLBEmpty_1 tlbEmpty (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:86:24
    .io_in_ready       (_tlbEmpty_io_in_ready),
    .io_in_valid       (valid_1),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_addr   (tlbEmpty_io_in_bits_r_addr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_cmd    (tlbEmpty_io_in_bits_r_cmd),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_wmask  (tlbEmpty_io_in_bits_r_wmask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_wdata  (tlbEmpty_io_in_bits_r_wdata),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_ready      (_GEN_1),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:128:19, :130:52, :140:41
    .io_out_valid      (_tlbEmpty_io_out_valid),
    .io_out_bits_addr  (_tlbEmpty_io_out_bits_addr),
    .io_out_bits_cmd   (_tlbEmpty_io_out_bits_cmd),
    .io_out_bits_wmask (_tlbEmpty_io_out_bits_wmask),
    .io_out_bits_wdata (_tlbEmpty_io_out_bits_wdata)
  );
  EmbeddedTLBMD_1 mdTLB (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:87:21
    .clock            (clock),
    .reset            (reset | flushTLB__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:104:31
    .io_tlbmd_0       (_mdTLB_io_tlbmd_0),
    .io_tlbmd_1       (_mdTLB_io_tlbmd_1),
    .io_tlbmd_2       (_mdTLB_io_tlbmd_2),
    .io_tlbmd_3       (_mdTLB_io_tlbmd_3),
    .io_write_wen     (_tlbExec_io_mdWrite_wen),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .io_write_windex  (_tlbExec_io_mdWrite_windex),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .io_write_waymask (_tlbExec_io_mdWrite_waymask),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .io_write_wdata   (_tlbExec_io_mdWrite_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:85:23
    .io_rindex        (io_in_req_bits_addr[15:12]),	// src/main/scala/nutcore/mem/TLB.scala:200:19
    .io_ready         (_mdTLB_io_ready)
  );
  assign io_in_req_ready = _GEN ? _tlbExec_io_in_ready : io_out_req_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23, :115:16, :128:19, :132:21, :152:35
  assign io_in_resp_valid = io_out_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
  assign io_in_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7
  assign io_out_req_valid = _GEN ? _tlbEmpty_io_out_valid : io_in_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :86:24, :128:19, :131:22, :140:41, :152:35
  assign io_out_req_bits_addr =
    _GEN ? _tlbEmpty_io_out_bits_addr : io_in_req_bits_addr[31:0];	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :86:24, :128:19, :133:{26,48}, :140:41, :152:35
  assign io_out_req_bits_cmd = _GEN ? _tlbEmpty_io_out_bits_cmd : io_in_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :86:24, :128:19, :135:25, :140:41, :152:35
  assign io_out_req_bits_wmask =
    _GEN ? _tlbEmpty_io_out_bits_wmask : io_in_req_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :86:24, :128:19, :136:27, :140:41, :152:35
  assign io_out_req_bits_wdata =
    _GEN ? _tlbEmpty_io_out_bits_wdata : io_in_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :86:24, :128:19, :137:27, :140:41, :152:35
  assign io_csrMMU_loadPF = _tlbExec_io_pf_loadPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23
  assign io_csrMMU_storePF = _tlbExec_io_pf_storePF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :85:23
  assign _WIRE_2__bore = _GEN;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :152:35
  assign _WIRE_2__bore_0 = _GEN;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :152:35
  assign _WIRE_2__bore_1 = _GEN;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :152:35
  assign _WIRE__bore = _GEN_2;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :150:35
  assign _WIRE_1__bore = _GEN_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :151:35
  assign _WIRE_1__bore_0 = _GEN_3;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:79:7, :151:35
endmodule

module CacheStage1_1(	// src/main/scala/nutcore/mem/Cache.scala:126:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [31:0] io_in_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [3:0]  io_in_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [7:0]  io_in_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [63:0] io_in_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [31:0] io_out_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [3:0]  io_out_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [7:0]  io_out_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [63:0] io_out_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_metaReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_metaReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [6:0]  io_metaReadBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_dataReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_dataReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [9:0]  io_dataReadBus_req_bits_setIdx	// src/main/scala/nutcore/mem/Cache.scala:133:14
);

  wire readBusValid = io_in_valid & io_out_ready;	// src/main/scala/nutcore/mem/Cache.scala:139:34
  wire io_out_valid_0 = io_in_valid & io_metaReadBus_req_ready & io_dataReadBus_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:144:59
  assign io_in_ready =
    (~io_in_valid | io_out_ready & io_out_valid_0) & io_metaReadBus_req_ready
    & io_dataReadBus_req_ready;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:126:14, :144:59, :145:{19,32,76}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :144:59
  assign io_out_bits_req_addr = io_in_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_out_bits_req_cmd = io_in_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_out_bits_req_wmask = io_in_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_out_bits_req_wdata = io_in_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_metaReadBus_req_valid = readBusValid;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :139:34
  assign io_metaReadBus_req_bits_setIdx = io_in_bits_addr[12:6];	// src/main/scala/nutcore/mem/Cache.scala:77:45, :126:14
  assign io_dataReadBus_req_valid = readBusValid;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :139:34
  assign io_dataReadBus_req_bits_setIdx = io_in_bits_addr[12:3];	// src/main/scala/nutcore/mem/Cache.scala:78:35, :126:14
endmodule

module CacheStage2_1(	// src/main/scala/nutcore/mem/Cache.scala:162:14
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:162:14
                reset,	// src/main/scala/nutcore/mem/Cache.scala:162:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [31:0] io_in_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_in_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [7:0]  io_in_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_in_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [31:0] io_out_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [7:0]  io_out_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [18:0] io_out_bits_metas_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_datas_0_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_1_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_2_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_3_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_hit,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_mmio,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_isForwardData,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_forwardData_data_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_forwardData_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_0_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_1_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_2_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaReadResp_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_3_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_dataReadResp_0_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_1_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_2_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_3_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [6:0]  io_metaWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [18:0] io_metaWriteBus_req_bits_data_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaWriteBus_req_bits_data_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_metaWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_dataWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [9:0]  io_dataWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_dataWriteBus_req_bits_data_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_dataWriteBus_req_bits_waymask	// src/main/scala/nutcore/mem/Cache.scala:171:14
);

  wire        io_out_bits_hit_0;	// src/main/scala/nutcore/mem/Cache.scala:211:34
  wire        isForwardMeta =
    io_in_valid & io_metaWriteBus_req_valid
    & io_metaWriteBus_req_bits_setIdx == io_in_bits_req_addr[12:6];	// src/main/scala/nutcore/mem/Cache.scala:77:45, :176:{64,99}
  reg         isForwardMetaReg;	// src/main/scala/nutcore/mem/Cache.scala:177:33
  reg  [18:0] forwardMetaReg_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  reg         forwardMetaReg_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  reg  [3:0]  forwardMetaReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  wire        pickForwardMeta = isForwardMetaReg | isForwardMeta;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :177:33, :183:42
  wire [18:0] forwardMeta_data_tag =
    isForwardMeta ? io_metaWriteBus_req_bits_data_tag : forwardMetaReg_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire        forwardMeta_data_dirty =
    isForwardMeta ? io_metaWriteBus_req_bits_data_dirty : forwardMetaReg_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire [3:0]  forwardMeta_waymask =
    isForwardMeta ? io_metaWriteBus_req_bits_waymask : forwardMetaReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire        _metaWay_0_T = pickForwardMeta & forwardMeta_waymask[0];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_0_tag = _metaWay_0_T ? forwardMeta_data_tag : io_metaReadResp_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_0_valid = _metaWay_0_T | io_metaReadResp_0_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_1_T = pickForwardMeta & forwardMeta_waymask[1];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_1_tag = _metaWay_1_T ? forwardMeta_data_tag : io_metaReadResp_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_1_valid = _metaWay_1_T | io_metaReadResp_1_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_2_T = pickForwardMeta & forwardMeta_waymask[2];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_2_tag = _metaWay_2_T ? forwardMeta_data_tag : io_metaReadResp_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_2_valid = _metaWay_2_T | io_metaReadResp_2_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_3_T = pickForwardMeta & forwardMeta_waymask[3];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [18:0] metaWay_3_tag = _metaWay_3_T ? forwardMeta_data_tag : io_metaReadResp_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_3_valid = _metaWay_3_T | io_metaReadResp_3_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire [3:0]  hitVec =
    {metaWay_3_valid & metaWay_3_tag == io_in_bits_req_addr[31:13] & io_in_valid,
     metaWay_2_valid & metaWay_2_tag == io_in_bits_req_addr[31:13] & io_in_valid,
     metaWay_1_valid & metaWay_1_tag == io_in_bits_req_addr[31:13] & io_in_valid,
     metaWay_0_valid & metaWay_0_tag == io_in_bits_req_addr[31:13] & io_in_valid};	// src/main/scala/nutcore/mem/Cache.scala:174:31, :187:22, :190:{59,73,90}
  reg  [63:0] victimWaymask_lfsr;	// src/main/scala/utils/LFSR64.scala:25:23
  wire [3:0]  waymask =
    io_out_bits_hit_0
      ? hitVec
      : (|{~metaWay_3_valid, ~metaWay_2_valid, ~metaWay_1_valid, ~metaWay_0_valid})
          ? (metaWay_3_valid
               ? {1'h0,
                  (|{~metaWay_3_valid, ~metaWay_2_valid})
                    ? 3'h4
                    : {1'h0,
                       (|{~metaWay_3_valid, ~metaWay_2_valid, ~metaWay_1_valid})
                         ? 2'h2
                         : 2'h1}}
               : 4'h8)
          : 4'h1 << victimWaymask_lfsr[1:0];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :187:22, :190:90, :191:{42,53}, :193:{45,56}, :194:34, :195:{33,45}, :196:{8,20}, :197:{8,20}, :200:{20,49}, :211:34, src/main/scala/utils/LFSR64.scala:25:23
  `ifndef SYNTHESIS	// src/main/scala/nutcore/mem/Cache.scala:208:9
    always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:208:9
      automatic logic [2:0] _GEN =
        {1'h0, {1'h0, waymask[0]} + {1'h0, waymask[1]}}
        + {1'h0, {1'h0, waymask[2]} + {1'h0, waymask[3]}};	// src/main/scala/nutcore/mem/Cache.scala:177:33, :200:20, :201:16, :208:35
      if (~reset & io_in_valid & (|(_GEN[2:1]))) begin	// src/main/scala/nutcore/mem/Cache.scala:208:{9,35,45}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:208:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:208 assert(!(io.in.valid && PopCount(waymask) > 1.U))\n");	// src/main/scala/nutcore/mem/Cache.scala:208:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:208:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:208:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_out_bits_hit_0 = io_in_valid & (|hitVec);	// src/main/scala/nutcore/mem/Cache.scala:190:90, :211:{34,44}
  wire        isForwardData =
    io_in_valid & io_dataWriteBus_req_valid
    & io_dataWriteBus_req_bits_setIdx == io_in_bits_req_addr[12:3];	// src/main/scala/nutcore/mem/Cache.scala:78:35, :216:35, :217:30
  reg         isForwardDataReg;	// src/main/scala/nutcore/mem/Cache.scala:219:33
  reg  [63:0] forwardDataReg_data_data;	// src/main/scala/nutcore/mem/Cache.scala:222:33
  reg  [3:0]  forwardDataReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:222:33
  wire        io_in_ready_0 = ~io_in_valid | io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:179:23, :228:31
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      isForwardMetaReg <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:177:33
      victimWaymask_lfsr <= 64'h1234567887654321;	// src/main/scala/utils/LFSR64.scala:25:23
      isForwardDataReg <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:177:33, :219:33
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      automatic logic _GEN_0 = io_in_ready_0 & io_in_valid | ~io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:179:{20,23}, :228:31
      isForwardMetaReg <= ~_GEN_0 & (isForwardMeta | isForwardMetaReg);	// src/main/scala/nutcore/mem/Cache.scala:176:64, :177:33, :178:{24,43}, :179:{20,37,56}
      if (victimWaymask_lfsr == 64'h0)	// src/main/scala/utils/LFSR64.scala:25:23, :28:24
        victimWaymask_lfsr <= 64'h1;	// src/main/scala/utils/LFSR64.scala:25:23, :28:18
      else	// src/main/scala/utils/LFSR64.scala:28:24
        victimWaymask_lfsr <=
          {victimWaymask_lfsr[0] ^ victimWaymask_lfsr[1] ^ victimWaymask_lfsr[3]
             ^ victimWaymask_lfsr[4],
           victimWaymask_lfsr[63:1]};	// src/main/scala/utils/LFSR64.scala:25:23, :26:{19,29,39,43,49}, :28:{41,51}
      isForwardDataReg <= ~_GEN_0 & (isForwardData | isForwardDataReg);	// src/main/scala/nutcore/mem/Cache.scala:178:24, :179:{20,37,56}, :216:35, :219:33, :220:{24,43}, :221:{37,56}
    end
    if (isForwardMeta) begin	// src/main/scala/nutcore/mem/Cache.scala:176:64
      forwardMetaReg_data_tag <= io_metaWriteBus_req_bits_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:180:33
      forwardMetaReg_data_dirty <= io_metaWriteBus_req_bits_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:180:33
      forwardMetaReg_waymask <= io_metaWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:180:33
    end
    if (isForwardData) begin	// src/main/scala/nutcore/mem/Cache.scala:216:35
      forwardDataReg_data_data <= io_dataWriteBus_req_bits_data_data;	// src/main/scala/nutcore/mem/Cache.scala:222:33
      forwardDataReg_waymask <= io_dataWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:222:33
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:162:14
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:162:14
        end	// src/main/scala/nutcore/mem/Cache.scala:162:14
        isForwardMetaReg = _RANDOM[3'h0][0];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33
        forwardMetaReg_data_tag = _RANDOM[3'h0][26:8];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        forwardMetaReg_data_dirty = _RANDOM[3'h0][28];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        forwardMetaReg_waymask = {_RANDOM[3'h0][31:29], _RANDOM[3'h1][0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        victimWaymask_lfsr = {_RANDOM[3'h1][31:1], _RANDOM[3'h2], _RANDOM[3'h3][0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :180:33, src/main/scala/utils/LFSR64.scala:25:23
        isForwardDataReg = _RANDOM[3'h3][1];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :219:33, src/main/scala/utils/LFSR64.scala:25:23
        forwardDataReg_data_data =
          {_RANDOM[3'h3][31:12], _RANDOM[3'h4], _RANDOM[3'h5][11:0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :222:33, src/main/scala/utils/LFSR64.scala:25:23
        forwardDataReg_waymask = _RANDOM[3'h5][15:12];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :222:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :228:31
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_addr = io_in_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_cmd = io_in_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_wmask = io_in_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_wdata = io_in_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_metas_0_tag = metaWay_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_0_dirty =
    _metaWay_0_T ? forwardMeta_data_dirty : io_metaReadResp_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_1_tag = metaWay_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_1_dirty =
    _metaWay_1_T ? forwardMeta_data_dirty : io_metaReadResp_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_2_tag = metaWay_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_2_dirty =
    _metaWay_2_T ? forwardMeta_data_dirty : io_metaReadResp_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_3_tag = metaWay_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_3_dirty =
    _metaWay_3_T ? forwardMeta_data_dirty : io_metaReadResp_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_datas_0_data = io_dataReadResp_0_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_1_data = io_dataReadResp_1_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_2_data = io_dataReadResp_2_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_3_data = io_dataReadResp_3_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_hit = io_out_bits_hit_0;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :211:34
  assign io_out_bits_waymask = waymask;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :200:20
  assign io_out_bits_mmio =
    {io_in_bits_req_addr[31:30], ~(io_in_bits_req_addr[29:28])} == 4'h0
    | {io_in_bits_req_addr[31], ~(io_in_bits_req_addr[30])} == 2'h0;	// src/main/scala/nutcore/NutCore.scala:86:{11,24,44}, :87:15, src/main/scala/nutcore/mem/Cache.scala:162:14, :191:42, :194:34
  assign io_out_bits_isForwardData = isForwardDataReg | isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :219:33, :223:49
  assign io_out_bits_forwardData_data_data =
    isForwardData ? io_dataWriteBus_req_bits_data_data : forwardDataReg_data_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :222:33, :224:33
  assign io_out_bits_forwardData_waymask =
    isForwardData ? io_dataWriteBus_req_bits_waymask : forwardDataReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :222:33, :224:33
endmodule

module CacheStage3_1(	// src/main/scala/nutcore/mem/Cache.scala:235:14
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:235:14
                reset,	// src/main/scala/nutcore/mem/Cache.scala:235:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [31:0] io_in_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [7:0]  io_in_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [18:0] io_in_bits_metas_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_datas_0_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_1_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_2_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_3_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_hit,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_mmio,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_isForwardData,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_forwardData_data_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_forwardData_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_out_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_out_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_isFinish,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_dataReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [9:0]  io_dataReadBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_dataReadBus_resp_data_0_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_1_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_2_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_3_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [9:0]  io_dataWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_dataWriteBus_req_bits_data_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_dataWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_metaWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [6:0]  io_metaWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [18:0] io_metaWriteBus_req_bits_data_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_metaWriteBus_req_bits_data_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_metaWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mem_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_mem_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [31:0] io_mem_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mem_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_mem_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mmio_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_mmio_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mmio_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_mmio_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_cohResp_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_cohResp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_cohResp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataReadRespToL1	// src/main/scala/nutcore/mem/Cache.scala:252:14
);

  wire        io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:445:31
  wire        _GEN = io_in_valid & io_in_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:259:26, :270:35
  wire        hit = io_in_valid & io_in_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:260:25
  wire        miss = io_in_valid & ~io_in_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:261:{26,29}
  wire        probe = io_in_valid & io_in_bits_req_cmd == 4'h8;	// src/main/scala/bus/simplebus/SimpleBus.scala:79:23, src/main/scala/nutcore/mem/Cache.scala:235:14, :262:39
  wire        hitReadBurst = hit & io_in_bits_req_cmd == 4'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :263:26
  wire        _meta_T_10 =
    io_in_bits_waymask[0] & io_in_bits_metas_0_dirty | io_in_bits_waymask[1]
    & io_in_bits_metas_1_dirty | io_in_bits_waymask[2] & io_in_bits_metas_2_dirty
    | io_in_bits_waymask[3] & io_in_bits_metas_3_dirty;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36
  wire [18:0] metaHitWriteBus_x8_tag =
    (io_in_bits_waymask[0] ? io_in_bits_metas_0_tag : 19'h0)
    | (io_in_bits_waymask[1] ? io_in_bits_metas_1_tag : 19'h0)
    | (io_in_bits_waymask[2] ? io_in_bits_metas_2_tag : 19'h0)
    | (io_in_bits_waymask[3] ? io_in_bits_metas_3_tag : 19'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36
  wire [63:0] dataRead =
    io_in_bits_isForwardData & io_in_bits_waymask == io_in_bits_forwardData_waymask
      ? io_in_bits_forwardData_data_data
      : (io_in_bits_waymask[0] ? io_in_bits_datas_0_data : 64'h0)
        | (io_in_bits_waymask[1] ? io_in_bits_datas_1_data : 64'h0)
        | (io_in_bits_waymask[2] ? io_in_bits_datas_2_data : 64'h0)
        | (io_in_bits_waymask[3] ? io_in_bits_datas_3_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/Cache.scala:273:{49,71}, :275:21, :276:21
  wire [63:0] _wordMask_T_19 =
    {{8{io_in_bits_req_wmask[7]}},
     {8{io_in_bits_req_wmask[6]}},
     {8{io_in_bits_req_wmask[5]}},
     {8{io_in_bits_req_wmask[4]}},
     {8{io_in_bits_req_wmask[3]}},
     {8{io_in_bits_req_wmask[2]}},
     {8{io_in_bits_req_wmask[1]}},
     {8{io_in_bits_req_wmask[0]}}};	// src/main/scala/utils/BitUtils.scala:27:{26,29,45}
  wire [63:0] wordMask = io_in_bits_req_cmd[0] ? _wordMask_T_19 : 64'h0;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:276:21, src/main/scala/utils/BitUtils.scala:27:26
  reg  [2:0]  writeL2BeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        _io_isFinish_T_10 = io_out_ready & io_out_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:445:31
  wire        _dataHitWriteBus_x3_T = io_in_bits_req_cmd == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :279:32
  wire        _dataHitWriteBus_x3_T_1 = io_in_bits_req_cmd == 4'h7;	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/nutcore/mem/Cache.scala:235:14
  wire        hitWrite = hit & io_in_bits_req_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:260:25, :283:22
  wire        metaHitWriteBus_x5 = hitWrite & ~_meta_T_10;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:283:22, :289:{22,25}
  reg  [3:0]  state;	// src/main/scala/nutcore/mem/Cache.scala:294:22
  reg  [2:0]  readBeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  writeBeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]  state2;	// src/main/scala/nutcore/mem/Cache.scala:304:23
  wire        _io_mem_req_valid_T_1 = state == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :306:39
  wire        _io_dataReadRespToL1_T_2 = state == 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :306:66
  wire        _GEN_0 = state2 == 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23, :306:92
  wire        io_dataReadBus_req_valid_0 =
    (_io_mem_req_valid_T_1 | _io_dataReadRespToL1_T_2) & _GEN_0;	// src/main/scala/nutcore/mem/Cache.scala:306:{39,57,66,81,92}
  reg  [63:0] dataWay_0_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_1_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_2_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_3_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  wire [63:0] _dataHitWay_T_10 =
    (io_in_bits_waymask[0] ? dataWay_0_data : 64'h0)
    | (io_in_bits_waymask[1] ? dataWay_1_data : 64'h0)
    | (io_in_bits_waymask[2] ? dataWay_2_data : 64'h0)
    | (io_in_bits_waymask[3] ? dataWay_3_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/Cache.scala:276:21, :308:26
  wire        _io_mem_req_valid_T = state == 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :322:23
  wire [2:0]  cmd = _io_mem_req_valid_T ? 3'h2 : {&writeBeatCnt_value, 2'h3};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:322:{16,23}, :323:{8,29}
  wire        _io_dataReadRespToL1_T_3 = state2 == 2'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:304:23, :329:89
  wire        io_mem_req_valid_0 =
    _io_mem_req_valid_T | _io_mem_req_valid_T_1 & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:306:39, :322:23, :329:{48,78,89}
  wire        io_mmio_req_valid_0 = state == 4'h5;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :334:31
  reg         afterFirstRead;	// src/main/scala/nutcore/mem/Cache.scala:336:31
  reg         alreadyOutFire;	// src/main/scala/nutcore/mem/Cache.scala:337:33
  wire        _io_out_valid_T_8 = state == 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :338:68
  wire        readingFirst = ~afterFirstRead & io_mem_resp_valid & _io_out_valid_T_8;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :338:{22,58,68}
  reg  [63:0] inRdataRegDemand;	// src/main/scala/nutcore/mem/Cache.scala:339:35
  wire        io_cohResp_valid_0 =
    ~(|state) & probe | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:262:39, :294:22, :306:66, :329:89, :343:{31,43,53}, :344:46
  wire        _releaseLast_T_2 = _io_dataReadRespToL1_T_2 & io_cohResp_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:306:66, :343:53, :346:49
  reg  [2:0]  releaseLast_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        releaseLast = _releaseLast_T_2 & (&releaseLast_c_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:346:49
  reg  [2:0]  respToL1Last_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire [63:0] _dataRefill_T =
    readingFirst & io_in_bits_req_cmd[0] ? _wordMask_T_19 : 64'h0;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:276:21, :338:58, :402:67, src/main/scala/utils/BitUtils.scala:27:26
  wire        dataRefillWriteBus_x9 = _io_out_valid_T_8 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:338:68, :404:39
  wire        metaRefillWriteBus_req_valid =
    _io_out_valid_T_8 & io_mem_resp_valid & io_mem_resp_bits_cmd == 4'h6;	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/nutcore/mem/Cache.scala:235:14, :338:68, :412:59
  wire        _io_isFinish_T_9 = state == 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :446:48
  assign io_out_valid_0 =
    io_in_valid & ~probe
    & (hit
       | (io_in_bits_req_cmd[0] | _GEN
            ? _io_isFinish_T_9
            : afterFirstRead & ~alreadyOutFire));	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:260:25, :262:39, :270:35, :336:31, :337:33, :445:31, :446:48, :447:{8,28,45,60,107,110}
  `ifndef SYNTHESIS	// src/main/scala/nutcore/mem/Cache.scala:265:9
    always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9
      if (~reset & _GEN & hit) begin	// src/main/scala/nutcore/mem/Cache.scala:260:25, :265:9, :270:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:265:9
          $fwrite(32'h80000002, "Assertion failed: MMIO request should not hit in cache\n    at Cache.scala:265 assert(!(mmio && hit), \"MMIO request should not hit in cache\")\n");	// src/main/scala/nutcore/mem/Cache.scala:265:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:265:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:265:9
      end
      if (~reset & metaHitWriteBus_x5 & metaRefillWriteBus_req_valid) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9, :289:22, :412:59, :461:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:461:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:461 assert(!(metaHitWriteBus.req.valid && metaRefillWriteBus.req.valid))\n");	// src/main/scala/nutcore/mem/Cache.scala:461:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:461:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:461:9
      end
      if (~reset & hitWrite & dataRefillWriteBus_x9) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9, :283:22, :404:39, :462:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:462:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:462 assert(!(dataHitWriteBus.req.valid && dataRefillWriteBus.req.valid))\n");	// src/main/scala/nutcore/mem/Cache.scala:462:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:462:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:462:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      writeL2BeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
      readBeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      writeBeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      state2 <= 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23
      afterFirstRead <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:252:14, :297:18, :336:31
      alreadyOutFire <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:252:14, :297:18, :337:33
      releaseLast_c_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      respToL1Last_c_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      automatic logic _GEN_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _respToL1Fire_T;	// src/main/scala/nutcore/mem/Cache.scala:350:35
      automatic logic _respToL1Last_T_6;	// src/main/scala/nutcore/mem/Cache.scala:351:112
      automatic logic _GEN_2;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_3;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_4;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_5;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_6;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_7;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
      automatic logic _GEN_8;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18
      automatic logic _GEN_9;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      _GEN_1 = io_mem_req_ready & io_mem_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:329:48
      _respToL1Fire_T = hitReadBurst & io_out_ready;	// src/main/scala/nutcore/mem/Cache.scala:263:26, :350:35
      _respToL1Last_T_6 =
        (~(|state) | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3) & hitReadBurst
        & io_out_ready;	// src/main/scala/nutcore/mem/Cache.scala:263:26, :294:22, :306:66, :329:89, :343:31, :351:{48,71,112}
      _GEN_2 = state == 4'h5;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_3 = state == 4'h6;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_4 = state == 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_5 = state == 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_6 = state == 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_7 = _GEN_6 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
      _GEN_8 = _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18
      _GEN_9 = state == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      if (~(|state) | _GEN_8
          | ~(_GEN_6 & io_mem_resp_valid & _dataHitWriteBus_x3_T)) begin	// src/main/scala/nutcore/mem/Cache.scala:279:{32,83}, :294:22, :336:31, :343:31, :353:18, :385:31, :388:{52,75}
        if (_io_isFinish_T_10 & (_dataHitWriteBus_x3_T | _dataHitWriteBus_x3_T_1))	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:279:{20,32,60}
          writeL2BeatCnt_value <= writeL2BeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      end
      else	// src/main/scala/nutcore/mem/Cache.scala:279:83, :353:18
        writeL2BeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      if (|state) begin	// src/main/scala/nutcore/mem/Cache.scala:294:22, :343:31
        automatic logic respToL1Fire;	// src/main/scala/nutcore/mem/Cache.scala:350:51
        respToL1Fire = _respToL1Fire_T & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:329:89, :350:{35,51}
        if (_GEN_2) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (io_mmio_req_ready & io_mmio_req_valid_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:334:31
            state <= 4'h6;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_3) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (io_mmio_resp_valid)	// src/main/scala/nutcore/mem/Cache.scala:252:14
            state <= 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_4) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (probe & io_cohResp_valid_0 & releaseLast | respToL1Fire & _respToL1Last_T_6
              & (&respToL1Last_c_value))	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:262:39, :343:53, :350:51, :351:112, :376:{38,53,69}
            state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_5) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_6) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if (io_mem_resp_valid & io_mem_resp_bits_cmd == 4'h6)	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :385:31, :389:{44,52}
            state <= 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (_GEN_9) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
          if ((&{cmd[2], cmd[0]}) & _GEN_1)	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, :78:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:322:16, :395:43
            state <= 4'h4;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (state == 4'h4) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
          if (io_mem_resp_valid)	// src/main/scala/nutcore/mem/Cache.scala:252:14
            state <= 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        end
        else if (state == 4'h7 & (_io_isFinish_T_10 | alreadyOutFire))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :337:33, :353:18, :399:{55,74,82}
          state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        if (~(_GEN_2 | _GEN_3)) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:353:18
          if (_GEN_4) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
            if (io_cohResp_valid_0 | respToL1Fire)	// src/main/scala/nutcore/mem/Cache.scala:343:53, :350:51, :375:29
              readBeatCnt_value <= readBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
          end
          else if (_GEN_5) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
            if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
              readBeatCnt_value <= io_in_bits_req_addr[5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31
          end
          else if (_GEN_7)	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
            readBeatCnt_value <= readBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
        end
      end
      else if (probe) begin	// src/main/scala/nutcore/mem/Cache.scala:262:39
        if (io_cohResp_valid_0) begin	// src/main/scala/nutcore/mem/Cache.scala:343:53
          state <= {hit, 3'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:260:25, :294:22, :360:23
          readBeatCnt_value <= io_in_bits_req_addr[5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31
        end
      end
      else if (_respToL1Fire_T) begin	// src/main/scala/nutcore/mem/Cache.scala:350:35
        state <= 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        readBeatCnt_value <=
          (&(io_in_bits_req_addr[5:3])) ? 3'h0 : io_in_bits_req_addr[5:3] + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :322:23, :365:{33,49,93}
      end
      else if (miss | _GEN)	// src/main/scala/nutcore/mem/Cache.scala:261:26, :270:35, :366:26
        state <= _GEN ? 4'h5 : {2'h0, _meta_T_10, 1'h1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :254:28, :255:28, :270:35, :294:22, :304:23, :366:38, :367:{21,42}, :463:9
      if (~(|state) | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6
          | ~(_GEN_9 & _GEN_1)) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:15, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:294:22, :343:31, :353:18, :394:30
      end
      else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:353:18
        writeBeatCnt_value <= writeBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      if (_GEN_0) begin	// src/main/scala/nutcore/mem/Cache.scala:306:92
        if (io_dataReadBus_req_ready & io_dataReadBus_req_valid_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:306:81
          state2 <= 2'h1;	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60
      end
      else if (state2 == 2'h1)	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60, :311:19
        state2 <= 2'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:304:23
      else if (state2 == 2'h2
               & (_GEN_1 | io_cohResp_valid_0 | hitReadBurst & io_out_ready))	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:263:26, :304:23, :311:19, :314:{63,79,96,105}, :343:53
        state2 <= 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23
      afterFirstRead <= (|state) & (~_GEN_8 & _GEN_7 | afterFirstRead);	// src/main/scala/nutcore/mem/Cache.scala:294:22, :336:31, :343:31, :353:18, :355:22, :385:31, :386:24
      alreadyOutFire <= (|state) & (_io_isFinish_T_10 | alreadyOutFire);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:294:22, :337:33, :343:31, :353:18, :356:22
      if (_releaseLast_T_2)	// src/main/scala/nutcore/mem/Cache.scala:346:49
        releaseLast_c_value <= releaseLast_c_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      if (_respToL1Last_T_6)	// src/main/scala/nutcore/mem/Cache.scala:351:112
        respToL1Last_c_value <= respToL1Last_c_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
    end
    if (state2 == 2'h1) begin	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60
      dataWay_0_data <= io_dataReadBus_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_1_data <= io_dataReadBus_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_2_data <= io_dataReadBus_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_3_data <= io_dataReadBus_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
    end
    if (_GEN ? state == 4'h6 : readingFirst)	// src/main/scala/nutcore/mem/Cache.scala:235:14, :270:35, :294:22, :338:58, :340:{39,52}
      inRdataRegDemand <= _GEN ? io_mmio_resp_bits_rdata : io_mem_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:270:35, :339:{35,39}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      automatic logic [31:0] _RANDOM[0:10];	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:235:14
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:235:14
        end	// src/main/scala/nutcore/mem/Cache.scala:235:14
        writeL2BeatCnt_value = _RANDOM[4'h0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        state = _RANDOM[4'h0][6:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        readBeatCnt_value = _RANDOM[4'h0][10:8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        writeBeatCnt_value = _RANDOM[4'h0][13:11];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        state2 = _RANDOM[4'h0][15:14];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :304:23
        dataWay_0_data = {_RANDOM[4'h0][31:16], _RANDOM[4'h1], _RANDOM[4'h2][15:0]};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_1_data = {_RANDOM[4'h2][31:16], _RANDOM[4'h3], _RANDOM[4'h4][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_2_data = {_RANDOM[4'h4][31:16], _RANDOM[4'h5], _RANDOM[4'h6][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_3_data = {_RANDOM[4'h6][31:16], _RANDOM[4'h7], _RANDOM[4'h8][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        afterFirstRead = _RANDOM[4'h8][16];	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :336:31
        alreadyOutFire = _RANDOM[4'h8][17];	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :337:33
        inRdataRegDemand = {_RANDOM[4'h8][31:18], _RANDOM[4'h9], _RANDOM[4'hA][17:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :339:35
        releaseLast_c_value = _RANDOM[4'hA][20:18];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :339:35
        respToL1Last_c_value = _RANDOM[4'hA][23:21];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :339:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter2_SRAMBundleAW metaWriteArb (	// src/main/scala/nutcore/mem/Cache.scala:254:28
    .io_in_0_valid           (metaHitWriteBus_x5),	// src/main/scala/nutcore/mem/Cache.scala:289:22
    .io_in_0_bits_setIdx     (io_in_bits_req_addr[12:6]),	// src/main/scala/nutcore/mem/Cache.scala:77:45
    .io_in_0_bits_data_tag   (metaHitWriteBus_x8_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_0_bits_data_dirty (1'h1),	// src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :254:28, :255:28, :366:38, :463:9
    .io_in_0_bits_waymask    (io_in_bits_waymask),
    .io_in_1_valid           (metaRefillWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:412:59
    .io_in_1_bits_setIdx     (io_in_bits_req_addr[12:6]),	// src/main/scala/nutcore/mem/Cache.scala:77:45
    .io_in_1_bits_data_tag   (io_in_bits_req_addr[31:13]),	// src/main/scala/nutcore/mem/Cache.scala:258:31
    .io_in_1_bits_data_dirty (io_in_bits_req_cmd[0]),	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22
    .io_in_1_bits_waymask    (io_in_bits_waymask),
    .io_out_valid            (io_metaWriteBus_req_valid),
    .io_out_bits_setIdx      (io_metaWriteBus_req_bits_setIdx),
    .io_out_bits_data_tag    (io_metaWriteBus_req_bits_data_tag),
    .io_out_bits_data_dirty  (io_metaWriteBus_req_bits_data_dirty),
    .io_out_bits_waymask     (io_metaWriteBus_req_bits_waymask)
  );
  Arbiter2_SRAMBundleAW_1 dataWriteArb (	// src/main/scala/nutcore/mem/Cache.scala:255:28
    .io_in_0_valid          (hitWrite),	// src/main/scala/nutcore/mem/Cache.scala:283:22
    .io_in_0_bits_setIdx
      ({io_in_bits_req_addr[12:6],
        _dataHitWriteBus_x3_T | _dataHitWriteBus_x3_T_1
          ? writeL2BeatCnt_value
          : io_in_bits_req_addr[5:3]}),	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :279:32, :286:{35,51,88}
    .io_in_0_bits_data_data (io_in_bits_req_wdata & wordMask | dataRead & ~wordMask),	// src/main/scala/nutcore/mem/Cache.scala:275:21, :276:21, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    .io_in_0_bits_waymask   (io_in_bits_waymask),
    .io_in_1_valid          (dataRefillWriteBus_x9),	// src/main/scala/nutcore/mem/Cache.scala:404:39
    .io_in_1_bits_setIdx    ({io_in_bits_req_addr[12:6], readBeatCnt_value}),	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :404:72
    .io_in_1_bits_data_data
      (io_in_bits_req_wdata & _dataRefill_T | io_mem_resp_bits_rdata & ~_dataRefill_T),	// src/main/scala/nutcore/mem/Cache.scala:276:21, :402:67, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    .io_in_1_bits_waymask   (io_in_bits_waymask),
    .io_out_valid           (io_dataWriteBus_req_valid),
    .io_out_bits_setIdx     (io_dataWriteBus_req_bits_setIdx),
    .io_out_bits_data_data  (io_dataWriteBus_req_bits_data_data),
    .io_out_bits_waymask    (io_dataWriteBus_req_bits_waymask)
  );
  assign io_in_ready = io_out_ready & ~(|state) & ~hitReadBurst & ~miss & ~probe;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :261:26, :262:39, :263:26, :294:22, :343:31, :458:{55,73,79,82}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :445:31
  assign io_out_bits_cmd =
    {1'h0,
     io_in_bits_req_cmd[0] | io_in_bits_req_cmd[3]
       ? (io_in_bits_req_cmd[0] ? 3'h5 : 3'h0)
       : 3'h6};	// src/main/scala/bus/simplebus/SimpleBus.scala:73:33, :74:22, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :297:18, :347:54, :440:{21,27,79}
  assign io_out_bits_rdata = hit ? dataRead : inRdataRegDemand;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :275:21, :339:35, :439:29
  assign io_isFinish =
    probe
      ? io_cohResp_valid_0 & (miss ? ~(|state) : _io_dataReadRespToL1_T_2 & releaseLast)
      : hit | io_in_bits_req_cmd[0]
          ? _io_isFinish_T_10
          : _io_isFinish_T_9 & (_io_isFinish_T_10 | alreadyOutFire);	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :261:26, :262:39, :294:22, :306:66, :337:33, :343:{31,53}, :446:48, :454:{21,45,51,98}, :455:{8,13,68,84}
  assign io_dataReadBus_req_valid = io_dataReadBus_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :306:81
  assign io_dataReadBus_req_bits_setIdx =
    {io_in_bits_req_addr[12:6],
     _io_dataReadRespToL1_T_2 ? readBeatCnt_value : writeBeatCnt_value};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :258:31, :306:66, :307:{17,33}
  assign io_mem_req_valid = io_mem_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :329:48
  assign io_mem_req_bits_addr =
    _io_mem_req_valid_T
      ? {io_in_bits_req_addr[31:3], 3'h0}
      : {metaHitWriteBus_x8_tag, io_in_bits_req_addr[12:6], 6'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14, :258:31, :318:{35,44}, :321:18, :322:23, :324:35
  assign io_mem_req_bits_cmd = {1'h0, cmd};	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :297:18, :322:16
  assign io_mem_req_bits_wdata = _dataHitWay_T_10;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_mmio_req_valid = io_mmio_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :334:31
  assign io_mmio_req_bits_addr = io_in_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_mmio_req_bits_cmd = io_in_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_mmio_req_bits_wmask = io_in_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_mmio_req_bits_wdata = io_in_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_cohResp_valid = io_cohResp_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :343:53
  assign io_cohResp_bits_cmd =
    _io_dataReadRespToL1_T_2 ? {1'h0, releaseLast ? 3'h6 : 3'h0} : {1'h1, hit, 2'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, :117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :254:28, :255:28, :260:25, :297:18, :304:23, :306:66, :347:{29,54}, :348:8, :366:38, :463:9
  assign io_cohResp_bits_rdata = _dataHitWay_T_10;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_dataReadRespToL1 =
    hitReadBurst
    & (~(|state) & io_out_ready | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3);	// src/main/scala/nutcore/mem/Cache.scala:235:14, :263:26, :294:22, :306:66, :329:89, :343:31, :459:{39,60,76,99}
endmodule

module Arbiter2_SimpleBusReqBundle(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_0_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [63:0] io_in_0_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_1_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [63:0] io_in_1_bits_wdata,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_cmd,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [7:0]  io_out_bits_wmask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [63:0] io_out_bits_wdata	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : io_in_1_bits_addr;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_cmd = io_in_0_valid ? io_in_0_bits_cmd : io_in_1_bits_cmd;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wmask = io_in_0_valid ? io_in_0_bits_wmask : io_in_1_bits_wmask;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wdata = io_in_0_valid ? io_in_0_bits_wdata : io_in_1_bits_wdata;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

module Cache_1(	// src/main/scala/nutcore/mem/Cache.scala:478:7
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:478:7
                reset,	// src/main/scala/nutcore/mem/Cache.scala:478:7
  output        io_in_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_in_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [7:0]  io_in_req_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_in_resp_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_in_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_out_mem_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_out_mem_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [31:0] io_out_mem_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_out_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_out_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_out_mem_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [3:0]  io_out_mem_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_out_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_out_coh_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_out_coh_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [31:0] io_out_coh_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_out_coh_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_out_coh_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_out_coh_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_out_coh_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_mmio_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_mmio_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_mmio_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_mmio_resp_bits_rdata	// src/main/scala/nutcore/mem/Cache.scala:122:14
);

  wire        _arb_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [31:0] _arb_io_out_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [3:0]  _arb_io_out_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [7:0]  _arb_io_out_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [63:0] _arb_io_out_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire        _dataArray_io_r_0_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire        _dataArray_io_r_1_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire        _metaArray_io_r_0_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_0_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_1_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_2_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [18:0] _metaArray_io_r_0_resp_data_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_3_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _s3_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_out_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_isFinish;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [9:0]  _s3_io_dataReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataWriteBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [9:0]  _s3_io_dataWriteBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [63:0] _s3_io_dataWriteBus_req_bits_data_data;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_dataWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_metaWriteBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [6:0]  _s3_io_metaWriteBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [18:0] _s3_io_metaWriteBus_req_bits_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_metaWriteBus_req_bits_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_metaWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataReadRespToL1;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s2_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [31:0] _s2_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [7:0]  _s2_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [18:0] _s2_io_out_bits_metas_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_0_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_1_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_2_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_3_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_forwardData_data_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_forwardData_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s1_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [31:0] _s1_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [3:0]  _s1_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [7:0]  _s1_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [63:0] _s1_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_metaReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [6:0]  _s1_io_metaReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_dataReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [9:0]  _s1_io_dataReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  reg         valid;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [31:0] s2_io_in_bits_r_req_addr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s2_io_in_bits_r_req_cmd;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [7:0]  s2_io_in_bits_r_req_wmask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s2_io_in_bits_r_req_wdata;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         valid_1;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [31:0] s3_io_in_bits_r_req_addr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_req_cmd;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [7:0]  s3_io_in_bits_r_req_wmask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_req_wdata;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_0_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_0_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_1_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_1_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_2_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_2_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [18:0] s3_io_in_bits_r_metas_3_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_3_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_0_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_1_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_2_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_3_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_hit;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_waymask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_mmio;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_isForwardData;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_forwardData_data_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_forwardData_waymask;	// src/main/scala/utils/Pipeline.scala:30:28
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
    automatic logic _s2_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    automatic logic _s3_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    _s2_io_in_bits_T = _s1_io_out_valid & _s2_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:480:18, :481:18, src/main/scala/utils/Pipeline.scala:26:22
    _s3_io_in_bits_T = _s2_io_out_valid & _s3_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:481:18, :482:18, src/main/scala/utils/Pipeline.scala:26:22
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      valid <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:482:18, :502:64, :503:64, src/main/scala/utils/Pipeline.scala:24:24
      valid_1 <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:482:18, :502:64, :503:64, src/main/scala/utils/Pipeline.scala:24:24
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      valid <= _s2_io_in_bits_T | ~(_s3_io_in_ready & _s2_io_out_valid) & valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:481:18, :482:18, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}
      valid_1 <= _s3_io_in_bits_T | ~_s3_io_isFinish & valid_1;	// src/main/scala/nutcore/mem/Cache.scala:482:18, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}
    end
    if (_s2_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      s2_io_in_bits_r_req_addr <= _s1_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_cmd <= _s1_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_wmask <= _s1_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_wdata <= _s1_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
    end
    if (_s3_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      s3_io_in_bits_r_req_addr <= _s2_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_cmd <= _s2_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_wmask <= _s2_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_wdata <= _s2_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_0_tag <= _s2_io_out_bits_metas_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_0_dirty <= _s2_io_out_bits_metas_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_1_tag <= _s2_io_out_bits_metas_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_1_dirty <= _s2_io_out_bits_metas_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_2_tag <= _s2_io_out_bits_metas_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_2_dirty <= _s2_io_out_bits_metas_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_3_tag <= _s2_io_out_bits_metas_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_3_dirty <= _s2_io_out_bits_metas_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_0_data <= _s2_io_out_bits_datas_0_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_1_data <= _s2_io_out_bits_datas_1_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_2_data <= _s2_io_out_bits_datas_2_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_3_data <= _s2_io_out_bits_datas_3_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_hit <= _s2_io_out_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_waymask <= _s2_io_out_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_mmio <= _s2_io_out_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_isForwardData <= _s2_io_out_bits_isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_forwardData_data_data <= _s2_io_out_bits_forwardData_data_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_forwardData_waymask <= _s2_io_out_bits_forwardData_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      automatic logic [31:0] _RANDOM[0:20];	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:478:7
        for (logic [4:0] i = 5'h0; i < 5'h15; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:478:7
        end	// src/main/scala/nutcore/mem/Cache.scala:478:7
        valid = _RANDOM[5'h0][0];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24
        s2_io_in_bits_r_req_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        s2_io_in_bits_r_req_cmd = _RANDOM[5'h1][7:4];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s2_io_in_bits_r_req_wmask = _RANDOM[5'h1][15:8];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s2_io_in_bits_r_req_wdata =
          {_RANDOM[5'h1][31:16], _RANDOM[5'h2], _RANDOM[5'h3][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        valid_1 = _RANDOM[5'h3][16];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        s3_io_in_bits_r_req_addr = {_RANDOM[5'h3][31:17], _RANDOM[5'h4][16:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_cmd = _RANDOM[5'h4][23:20];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_wmask = _RANDOM[5'h4][31:24];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_wdata = {_RANDOM[5'h5], _RANDOM[5'h6]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_0_tag = _RANDOM[5'h7][18:0];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_0_dirty = _RANDOM[5'h7][20];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_1_tag = {_RANDOM[5'h7][31:21], _RANDOM[5'h8][7:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_1_dirty = _RANDOM[5'h8][9];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_2_tag = _RANDOM[5'h8][28:10];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_2_dirty = _RANDOM[5'h8][30];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_3_tag = {_RANDOM[5'h8][31], _RANDOM[5'h9][17:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_3_dirty = _RANDOM[5'h9][19];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_0_data =
          {_RANDOM[5'h9][31:20], _RANDOM[5'hA], _RANDOM[5'hB][19:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_1_data =
          {_RANDOM[5'hB][31:20], _RANDOM[5'hC], _RANDOM[5'hD][19:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_2_data =
          {_RANDOM[5'hD][31:20], _RANDOM[5'hE], _RANDOM[5'hF][19:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_3_data =
          {_RANDOM[5'hF][31:20], _RANDOM[5'h10], _RANDOM[5'h11][19:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_hit = _RANDOM[5'h11][20];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_waymask = _RANDOM[5'h11][24:21];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_mmio = _RANDOM[5'h11][25];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_isForwardData = _RANDOM[5'h11][26];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_forwardData_data_data =
          {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_forwardData_waymask = _RANDOM[5'h14][8:5];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CacheStage1_1 s1 (	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_in_ready                    (_s1_io_in_ready),
    .io_in_valid                    (_arb_io_out_valid),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_addr                (_arb_io_out_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_cmd                 (_arb_io_out_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_wmask               (_arb_io_out_bits_wmask),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_wdata               (_arb_io_out_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_out_ready                   (_s2_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:481:18
    .io_out_valid                   (_s1_io_out_valid),
    .io_out_bits_req_addr           (_s1_io_out_bits_req_addr),
    .io_out_bits_req_cmd            (_s1_io_out_bits_req_cmd),
    .io_out_bits_req_wmask          (_s1_io_out_bits_req_wmask),
    .io_out_bits_req_wdata          (_s1_io_out_bits_req_wdata),
    .io_metaReadBus_req_ready       (_metaArray_io_r_0_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadBus_req_valid       (_s1_io_metaReadBus_req_valid),
    .io_metaReadBus_req_bits_setIdx (_s1_io_metaReadBus_req_bits_setIdx),
    .io_dataReadBus_req_ready       (_dataArray_io_r_0_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_req_valid       (_s1_io_dataReadBus_req_valid),
    .io_dataReadBus_req_bits_setIdx (_s1_io_dataReadBus_req_bits_setIdx)
  );
  CacheStage2_1 s2 (	// src/main/scala/nutcore/mem/Cache.scala:481:18
    .clock                               (clock),
    .reset                               (reset),
    .io_in_ready                         (_s2_io_in_ready),
    .io_in_valid                         (valid),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_req_addr                 (s2_io_in_bits_r_req_addr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_cmd                  (s2_io_in_bits_r_req_cmd),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wmask                (s2_io_in_bits_r_req_wmask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wdata                (s2_io_in_bits_r_req_wdata),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_ready                        (_s3_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_out_valid                        (_s2_io_out_valid),
    .io_out_bits_req_addr                (_s2_io_out_bits_req_addr),
    .io_out_bits_req_cmd                 (_s2_io_out_bits_req_cmd),
    .io_out_bits_req_wmask               (_s2_io_out_bits_req_wmask),
    .io_out_bits_req_wdata               (_s2_io_out_bits_req_wdata),
    .io_out_bits_metas_0_tag             (_s2_io_out_bits_metas_0_tag),
    .io_out_bits_metas_0_dirty           (_s2_io_out_bits_metas_0_dirty),
    .io_out_bits_metas_1_tag             (_s2_io_out_bits_metas_1_tag),
    .io_out_bits_metas_1_dirty           (_s2_io_out_bits_metas_1_dirty),
    .io_out_bits_metas_2_tag             (_s2_io_out_bits_metas_2_tag),
    .io_out_bits_metas_2_dirty           (_s2_io_out_bits_metas_2_dirty),
    .io_out_bits_metas_3_tag             (_s2_io_out_bits_metas_3_tag),
    .io_out_bits_metas_3_dirty           (_s2_io_out_bits_metas_3_dirty),
    .io_out_bits_datas_0_data            (_s2_io_out_bits_datas_0_data),
    .io_out_bits_datas_1_data            (_s2_io_out_bits_datas_1_data),
    .io_out_bits_datas_2_data            (_s2_io_out_bits_datas_2_data),
    .io_out_bits_datas_3_data            (_s2_io_out_bits_datas_3_data),
    .io_out_bits_hit                     (_s2_io_out_bits_hit),
    .io_out_bits_waymask                 (_s2_io_out_bits_waymask),
    .io_out_bits_mmio                    (_s2_io_out_bits_mmio),
    .io_out_bits_isForwardData           (_s2_io_out_bits_isForwardData),
    .io_out_bits_forwardData_data_data   (_s2_io_out_bits_forwardData_data_data),
    .io_out_bits_forwardData_waymask     (_s2_io_out_bits_forwardData_waymask),
    .io_metaReadResp_0_tag               (_metaArray_io_r_0_resp_data_0_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_0_valid             (_metaArray_io_r_0_resp_data_0_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_0_dirty             (_metaArray_io_r_0_resp_data_0_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_tag               (_metaArray_io_r_0_resp_data_1_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_valid             (_metaArray_io_r_0_resp_data_1_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_dirty             (_metaArray_io_r_0_resp_data_1_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_tag               (_metaArray_io_r_0_resp_data_2_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_valid             (_metaArray_io_r_0_resp_data_2_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_dirty             (_metaArray_io_r_0_resp_data_2_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_tag               (_metaArray_io_r_0_resp_data_3_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_valid             (_metaArray_io_r_0_resp_data_3_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_dirty             (_metaArray_io_r_0_resp_data_3_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_dataReadResp_0_data              (_dataArray_io_r_0_resp_data_0_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_1_data              (_dataArray_io_r_0_resp_data_1_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_2_data              (_dataArray_io_r_0_resp_data_2_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_3_data              (_dataArray_io_r_0_resp_data_3_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_metaWriteBus_req_valid           (_s3_io_metaWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_valid           (_s3_io_dataWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_setIdx     (_s3_io_dataWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_data_data  (_s3_io_dataWriteBus_req_bits_data_data),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_waymask    (_s3_io_dataWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  CacheStage3_1 s3 (	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .clock                               (clock),
    .reset                               (reset),
    .io_in_ready                         (_s3_io_in_ready),
    .io_in_valid                         (valid_1),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_req_addr                 (s3_io_in_bits_r_req_addr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_cmd                  (s3_io_in_bits_r_req_cmd),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wmask                (s3_io_in_bits_r_req_wmask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wdata                (s3_io_in_bits_r_req_wdata),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_0_tag              (s3_io_in_bits_r_metas_0_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_0_dirty            (s3_io_in_bits_r_metas_0_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_1_tag              (s3_io_in_bits_r_metas_1_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_1_dirty            (s3_io_in_bits_r_metas_1_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_2_tag              (s3_io_in_bits_r_metas_2_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_2_dirty            (s3_io_in_bits_r_metas_2_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_3_tag              (s3_io_in_bits_r_metas_3_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_3_dirty            (s3_io_in_bits_r_metas_3_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_0_data             (s3_io_in_bits_r_datas_0_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_1_data             (s3_io_in_bits_r_datas_1_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_2_data             (s3_io_in_bits_r_datas_2_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_3_data             (s3_io_in_bits_r_datas_3_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_hit                      (s3_io_in_bits_r_hit),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_waymask                  (s3_io_in_bits_r_waymask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_mmio                     (s3_io_in_bits_r_mmio),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_isForwardData            (s3_io_in_bits_r_isForwardData),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_forwardData_data_data    (s3_io_in_bits_r_forwardData_data_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_forwardData_waymask      (s3_io_in_bits_r_forwardData_waymask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_ready                        (io_in_resp_ready),
    .io_out_valid                        (_s3_io_out_valid),
    .io_out_bits_cmd                     (_s3_io_out_bits_cmd),
    .io_out_bits_rdata                   (io_in_resp_bits_rdata),
    .io_isFinish                         (_s3_io_isFinish),
    .io_dataReadBus_req_ready            (_dataArray_io_r_1_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_req_valid            (_s3_io_dataReadBus_req_valid),
    .io_dataReadBus_req_bits_setIdx      (_s3_io_dataReadBus_req_bits_setIdx),
    .io_dataReadBus_resp_data_0_data     (_dataArray_io_r_1_resp_data_0_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_1_data     (_dataArray_io_r_1_resp_data_1_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_2_data     (_dataArray_io_r_1_resp_data_2_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_3_data     (_dataArray_io_r_1_resp_data_3_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataWriteBus_req_valid           (_s3_io_dataWriteBus_req_valid),
    .io_dataWriteBus_req_bits_setIdx     (_s3_io_dataWriteBus_req_bits_setIdx),
    .io_dataWriteBus_req_bits_data_data  (_s3_io_dataWriteBus_req_bits_data_data),
    .io_dataWriteBus_req_bits_waymask    (_s3_io_dataWriteBus_req_bits_waymask),
    .io_metaWriteBus_req_valid           (_s3_io_metaWriteBus_req_valid),
    .io_metaWriteBus_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),
    .io_metaWriteBus_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),
    .io_metaWriteBus_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),
    .io_metaWriteBus_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask),
    .io_mem_req_ready                    (io_out_mem_req_ready),
    .io_mem_req_valid                    (io_out_mem_req_valid),
    .io_mem_req_bits_addr                (io_out_mem_req_bits_addr),
    .io_mem_req_bits_cmd                 (io_out_mem_req_bits_cmd),
    .io_mem_req_bits_wdata               (io_out_mem_req_bits_wdata),
    .io_mem_resp_valid                   (io_out_mem_resp_valid),
    .io_mem_resp_bits_cmd                (io_out_mem_resp_bits_cmd),
    .io_mem_resp_bits_rdata              (io_out_mem_resp_bits_rdata),
    .io_mmio_req_ready                   (io_mmio_req_ready),
    .io_mmio_req_valid                   (io_mmio_req_valid),
    .io_mmio_req_bits_addr               (io_mmio_req_bits_addr),
    .io_mmio_req_bits_cmd                (io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask              (io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata              (io_mmio_req_bits_wdata),
    .io_mmio_resp_valid                  (io_mmio_resp_valid),
    .io_mmio_resp_bits_rdata             (io_mmio_resp_bits_rdata),
    .io_cohResp_valid                    (io_out_coh_resp_valid),
    .io_cohResp_bits_cmd                 (io_out_coh_resp_bits_cmd),
    .io_cohResp_bits_rdata               (io_out_coh_resp_bits_rdata),
    .io_dataReadRespToL1                 (_s3_io_dataReadRespToL1)
  );
  SRAMTemplateWithArbiter metaArray (	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .clock                    (clock),
    .reset                    (reset),
    .io_r_0_req_ready         (_metaArray_io_r_0_req_ready),
    .io_r_0_req_valid         (_s1_io_metaReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_req_bits_setIdx   (_s1_io_metaReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_resp_data_0_tag   (_metaArray_io_r_0_resp_data_0_tag),
    .io_r_0_resp_data_0_valid (_metaArray_io_r_0_resp_data_0_valid),
    .io_r_0_resp_data_0_dirty (_metaArray_io_r_0_resp_data_0_dirty),
    .io_r_0_resp_data_1_tag   (_metaArray_io_r_0_resp_data_1_tag),
    .io_r_0_resp_data_1_valid (_metaArray_io_r_0_resp_data_1_valid),
    .io_r_0_resp_data_1_dirty (_metaArray_io_r_0_resp_data_1_dirty),
    .io_r_0_resp_data_2_tag   (_metaArray_io_r_0_resp_data_2_tag),
    .io_r_0_resp_data_2_valid (_metaArray_io_r_0_resp_data_2_valid),
    .io_r_0_resp_data_2_dirty (_metaArray_io_r_0_resp_data_2_dirty),
    .io_r_0_resp_data_3_tag   (_metaArray_io_r_0_resp_data_3_tag),
    .io_r_0_resp_data_3_valid (_metaArray_io_r_0_resp_data_3_valid),
    .io_r_0_resp_data_3_dirty (_metaArray_io_r_0_resp_data_3_dirty),
    .io_w_req_valid           (_s3_io_metaWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  SRAMTemplateWithArbiter_1 dataArray (	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .clock                   (clock),
    .reset                   (reset),
    .io_r_0_req_ready        (_dataArray_io_r_0_req_ready),
    .io_r_0_req_valid        (_s1_io_dataReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_req_bits_setIdx  (_s1_io_dataReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_resp_data_0_data (_dataArray_io_r_0_resp_data_0_data),
    .io_r_0_resp_data_1_data (_dataArray_io_r_0_resp_data_1_data),
    .io_r_0_resp_data_2_data (_dataArray_io_r_0_resp_data_2_data),
    .io_r_0_resp_data_3_data (_dataArray_io_r_0_resp_data_3_data),
    .io_r_1_req_ready        (_dataArray_io_r_1_req_ready),
    .io_r_1_req_valid        (_s3_io_dataReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_r_1_req_bits_setIdx  (_s3_io_dataReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_r_1_resp_data_0_data (_dataArray_io_r_1_resp_data_0_data),
    .io_r_1_resp_data_1_data (_dataArray_io_r_1_resp_data_1_data),
    .io_r_1_resp_data_2_data (_dataArray_io_r_1_resp_data_2_data),
    .io_r_1_resp_data_3_data (_dataArray_io_r_1_resp_data_3_data),
    .io_w_req_valid          (_s3_io_dataWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_setIdx    (_s3_io_dataWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_data (_s3_io_dataWriteBus_req_bits_data_data),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_waymask   (_s3_io_dataWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  Arbiter2_SimpleBusReqBundle arb (	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_0_ready      (io_out_coh_req_ready),
    .io_in_0_valid      (io_out_coh_req_valid),
    .io_in_0_bits_addr  (io_out_coh_req_bits_addr),
    .io_in_0_bits_cmd   (4'h8),	// src/main/scala/nutcore/mem/Cache.scala:122:14, :493:19
    .io_in_0_bits_wmask (8'hFF),	// src/main/scala/nutcore/mem/Cache.scala:122:14, :478:7, :482:18, :493:19
    .io_in_0_bits_wdata (io_out_coh_req_bits_wdata),
    .io_in_1_ready      (io_in_req_ready),
    .io_in_1_valid      (io_in_req_valid),
    .io_in_1_bits_addr  (io_in_req_bits_addr),
    .io_in_1_bits_cmd   (io_in_req_bits_cmd),
    .io_in_1_bits_wmask (io_in_req_bits_wmask),
    .io_in_1_bits_wdata (io_in_req_bits_wdata),
    .io_out_ready       (_s1_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_out_valid       (_arb_io_out_valid),
    .io_out_bits_addr   (_arb_io_out_bits_addr),
    .io_out_bits_cmd    (_arb_io_out_bits_cmd),
    .io_out_bits_wmask  (_arb_io_out_bits_wmask),
    .io_out_bits_wdata  (_arb_io_out_bits_wdata)
  );
  assign io_in_resp_valid =
    ~(_s3_io_out_valid & _s3_io_out_bits_cmd == 4'h4)
    & (_s3_io_out_valid | _s3_io_dataReadRespToL1);	// src/main/scala/bus/simplebus/SimpleBus.scala:95:24, src/main/scala/nutcore/mem/Cache.scala:478:7, :482:18, :510:{26,43,98}
  assign io_in_resp_bits_cmd = _s3_io_out_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:478:7, :482:18
endmodule

module NutCore(	// src/main/scala/nutcore/NutCore.scala:90:7
  input         clock,	// src/main/scala/nutcore/NutCore.scala:90:7
                reset,	// src/main/scala/nutcore/NutCore.scala:90:7
                io_imem_mem_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_imem_mem_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [31:0] io_imem_mem_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_imem_mem_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_imem_mem_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_imem_mem_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_imem_mem_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_imem_mem_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_dmem_mem_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_dmem_mem_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [31:0] io_dmem_mem_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_dmem_mem_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_dmem_mem_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_dmem_mem_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_dmem_mem_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_dmem_mem_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_dmem_coh_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_dmem_coh_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [31:0] io_dmem_coh_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_dmem_coh_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_dmem_coh_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_dmem_coh_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_dmem_coh_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_mmio_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_mmio_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_mmio_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_mmio_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_mmio_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_frontend_req_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_frontend_req_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [31:0] io_frontend_req_bits_addr,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [3:0]  io_frontend_req_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [7:0]  io_frontend_req_bits_wmask,	// src/main/scala/nutcore/NutCore.scala:97:14
  input  [63:0] io_frontend_req_bits_wdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  input         io_frontend_resp_ready,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        io_frontend_resp_valid,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [3:0]  io_frontend_resp_bits_cmd,	// src/main/scala/nutcore/NutCore.scala:97:14
  output [63:0] io_frontend_resp_bits_rdata,	// src/main/scala/nutcore/NutCore.scala:97:14
  output        frontend_idu__WIRE__bore,
  input         backend_exu_csr_msip__bore,
                backend_exu_csr_meip__bore,
                backend_exu_csr_mtip__bore
);

  wire             _io_dmem_cache_io_in_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_dmem_cache_io_in_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]       _io_dmem_cache_io_in_resp_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_dmem_cache_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_dmem_cache_io_mmio_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [31:0]      _io_dmem_cache_io_mmio_req_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]       _io_dmem_cache_io_mmio_req_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [7:0]       _io_dmem_cache_io_mmio_req_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_dmem_cache_io_mmio_req_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _dtlb_io_in_req_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_in_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _dtlb_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_out_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _dtlb_io_out_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [3:0]       _dtlb_io_out_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [7:0]       _dtlb_io_out_req_bits_wmask;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _dtlb_io_out_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_mem_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _dtlb_io_mem_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [3:0]       _dtlb_io_mem_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _dtlb_io_mem_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_csrMMU_loadPF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb_io_csrMMU_storePF;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [38:0]      _dtlb_io_csrMMU_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_2__bore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_2__bore_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_2__bore_1;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE__bore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_1__bore;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dtlb__WIRE_1__bore_0;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _io_imem_cache_io_in_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_imem_cache_io_in_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_imem_cache_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [86:0]      _io_imem_cache_io_in_resp_bits_user;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_imem_cache_io_mmio_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [31:0]      _io_imem_cache_io_mmio_req_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]       _io_imem_cache_io_mmio_req_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [7:0]       _io_imem_cache_io_mmio_req_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0]      _io_imem_cache_io_mmio_req_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _io_imem_cache_io_empty;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire             _itlb_io_in_req_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_in_resp_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _itlb_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [86:0]      _itlb_io_in_resp_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_out_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _itlb_io_out_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [86:0]      _itlb_io_out_req_bits_user;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_out_resp_ready;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_mem_req_valid;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [31:0]      _itlb_io_mem_req_bits_addr;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [3:0]       _itlb_io_mem_req_bits_cmd;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire [63:0]      _itlb_io_mem_req_bits_wdata;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _itlb_io_ipf;	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
  wire             _dmemXbar_io_in_0_req_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_0_resp_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_in_0_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_1_req_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_1_resp_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_in_1_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_2_req_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_in_2_resp_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_in_2_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_out_req_valid;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [31:0]      _dmemXbar_io_out_req_bits_addr;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [3:0]       _dmemXbar_io_out_req_bits_cmd;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [7:0]       _dmemXbar_io_out_req_bits_wmask;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire [63:0]      _dmemXbar_io_out_req_bits_wdata;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _dmemXbar_io_out_resp_ready;	// src/main/scala/nutcore/NutCore.scala:151:26
  wire             _mmioXbar_io_in_0_req_ready;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _mmioXbar_io_in_0_resp_valid;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire [63:0]      _mmioXbar_io_in_0_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _mmioXbar_io_in_1_req_ready;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _mmioXbar_io_in_1_resp_valid;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire [63:0]      _mmioXbar_io_in_1_resp_bits_rdata;	// src/main/scala/nutcore/NutCore.scala:150:26
  wire             _backend_io_in_0_ready;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_dmem_req_valid;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_io_dmem_req_bits_addr;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [3:0]       _backend_io_dmem_req_bits_cmd;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [7:0]       _backend_io_dmem_req_bits_wmask;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [63:0]      _backend_io_dmem_req_bits_wdata;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [1:0]       _backend_io_memMMU_imem_privilegeMode;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [1:0]       _backend_io_memMMU_dmem_privilegeMode;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_memMMU_dmem_status_sum;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_memMMU_dmem_status_mxr;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_io_redirect_target;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_io_redirect_valid;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [11:0]      _backend_exu_csr__WIRE__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [11:0]      _backend_exu_csr__WIRE__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE_1__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE_1__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE_1__bore_1;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_valid;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_exu_alu_REG__bore_pc;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_isMissPredict;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [38:0]      _backend_exu_alu_REG__bore_actualTarget;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_actualTaken;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [6:0]       _backend_exu_alu_REG__bore_fuOpType;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [1:0]       _backend_exu_alu_REG__bore_btbType;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_alu_REG__bore_isRVC;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_lsu__WIRE__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [63:0]      _backend_exu_csr_satp__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire [63:0]      _backend_exu_csr_satp__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE__bore;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _backend_exu_mou__WIRE__bore_0;	// src/main/scala/nutcore/NutCore.scala:146:25
  wire             _frontend_io_imem_req_valid;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_imem_req_bits_addr;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [86:0]      _frontend_io_imem_req_bits_user;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_imem_resp_ready;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_valid;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_0_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_0_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_0_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [3:0]       _frontend_io_out_0_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [2:0]       _frontend_io_out_0_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [6:0]       _frontend_io_out_0_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_0_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_0_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_0_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_0_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_0_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_valid;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [38:0]      _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [3:0]       _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [2:0]       _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [6:0]       _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [4:0]       _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire             _frontend_io_out_1_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [63:0]      _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34
  wire [3:0]       _frontend_io_flushVec;	// src/main/scala/nutcore/NutCore.scala:103:34
  reg  [63:0]      dataBuffer_0_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_0_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_0_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_0_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_0_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_0_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_0_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_0_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_0_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_0_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_0_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_1_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_1_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_1_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_1_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_1_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_1_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_1_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_1_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_1_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_1_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_1_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_2_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_2_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_2_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_2_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_2_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_2_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_2_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_2_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_2_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_2_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_2_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_3_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_3_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [38:0]      dataBuffer_3_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [3:0]       dataBuffer_3_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [2:0]       dataBuffer_3_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [6:0]       dataBuffer_3_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_3_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_3_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [4:0]       dataBuffer_3_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg              dataBuffer_3_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [63:0]      dataBuffer_3_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29
  reg  [1:0]       ringBufferHead;	// src/main/scala/utils/PipelineVector.scala:30:33
  reg  [1:0]       ringBufferTail;	// src/main/scala/utils/PipelineVector.scala:31:33
  wire             ringBufferAllowin =
    ringBufferHead + 2'h1 != ringBufferTail & ringBufferHead - 2'h2 != ringBufferTail;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33, :33:{63,74,124}, :45:63
  wire             _frontend_io_out_0_ready_T_1 =
    ringBufferAllowin | ~_frontend_io_out_0_valid;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:33:124, :50:{36,39}
  wire             _frontend_io_out_1_ready_T_1 =
    ringBufferAllowin | ~_frontend_io_out_1_valid;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:33:124, :51:{36,39}
  wire [3:0][63:0] _GEN =
    {{dataBuffer_3_cf_instr},
     {dataBuffer_2_cf_instr},
     {dataBuffer_1_cf_instr},
     {dataBuffer_0_cf_instr}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][38:0] _GEN_0 =
    {{dataBuffer_3_cf_pc},
     {dataBuffer_2_cf_pc},
     {dataBuffer_1_cf_pc},
     {dataBuffer_0_cf_pc}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][38:0] _GEN_1 =
    {{dataBuffer_3_cf_pnpc},
     {dataBuffer_2_cf_pnpc},
     {dataBuffer_1_cf_pnpc},
     {dataBuffer_0_cf_pnpc}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_2 =
    {{dataBuffer_3_cf_exceptionVec_1},
     {dataBuffer_2_cf_exceptionVec_1},
     {dataBuffer_1_cf_exceptionVec_1},
     {dataBuffer_0_cf_exceptionVec_1}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_3 =
    {{dataBuffer_3_cf_exceptionVec_2},
     {dataBuffer_2_cf_exceptionVec_2},
     {dataBuffer_1_cf_exceptionVec_2},
     {dataBuffer_0_cf_exceptionVec_2}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_4 =
    {{dataBuffer_3_cf_exceptionVec_12},
     {dataBuffer_2_cf_exceptionVec_12},
     {dataBuffer_1_cf_exceptionVec_12},
     {dataBuffer_0_cf_exceptionVec_12}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_5 =
    {{dataBuffer_3_cf_intrVec_0},
     {dataBuffer_2_cf_intrVec_0},
     {dataBuffer_1_cf_intrVec_0},
     {dataBuffer_0_cf_intrVec_0}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_6 =
    {{dataBuffer_3_cf_intrVec_1},
     {dataBuffer_2_cf_intrVec_1},
     {dataBuffer_1_cf_intrVec_1},
     {dataBuffer_0_cf_intrVec_1}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_7 =
    {{dataBuffer_3_cf_intrVec_2},
     {dataBuffer_2_cf_intrVec_2},
     {dataBuffer_1_cf_intrVec_2},
     {dataBuffer_0_cf_intrVec_2}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_8 =
    {{dataBuffer_3_cf_intrVec_3},
     {dataBuffer_2_cf_intrVec_3},
     {dataBuffer_1_cf_intrVec_3},
     {dataBuffer_0_cf_intrVec_3}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_9 =
    {{dataBuffer_3_cf_intrVec_4},
     {dataBuffer_2_cf_intrVec_4},
     {dataBuffer_1_cf_intrVec_4},
     {dataBuffer_0_cf_intrVec_4}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_10 =
    {{dataBuffer_3_cf_intrVec_5},
     {dataBuffer_2_cf_intrVec_5},
     {dataBuffer_1_cf_intrVec_5},
     {dataBuffer_0_cf_intrVec_5}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_11 =
    {{dataBuffer_3_cf_intrVec_6},
     {dataBuffer_2_cf_intrVec_6},
     {dataBuffer_1_cf_intrVec_6},
     {dataBuffer_0_cf_intrVec_6}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_12 =
    {{dataBuffer_3_cf_intrVec_7},
     {dataBuffer_2_cf_intrVec_7},
     {dataBuffer_1_cf_intrVec_7},
     {dataBuffer_0_cf_intrVec_7}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_13 =
    {{dataBuffer_3_cf_intrVec_8},
     {dataBuffer_2_cf_intrVec_8},
     {dataBuffer_1_cf_intrVec_8},
     {dataBuffer_0_cf_intrVec_8}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_14 =
    {{dataBuffer_3_cf_intrVec_9},
     {dataBuffer_2_cf_intrVec_9},
     {dataBuffer_1_cf_intrVec_9},
     {dataBuffer_0_cf_intrVec_9}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_15 =
    {{dataBuffer_3_cf_intrVec_10},
     {dataBuffer_2_cf_intrVec_10},
     {dataBuffer_1_cf_intrVec_10},
     {dataBuffer_0_cf_intrVec_10}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_16 =
    {{dataBuffer_3_cf_intrVec_11},
     {dataBuffer_2_cf_intrVec_11},
     {dataBuffer_1_cf_intrVec_11},
     {dataBuffer_0_cf_intrVec_11}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][3:0]  _GEN_17 =
    {{dataBuffer_3_cf_brIdx},
     {dataBuffer_2_cf_brIdx},
     {dataBuffer_1_cf_brIdx},
     {dataBuffer_0_cf_brIdx}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_18 =
    {{dataBuffer_3_cf_crossPageIPFFix},
     {dataBuffer_2_cf_crossPageIPFFix},
     {dataBuffer_1_cf_crossPageIPFFix},
     {dataBuffer_0_cf_crossPageIPFFix}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_19 =
    {{dataBuffer_3_ctrl_src1Type},
     {dataBuffer_2_ctrl_src1Type},
     {dataBuffer_1_ctrl_src1Type},
     {dataBuffer_0_ctrl_src1Type}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_20 =
    {{dataBuffer_3_ctrl_src2Type},
     {dataBuffer_2_ctrl_src2Type},
     {dataBuffer_1_ctrl_src2Type},
     {dataBuffer_0_ctrl_src2Type}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][2:0]  _GEN_21 =
    {{dataBuffer_3_ctrl_fuType},
     {dataBuffer_2_ctrl_fuType},
     {dataBuffer_1_ctrl_fuType},
     {dataBuffer_0_ctrl_fuType}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][6:0]  _GEN_22 =
    {{dataBuffer_3_ctrl_fuOpType},
     {dataBuffer_2_ctrl_fuOpType},
     {dataBuffer_1_ctrl_fuOpType},
     {dataBuffer_0_ctrl_fuOpType}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][4:0]  _GEN_23 =
    {{dataBuffer_3_ctrl_rfSrc1},
     {dataBuffer_2_ctrl_rfSrc1},
     {dataBuffer_1_ctrl_rfSrc1},
     {dataBuffer_0_ctrl_rfSrc1}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][4:0]  _GEN_24 =
    {{dataBuffer_3_ctrl_rfSrc2},
     {dataBuffer_2_ctrl_rfSrc2},
     {dataBuffer_1_ctrl_rfSrc2},
     {dataBuffer_0_ctrl_rfSrc2}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_25 =
    {{dataBuffer_3_ctrl_rfWen},
     {dataBuffer_2_ctrl_rfWen},
     {dataBuffer_1_ctrl_rfWen},
     {dataBuffer_0_ctrl_rfWen}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][4:0]  _GEN_26 =
    {{dataBuffer_3_ctrl_rfDest},
     {dataBuffer_2_ctrl_rfDest},
     {dataBuffer_1_ctrl_rfDest},
     {dataBuffer_0_ctrl_rfDest}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0]       _GEN_27 =
    {{dataBuffer_3_ctrl_isNutCoreTrap},
     {dataBuffer_2_ctrl_isNutCoreTrap},
     {dataBuffer_1_ctrl_isNutCoreTrap},
     {dataBuffer_0_ctrl_isNutCoreTrap}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire [3:0][63:0] _GEN_28 =
    {{dataBuffer_3_data_imm},
     {dataBuffer_2_data_imm},
     {dataBuffer_1_data_imm},
     {dataBuffer_0_data_imm}};	// src/main/scala/utils/PipelineVector.scala:29:29, :55:15
  wire             _backend_io_in_0_valid_T = ringBufferHead != ringBufferTail;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33, :56:34
  always @(posedge clock) begin	// src/main/scala/nutcore/NutCore.scala:90:7
    if (reset) begin	// src/main/scala/nutcore/NutCore.scala:90:7
      dataBuffer_0_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_0_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_0_ctrl_isNutCoreTrap <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_0_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_1_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_1_ctrl_isNutCoreTrap <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_1_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_2_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_2_ctrl_isNutCoreTrap <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_2_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_instr <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_pc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_pnpc <= 39'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_exceptionVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_exceptionVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_exceptionVec_12 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_0 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_1 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_2 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_3 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_4 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_5 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_6 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_7 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_8 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_9 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_10 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_intrVec_11 <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_cf_brIdx <= 4'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_cf_crossPageIPFFix <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_src1Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_src2Type <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_fuType <= 3'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_ctrl_fuOpType <= 7'h0;	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
      dataBuffer_3_ctrl_rfSrc1 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_ctrl_rfSrc2 <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_ctrl_rfWen <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_ctrl_rfDest <= 5'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      dataBuffer_3_ctrl_isNutCoreTrap <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:29:29, :45:69
      dataBuffer_3_data_imm <= 64'h0;	// src/main/scala/utils/PipelineVector.scala:29:{29,71}
      ringBufferHead <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33
      ringBufferTail <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33
    end
    else begin	// src/main/scala/nutcore/NutCore.scala:90:7
      automatic logic [1:0] enqueueSize;	// src/main/scala/utils/PipelineVector.scala:40:44
      automatic logic       wen;	// src/main/scala/utils/PipelineVector.scala:43:24
      enqueueSize = {1'h0, _frontend_io_out_0_valid} + {1'h0, _frontend_io_out_1_valid};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:40:44, :45:69
      wen =
        _frontend_io_out_0_ready_T_1 & _frontend_io_out_0_valid
        | _frontend_io_out_1_ready_T_1 & _frontend_io_out_1_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:43:24, :50:36, :51:36
      if (wen) begin	// src/main/scala/utils/PipelineVector.scala:43:24
        automatic logic [63:0] _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [38:0] _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [38:0] _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [3:0]  _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [2:0]  _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [6:0]  _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [4:0]  _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [4:0]  _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [4:0]  _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic        _dataBuffer_T_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [63:0] _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:45:69
        automatic logic [1:0]  _GEN_29;	// src/main/scala/utils/PipelineVector.scala:46:45
        _dataBuffer_T_cf_instr =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_instr
            : _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_pc =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_pc
            : _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_pnpc =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_pnpc
            : _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_exceptionVec_1 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_exceptionVec_1
            : _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_exceptionVec_2 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_exceptionVec_2
            : _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_exceptionVec_12 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_exceptionVec_12
            : _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_0 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_0
            : _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_1 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_1
            : _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_2 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_2
            : _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_3 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_3
            : _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_4 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_4
            : _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_5 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_5
            : _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_6 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_6
            : _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_7 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_7
            : _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_8 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_8
            : _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_9 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_9
            : _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_10 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_10
            : _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_intrVec_11 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_intrVec_11
            : _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_brIdx =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_brIdx
            : _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_cf_crossPageIPFFix =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_cf_crossPageIPFFix
            : _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_src1Type =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_src1Type
            : _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_src2Type =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_src2Type
            : _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_fuType =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_fuType
            : _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_fuOpType =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_fuOpType
            : _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfSrc1 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfSrc1
            : _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfSrc2 =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfSrc2
            : _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfWen =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfWen
            : _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_rfDest =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_rfDest
            : _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_ctrl_isNutCoreTrap =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_ctrl_isNutCoreTrap
            : _frontend_io_out_1_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _dataBuffer_T_data_imm =
          _frontend_io_out_0_valid
            ? _frontend_io_out_0_bits_data_imm
            : _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:45:69
        _GEN_29 = ringBufferHead + 2'h1;	// src/main/scala/utils/PipelineVector.scala:30:33, :45:63, :46:45
        if (enqueueSize[1] & _GEN_29 == 2'h0) begin	// src/main/scala/utils/PipelineVector.scala:30:33, :40:44, :41:53, :45:29, :46:{29,45,63}
          dataBuffer_0_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_ctrl_isNutCoreTrap <= _frontend_io_out_1_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_0_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & ringBufferHead == 2'h0) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :40:44, :41:53, :45:{29,63}
          dataBuffer_0_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_ctrl_isNutCoreTrap <= _dataBuffer_T_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_0_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
        if (enqueueSize[1] & _GEN_29 == 2'h1) begin	// src/main/scala/utils/PipelineVector.scala:40:44, :41:53, :45:{29,63}, :46:{29,45,63}
          dataBuffer_1_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_ctrl_isNutCoreTrap <= _frontend_io_out_1_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_1_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & ringBufferHead == 2'h1) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :40:44, :41:53, :45:{29,63}
          dataBuffer_1_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_ctrl_isNutCoreTrap <= _dataBuffer_T_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_1_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
        if (enqueueSize[1] & _GEN_29 == 2'h2) begin	// src/main/scala/utils/PipelineVector.scala:33:63, :40:44, :41:53, :45:29, :46:{29,45,63}
          dataBuffer_2_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_ctrl_isNutCoreTrap <= _frontend_io_out_1_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_2_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & ringBufferHead == 2'h2) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :33:63, :40:44, :41:53, :45:{29,63}
          dataBuffer_2_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_ctrl_isNutCoreTrap <= _dataBuffer_T_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_2_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
        if (enqueueSize[1] & (&_GEN_29)) begin	// src/main/scala/utils/PipelineVector.scala:40:44, :41:53, :45:29, :46:{29,45,63}
          dataBuffer_3_cf_instr <= _frontend_io_out_1_bits_cf_instr;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_pc <= _frontend_io_out_1_bits_cf_pc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_pnpc <= _frontend_io_out_1_bits_cf_pnpc;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_exceptionVec_1 <= _frontend_io_out_1_bits_cf_exceptionVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_exceptionVec_2 <= _frontend_io_out_1_bits_cf_exceptionVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_exceptionVec_12 <= _frontend_io_out_1_bits_cf_exceptionVec_12;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_0 <= _frontend_io_out_1_bits_cf_intrVec_0;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_1 <= _frontend_io_out_1_bits_cf_intrVec_1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_2 <= _frontend_io_out_1_bits_cf_intrVec_2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_3 <= _frontend_io_out_1_bits_cf_intrVec_3;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_4 <= _frontend_io_out_1_bits_cf_intrVec_4;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_5 <= _frontend_io_out_1_bits_cf_intrVec_5;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_6 <= _frontend_io_out_1_bits_cf_intrVec_6;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_7 <= _frontend_io_out_1_bits_cf_intrVec_7;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_8 <= _frontend_io_out_1_bits_cf_intrVec_8;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_9 <= _frontend_io_out_1_bits_cf_intrVec_9;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_10 <= _frontend_io_out_1_bits_cf_intrVec_10;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_intrVec_11 <= _frontend_io_out_1_bits_cf_intrVec_11;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_brIdx <= _frontend_io_out_1_bits_cf_brIdx;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_cf_crossPageIPFFix <= _frontend_io_out_1_bits_cf_crossPageIPFFix;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_src1Type <= _frontend_io_out_1_bits_ctrl_src1Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_src2Type <= _frontend_io_out_1_bits_ctrl_src2Type;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_fuType <= _frontend_io_out_1_bits_ctrl_fuType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_fuOpType <= _frontend_io_out_1_bits_ctrl_fuOpType;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfSrc1 <= _frontend_io_out_1_bits_ctrl_rfSrc1;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfSrc2 <= _frontend_io_out_1_bits_ctrl_rfSrc2;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfWen <= _frontend_io_out_1_bits_ctrl_rfWen;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_rfDest <= _frontend_io_out_1_bits_ctrl_rfDest;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_ctrl_isNutCoreTrap <= _frontend_io_out_1_bits_ctrl_isNutCoreTrap;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
          dataBuffer_3_data_imm <= _frontend_io_out_1_bits_data_imm;	// src/main/scala/nutcore/NutCore.scala:103:34, src/main/scala/utils/PipelineVector.scala:29:29
        end
        else if ((|enqueueSize) & (&ringBufferHead)) begin	// src/main/scala/utils/PipelineVector.scala:29:29, :30:33, :40:44, :41:53, :45:{29,63}
          dataBuffer_3_cf_instr <= _dataBuffer_T_cf_instr;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_pc <= _dataBuffer_T_cf_pc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_pnpc <= _dataBuffer_T_cf_pnpc;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_exceptionVec_1 <= _dataBuffer_T_cf_exceptionVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_exceptionVec_2 <= _dataBuffer_T_cf_exceptionVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_exceptionVec_12 <= _dataBuffer_T_cf_exceptionVec_12;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_0 <= _dataBuffer_T_cf_intrVec_0;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_1 <= _dataBuffer_T_cf_intrVec_1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_2 <= _dataBuffer_T_cf_intrVec_2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_3 <= _dataBuffer_T_cf_intrVec_3;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_4 <= _dataBuffer_T_cf_intrVec_4;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_5 <= _dataBuffer_T_cf_intrVec_5;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_6 <= _dataBuffer_T_cf_intrVec_6;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_7 <= _dataBuffer_T_cf_intrVec_7;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_8 <= _dataBuffer_T_cf_intrVec_8;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_9 <= _dataBuffer_T_cf_intrVec_9;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_10 <= _dataBuffer_T_cf_intrVec_10;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_intrVec_11 <= _dataBuffer_T_cf_intrVec_11;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_brIdx <= _dataBuffer_T_cf_brIdx;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_cf_crossPageIPFFix <= _dataBuffer_T_cf_crossPageIPFFix;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_src1Type <= _dataBuffer_T_ctrl_src1Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_src2Type <= _dataBuffer_T_ctrl_src2Type;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_fuType <= _dataBuffer_T_ctrl_fuType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_fuOpType <= _dataBuffer_T_ctrl_fuOpType;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfSrc1 <= _dataBuffer_T_ctrl_rfSrc1;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfSrc2 <= _dataBuffer_T_ctrl_rfSrc2;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfWen <= _dataBuffer_T_ctrl_rfWen;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_rfDest <= _dataBuffer_T_ctrl_rfDest;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_ctrl_isNutCoreTrap <= _dataBuffer_T_ctrl_isNutCoreTrap;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
          dataBuffer_3_data_imm <= _dataBuffer_T_data_imm;	// src/main/scala/utils/PipelineVector.scala:29:29, :45:69
        end
      end
      if (_frontend_io_flushVec[1]) begin	// src/main/scala/nutcore/NutCore.scala:103:34, :148:138
        ringBufferHead <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33
        ringBufferTail <= 2'h0;	// src/main/scala/utils/PipelineVector.scala:30:33, :31:33
      end
      else begin	// src/main/scala/nutcore/NutCore.scala:148:138
        automatic logic _dequeueSize_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        _dequeueSize_T = _backend_io_in_0_ready & _backend_io_in_0_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:146:25, src/main/scala/utils/PipelineVector.scala:56:34
        if (wen)	// src/main/scala/utils/PipelineVector.scala:43:24
          ringBufferHead <= ringBufferHead + enqueueSize;	// src/main/scala/utils/PipelineVector.scala:30:33, :40:44, :47:42
        if (_dequeueSize_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          ringBufferTail <= {1'h0, _dequeueSize_T} + ringBufferTail;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:90:7, :97:14, :103:34, :146:25, src/main/scala/nutcore/mem/Cache.scala:668:35, src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13, src/main/scala/utils/PipelineVector.scala:31:33, :45:69, :64:40, :67:42
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/NutCore.scala:90:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/NutCore.scala:90:7
      automatic logic [31:0] _RANDOM[0:63];	// src/main/scala/nutcore/NutCore.scala:90:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/NutCore.scala:90:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/NutCore.scala:90:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/NutCore.scala:90:7
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          _RANDOM[i[5:0]] = `RANDOM;	// src/main/scala/nutcore/NutCore.scala:90:7
        end	// src/main/scala/nutcore/NutCore.scala:90:7
        dataBuffer_0_cf_instr = {_RANDOM[6'h0], _RANDOM[6'h1]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_pc = {_RANDOM[6'h2], _RANDOM[6'h3][6:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_pnpc = {_RANDOM[6'h3][31:7], _RANDOM[6'h4][13:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_exceptionVec_1 = _RANDOM[6'h5][24];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_exceptionVec_2 = _RANDOM[6'h5][25];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_exceptionVec_12 = _RANDOM[6'h6][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_0 = _RANDOM[6'h6][7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_1 = _RANDOM[6'h6][8];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_2 = _RANDOM[6'h6][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_3 = _RANDOM[6'h6][10];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_4 = _RANDOM[6'h6][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_5 = _RANDOM[6'h6][12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_6 = _RANDOM[6'h6][13];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_7 = _RANDOM[6'h6][14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_8 = _RANDOM[6'h6][15];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_9 = _RANDOM[6'h6][16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_10 = _RANDOM[6'h6][17];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_intrVec_11 = _RANDOM[6'h6][18];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_brIdx = _RANDOM[6'h6][22:19];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_cf_crossPageIPFFix = _RANDOM[6'h6][24];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_src1Type = _RANDOM[6'h8][26];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_src2Type = _RANDOM[6'h8][27];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_fuType = _RANDOM[6'h8][30:28];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_fuOpType = {_RANDOM[6'h8][31], _RANDOM[6'h9][5:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfSrc1 = _RANDOM[6'h9][10:6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfSrc2 = _RANDOM[6'h9][15:11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfWen = _RANDOM[6'h9][16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_rfDest = _RANDOM[6'h9][21:17];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_ctrl_isNutCoreTrap = _RANDOM[6'h9][22];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_0_data_imm =
          {_RANDOM[6'hD][31:27], _RANDOM[6'hE], _RANDOM[6'hF][26:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_instr =
          {_RANDOM[6'hF][31:27], _RANDOM[6'h10], _RANDOM[6'h11][26:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_pc = {_RANDOM[6'h11][31:27], _RANDOM[6'h12], _RANDOM[6'h13][1:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_pnpc = {_RANDOM[6'h13][31:2], _RANDOM[6'h14][8:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_exceptionVec_1 = _RANDOM[6'h15][19];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_exceptionVec_2 = _RANDOM[6'h15][20];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_exceptionVec_12 = _RANDOM[6'h15][30];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_0 = _RANDOM[6'h16][2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_1 = _RANDOM[6'h16][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_2 = _RANDOM[6'h16][4];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_3 = _RANDOM[6'h16][5];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_4 = _RANDOM[6'h16][6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_5 = _RANDOM[6'h16][7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_6 = _RANDOM[6'h16][8];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_7 = _RANDOM[6'h16][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_8 = _RANDOM[6'h16][10];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_9 = _RANDOM[6'h16][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_10 = _RANDOM[6'h16][12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_intrVec_11 = _RANDOM[6'h16][13];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_brIdx = _RANDOM[6'h16][17:14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_cf_crossPageIPFFix = _RANDOM[6'h16][19];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_src1Type = _RANDOM[6'h18][21];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_src2Type = _RANDOM[6'h18][22];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_fuType = _RANDOM[6'h18][25:23];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_fuOpType = {_RANDOM[6'h18][31:26], _RANDOM[6'h19][0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfSrc1 = _RANDOM[6'h19][5:1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfSrc2 = _RANDOM[6'h19][10:6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfWen = _RANDOM[6'h19][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_rfDest = _RANDOM[6'h19][16:12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_ctrl_isNutCoreTrap = _RANDOM[6'h19][17];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_1_data_imm =
          {_RANDOM[6'h1D][31:22], _RANDOM[6'h1E], _RANDOM[6'h1F][21:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_instr =
          {_RANDOM[6'h1F][31:22], _RANDOM[6'h20], _RANDOM[6'h21][21:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_pc = {_RANDOM[6'h21][31:22], _RANDOM[6'h22][28:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_pnpc =
          {_RANDOM[6'h22][31:29], _RANDOM[6'h23], _RANDOM[6'h24][3:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_exceptionVec_1 = _RANDOM[6'h25][14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_exceptionVec_2 = _RANDOM[6'h25][15];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_exceptionVec_12 = _RANDOM[6'h25][25];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_0 = _RANDOM[6'h25][29];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_1 = _RANDOM[6'h25][30];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_2 = _RANDOM[6'h25][31];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_3 = _RANDOM[6'h26][0];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_4 = _RANDOM[6'h26][1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_5 = _RANDOM[6'h26][2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_6 = _RANDOM[6'h26][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_7 = _RANDOM[6'h26][4];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_8 = _RANDOM[6'h26][5];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_9 = _RANDOM[6'h26][6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_10 = _RANDOM[6'h26][7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_intrVec_11 = _RANDOM[6'h26][8];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_brIdx = _RANDOM[6'h26][12:9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_cf_crossPageIPFFix = _RANDOM[6'h26][14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_src1Type = _RANDOM[6'h28][16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_src2Type = _RANDOM[6'h28][17];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_fuType = _RANDOM[6'h28][20:18];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_fuOpType = _RANDOM[6'h28][27:21];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfSrc1 = {_RANDOM[6'h28][31:28], _RANDOM[6'h29][0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfSrc2 = _RANDOM[6'h29][5:1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfWen = _RANDOM[6'h29][6];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_rfDest = _RANDOM[6'h29][11:7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_ctrl_isNutCoreTrap = _RANDOM[6'h29][12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_2_data_imm =
          {_RANDOM[6'h2D][31:17], _RANDOM[6'h2E], _RANDOM[6'h2F][16:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_instr =
          {_RANDOM[6'h2F][31:17], _RANDOM[6'h30], _RANDOM[6'h31][16:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_pc = {_RANDOM[6'h31][31:17], _RANDOM[6'h32][23:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_pnpc = {_RANDOM[6'h32][31:24], _RANDOM[6'h33][30:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_exceptionVec_1 = _RANDOM[6'h35][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_exceptionVec_2 = _RANDOM[6'h35][10];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_exceptionVec_12 = _RANDOM[6'h35][20];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_0 = _RANDOM[6'h35][24];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_1 = _RANDOM[6'h35][25];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_2 = _RANDOM[6'h35][26];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_3 = _RANDOM[6'h35][27];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_4 = _RANDOM[6'h35][28];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_5 = _RANDOM[6'h35][29];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_6 = _RANDOM[6'h35][30];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_7 = _RANDOM[6'h35][31];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_8 = _RANDOM[6'h36][0];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_9 = _RANDOM[6'h36][1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_10 = _RANDOM[6'h36][2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_intrVec_11 = _RANDOM[6'h36][3];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_brIdx = _RANDOM[6'h36][7:4];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_cf_crossPageIPFFix = _RANDOM[6'h36][9];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_src1Type = _RANDOM[6'h38][11];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_src2Type = _RANDOM[6'h38][12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_fuType = _RANDOM[6'h38][15:13];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_fuOpType = _RANDOM[6'h38][22:16];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfSrc1 = _RANDOM[6'h38][27:23];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfSrc2 = {_RANDOM[6'h38][31:28], _RANDOM[6'h39][0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfWen = _RANDOM[6'h39][1];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_rfDest = _RANDOM[6'h39][6:2];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_ctrl_isNutCoreTrap = _RANDOM[6'h39][7];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        dataBuffer_3_data_imm =
          {_RANDOM[6'h3D][31:12], _RANDOM[6'h3E], _RANDOM[6'h3F][11:0]};	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29
        ringBufferHead = _RANDOM[6'h3F][13:12];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29, :30:33
        ringBufferTail = _RANDOM[6'h3F][15:14];	// src/main/scala/nutcore/NutCore.scala:90:7, src/main/scala/utils/PipelineVector.scala:29:29, :31:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/NutCore.scala:90:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Frontend_inorder frontend (	// src/main/scala/nutcore/NutCore.scala:103:34
    .clock                            (clock),
    .reset                            (reset),
    .io_imem_req_ready                (_itlb_io_in_req_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_imem_req_valid                (_frontend_io_imem_req_valid),
    .io_imem_req_bits_addr            (_frontend_io_imem_req_bits_addr),
    .io_imem_req_bits_user            (_frontend_io_imem_req_bits_user),
    .io_imem_resp_ready               (_frontend_io_imem_resp_ready),
    .io_imem_resp_valid               (_itlb_io_in_resp_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_imem_resp_bits_rdata          (_itlb_io_in_resp_bits_rdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_imem_resp_bits_user           (_itlb_io_in_resp_bits_user),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_out_0_ready                   (_frontend_io_out_0_ready_T_1),	// src/main/scala/utils/PipelineVector.scala:50:36
    .io_out_0_valid                   (_frontend_io_out_0_valid),
    .io_out_0_bits_cf_instr           (_frontend_io_out_0_bits_cf_instr),
    .io_out_0_bits_cf_pc              (_frontend_io_out_0_bits_cf_pc),
    .io_out_0_bits_cf_pnpc            (_frontend_io_out_0_bits_cf_pnpc),
    .io_out_0_bits_cf_exceptionVec_1  (_frontend_io_out_0_bits_cf_exceptionVec_1),
    .io_out_0_bits_cf_exceptionVec_2  (_frontend_io_out_0_bits_cf_exceptionVec_2),
    .io_out_0_bits_cf_exceptionVec_12 (_frontend_io_out_0_bits_cf_exceptionVec_12),
    .io_out_0_bits_cf_intrVec_0       (_frontend_io_out_0_bits_cf_intrVec_0),
    .io_out_0_bits_cf_intrVec_1       (_frontend_io_out_0_bits_cf_intrVec_1),
    .io_out_0_bits_cf_intrVec_2       (_frontend_io_out_0_bits_cf_intrVec_2),
    .io_out_0_bits_cf_intrVec_3       (_frontend_io_out_0_bits_cf_intrVec_3),
    .io_out_0_bits_cf_intrVec_4       (_frontend_io_out_0_bits_cf_intrVec_4),
    .io_out_0_bits_cf_intrVec_5       (_frontend_io_out_0_bits_cf_intrVec_5),
    .io_out_0_bits_cf_intrVec_6       (_frontend_io_out_0_bits_cf_intrVec_6),
    .io_out_0_bits_cf_intrVec_7       (_frontend_io_out_0_bits_cf_intrVec_7),
    .io_out_0_bits_cf_intrVec_8       (_frontend_io_out_0_bits_cf_intrVec_8),
    .io_out_0_bits_cf_intrVec_9       (_frontend_io_out_0_bits_cf_intrVec_9),
    .io_out_0_bits_cf_intrVec_10      (_frontend_io_out_0_bits_cf_intrVec_10),
    .io_out_0_bits_cf_intrVec_11      (_frontend_io_out_0_bits_cf_intrVec_11),
    .io_out_0_bits_cf_brIdx           (_frontend_io_out_0_bits_cf_brIdx),
    .io_out_0_bits_cf_crossPageIPFFix (_frontend_io_out_0_bits_cf_crossPageIPFFix),
    .io_out_0_bits_ctrl_src1Type      (_frontend_io_out_0_bits_ctrl_src1Type),
    .io_out_0_bits_ctrl_src2Type      (_frontend_io_out_0_bits_ctrl_src2Type),
    .io_out_0_bits_ctrl_fuType        (_frontend_io_out_0_bits_ctrl_fuType),
    .io_out_0_bits_ctrl_fuOpType      (_frontend_io_out_0_bits_ctrl_fuOpType),
    .io_out_0_bits_ctrl_rfSrc1        (_frontend_io_out_0_bits_ctrl_rfSrc1),
    .io_out_0_bits_ctrl_rfSrc2        (_frontend_io_out_0_bits_ctrl_rfSrc2),
    .io_out_0_bits_ctrl_rfWen         (_frontend_io_out_0_bits_ctrl_rfWen),
    .io_out_0_bits_ctrl_rfDest        (_frontend_io_out_0_bits_ctrl_rfDest),
    .io_out_0_bits_ctrl_isNutCoreTrap (_frontend_io_out_0_bits_ctrl_isNutCoreTrap),
    .io_out_0_bits_data_imm           (_frontend_io_out_0_bits_data_imm),
    .io_out_1_ready                   (_frontend_io_out_1_ready_T_1),	// src/main/scala/utils/PipelineVector.scala:51:36
    .io_out_1_valid                   (_frontend_io_out_1_valid),
    .io_out_1_bits_cf_instr           (_frontend_io_out_1_bits_cf_instr),
    .io_out_1_bits_cf_pc              (_frontend_io_out_1_bits_cf_pc),
    .io_out_1_bits_cf_pnpc            (_frontend_io_out_1_bits_cf_pnpc),
    .io_out_1_bits_cf_exceptionVec_1  (_frontend_io_out_1_bits_cf_exceptionVec_1),
    .io_out_1_bits_cf_exceptionVec_2  (_frontend_io_out_1_bits_cf_exceptionVec_2),
    .io_out_1_bits_cf_exceptionVec_12 (_frontend_io_out_1_bits_cf_exceptionVec_12),
    .io_out_1_bits_cf_intrVec_0       (_frontend_io_out_1_bits_cf_intrVec_0),
    .io_out_1_bits_cf_intrVec_1       (_frontend_io_out_1_bits_cf_intrVec_1),
    .io_out_1_bits_cf_intrVec_2       (_frontend_io_out_1_bits_cf_intrVec_2),
    .io_out_1_bits_cf_intrVec_3       (_frontend_io_out_1_bits_cf_intrVec_3),
    .io_out_1_bits_cf_intrVec_4       (_frontend_io_out_1_bits_cf_intrVec_4),
    .io_out_1_bits_cf_intrVec_5       (_frontend_io_out_1_bits_cf_intrVec_5),
    .io_out_1_bits_cf_intrVec_6       (_frontend_io_out_1_bits_cf_intrVec_6),
    .io_out_1_bits_cf_intrVec_7       (_frontend_io_out_1_bits_cf_intrVec_7),
    .io_out_1_bits_cf_intrVec_8       (_frontend_io_out_1_bits_cf_intrVec_8),
    .io_out_1_bits_cf_intrVec_9       (_frontend_io_out_1_bits_cf_intrVec_9),
    .io_out_1_bits_cf_intrVec_10      (_frontend_io_out_1_bits_cf_intrVec_10),
    .io_out_1_bits_cf_intrVec_11      (_frontend_io_out_1_bits_cf_intrVec_11),
    .io_out_1_bits_cf_brIdx           (_frontend_io_out_1_bits_cf_brIdx),
    .io_out_1_bits_cf_crossPageIPFFix (_frontend_io_out_1_bits_cf_crossPageIPFFix),
    .io_out_1_bits_ctrl_src1Type      (_frontend_io_out_1_bits_ctrl_src1Type),
    .io_out_1_bits_ctrl_src2Type      (_frontend_io_out_1_bits_ctrl_src2Type),
    .io_out_1_bits_ctrl_fuType        (_frontend_io_out_1_bits_ctrl_fuType),
    .io_out_1_bits_ctrl_fuOpType      (_frontend_io_out_1_bits_ctrl_fuOpType),
    .io_out_1_bits_ctrl_rfSrc1        (_frontend_io_out_1_bits_ctrl_rfSrc1),
    .io_out_1_bits_ctrl_rfSrc2        (_frontend_io_out_1_bits_ctrl_rfSrc2),
    .io_out_1_bits_ctrl_rfWen         (_frontend_io_out_1_bits_ctrl_rfWen),
    .io_out_1_bits_ctrl_rfDest        (_frontend_io_out_1_bits_ctrl_rfDest),
    .io_out_1_bits_ctrl_isNutCoreTrap (_frontend_io_out_1_bits_ctrl_isNutCoreTrap),
    .io_out_1_bits_data_imm           (_frontend_io_out_1_bits_data_imm),
    .io_flushVec                      (_frontend_io_flushVec),
    .io_redirect_target               (_backend_io_redirect_target),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_redirect_valid                (_backend_io_redirect_valid),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_ipf                           (_itlb_io_ipf),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .idu_decoder1_vmEnable__bore      (_dtlb__WIRE_2__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .idu_decoder2_vmEnable__bore      (_dtlb__WIRE_2__bore_0),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .idu_decoder1_intrVec__bore       (_backend_exu_csr__WIRE__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    .idu_decoder2_intrVec__bore       (_backend_exu_csr__WIRE__bore_0),	// src/main/scala/nutcore/NutCore.scala:146:25
    .idu__WIRE__bore                  (frontend_idu__WIRE__bore),
    .ifu_bp1_flushTLB__bore           (_backend_exu_mou__WIRE_1__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_valid          (_backend_exu_alu_REG__bore_valid),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_pc             (_backend_exu_alu_REG__bore_pc),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_isMissPredict  (_backend_exu_alu_REG__bore_isMissPredict),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_actualTarget   (_backend_exu_alu_REG__bore_actualTarget),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_actualTaken    (_backend_exu_alu_REG__bore_actualTaken),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_fuOpType       (_backend_exu_alu_REG__bore_fuOpType),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_btbType        (_backend_exu_alu_REG__bore_btbType),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_req__bore_isRVC          (_backend_exu_alu_REG__bore_isRVC),	// src/main/scala/nutcore/NutCore.scala:146:25
    .ifu_bp1_flushBTB__bore           (_backend_exu_mou__WIRE__bore)	// src/main/scala/nutcore/NutCore.scala:146:25
  );
  Backend_inorder backend (	// src/main/scala/nutcore/NutCore.scala:146:25
    .clock                               (clock),
    .reset                               (reset),
    .io_in_0_ready                       (_backend_io_in_0_ready),
    .io_in_0_valid                       (_backend_io_in_0_valid_T),	// src/main/scala/utils/PipelineVector.scala:56:34
    .io_in_0_bits_cf_instr               (_GEN[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_pc                  (_GEN_0[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_pnpc                (_GEN_1[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_exceptionVec_1      (_GEN_2[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_exceptionVec_2      (_GEN_3[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_exceptionVec_12     (_GEN_4[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_0           (_GEN_5[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_1           (_GEN_6[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_2           (_GEN_7[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_3           (_GEN_8[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_4           (_GEN_9[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_5           (_GEN_10[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_6           (_GEN_11[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_7           (_GEN_12[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_8           (_GEN_13[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_9           (_GEN_14[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_10          (_GEN_15[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_intrVec_11          (_GEN_16[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_brIdx               (_GEN_17[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_cf_crossPageIPFFix     (_GEN_18[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_src1Type          (_GEN_19[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_src2Type          (_GEN_20[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_fuType            (_GEN_21[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_fuOpType          (_GEN_22[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfSrc1            (_GEN_23[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfSrc2            (_GEN_24[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfWen             (_GEN_25[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_rfDest            (_GEN_26[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_ctrl_isNutCoreTrap     (_GEN_27[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_in_0_bits_data_imm               (_GEN_28[ringBufferTail]),	// src/main/scala/utils/PipelineVector.scala:31:33, :55:15
    .io_flush                            (_frontend_io_flushVec[3:2]),	// src/main/scala/nutcore/NutCore.scala:103:34, :164:45
    .io_dmem_req_ready                   (_dtlb_io_in_req_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_dmem_req_valid                   (_backend_io_dmem_req_valid),
    .io_dmem_req_bits_addr               (_backend_io_dmem_req_bits_addr),
    .io_dmem_req_bits_cmd                (_backend_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_wmask              (_backend_io_dmem_req_bits_wmask),
    .io_dmem_req_bits_wdata              (_backend_io_dmem_req_bits_wdata),
    .io_dmem_resp_valid                  (_dtlb_io_in_resp_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_dmem_resp_bits_rdata             (_dtlb_io_in_resp_bits_rdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_memMMU_imem_privilegeMode        (_backend_io_memMMU_imem_privilegeMode),
    .io_memMMU_dmem_privilegeMode        (_backend_io_memMMU_dmem_privilegeMode),
    .io_memMMU_dmem_status_sum           (_backend_io_memMMU_dmem_status_sum),
    .io_memMMU_dmem_status_mxr           (_backend_io_memMMU_dmem_status_mxr),
    .io_memMMU_dmem_loadPF               (_dtlb_io_csrMMU_loadPF),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_memMMU_dmem_storePF              (_dtlb_io_csrMMU_storePF),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_memMMU_dmem_addr                 (_dtlb_io_csrMMU_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_redirect_target                  (_backend_io_redirect_target),
    .io_redirect_valid                   (_backend_io_redirect_valid),
    .exu_lsu_lsExecUnit_dtlbEnable__bore (_dtlb__WIRE_2__bore_1),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .exu_csr__WIRE__bore                 (_backend_exu_csr__WIRE__bore),
    .exu_csr__WIRE__bore_0               (_backend_exu_csr__WIRE__bore_0),
    .exu_lsu_lsExecUnit_dtlbFinish__bore (_dtlb__WIRE__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .exu_lsu_lsExecUnit_dtlbPF__bore     (_dtlb__WIRE_1__bore),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .exu_lsu_dtlbPF__bore                (_dtlb__WIRE_1__bore_0),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .exu_csr_msip__bore                  (backend_exu_csr_msip__bore),
    .exu_mou__WIRE_1__bore               (_backend_exu_mou__WIRE_1__bore),
    .exu_mou__WIRE_1__bore_0             (_backend_exu_mou__WIRE_1__bore_0),
    .exu_mou__WIRE_1__bore_1             (_backend_exu_mou__WIRE_1__bore_1),
    .exu_alu_REG__bore_valid             (_backend_exu_alu_REG__bore_valid),
    .exu_alu_REG__bore_pc                (_backend_exu_alu_REG__bore_pc),
    .exu_alu_REG__bore_isMissPredict     (_backend_exu_alu_REG__bore_isMissPredict),
    .exu_alu_REG__bore_actualTarget      (_backend_exu_alu_REG__bore_actualTarget),
    .exu_alu_REG__bore_actualTaken       (_backend_exu_alu_REG__bore_actualTaken),
    .exu_alu_REG__bore_fuOpType          (_backend_exu_alu_REG__bore_fuOpType),
    .exu_alu_REG__bore_btbType           (_backend_exu_alu_REG__bore_btbType),
    .exu_alu_REG__bore_isRVC             (_backend_exu_alu_REG__bore_isRVC),
    .exu_lsu__WIRE__bore                 (_backend_exu_lsu__WIRE__bore),
    .exu_csr_satp__bore                  (_backend_exu_csr_satp__bore),
    .exu_csr_satp__bore_0                (_backend_exu_csr_satp__bore_0),
    .exu_csr_meip__bore                  (backend_exu_csr_meip__bore),
    .exu_csr_mtip__bore                  (backend_exu_csr_mtip__bore),
    .exu_mou__WIRE__bore                 (_backend_exu_mou__WIRE__bore),
    .exu_mou__WIRE__bore_0               (_backend_exu_mou__WIRE__bore_0)
  );
  SimpleBusCrossbarNto1 mmioXbar (	// src/main/scala/nutcore/NutCore.scala:150:26
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_req_ready       (_mmioXbar_io_in_0_req_ready),
    .io_in_0_req_valid       (_io_imem_cache_io_mmio_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_addr   (_io_imem_cache_io_mmio_req_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_cmd    (_io_imem_cache_io_mmio_req_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_wmask  (_io_imem_cache_io_mmio_req_bits_wmask),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_req_bits_wdata  (_io_imem_cache_io_mmio_req_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_0_resp_valid      (_mmioXbar_io_in_0_resp_valid),
    .io_in_0_resp_bits_cmd   (/* unused */),
    .io_in_0_resp_bits_rdata (_mmioXbar_io_in_0_resp_bits_rdata),
    .io_in_1_req_ready       (_mmioXbar_io_in_1_req_ready),
    .io_in_1_req_valid       (_io_dmem_cache_io_mmio_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_addr   (_io_dmem_cache_io_mmio_req_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_cmd    (_io_dmem_cache_io_mmio_req_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_wmask  (_io_dmem_cache_io_mmio_req_bits_wmask),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_req_bits_wdata  (_io_dmem_cache_io_mmio_req_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_1_resp_valid      (_mmioXbar_io_in_1_resp_valid),
    .io_in_1_resp_bits_cmd   (/* unused */),
    .io_in_1_resp_bits_rdata (_mmioXbar_io_in_1_resp_bits_rdata),
    .io_out_req_ready        (io_mmio_req_ready),
    .io_out_req_valid        (io_mmio_req_valid),
    .io_out_req_bits_addr    (io_mmio_req_bits_addr),
    .io_out_req_bits_cmd     (io_mmio_req_bits_cmd),
    .io_out_req_bits_wmask   (io_mmio_req_bits_wmask),
    .io_out_req_bits_wdata   (io_mmio_req_bits_wdata),
    .io_out_resp_valid       (io_mmio_resp_valid),
    .io_out_resp_bits_cmd    (io_mmio_resp_bits_cmd),
    .io_out_resp_bits_rdata  (io_mmio_resp_bits_rdata)
  );
  SimpleBusCrossbarNto1_1 dmemXbar (	// src/main/scala/nutcore/NutCore.scala:151:26
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_req_ready       (_dmemXbar_io_in_0_req_ready),
    .io_in_0_req_valid       (_dtlb_io_out_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_addr   (_dtlb_io_out_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_cmd    (_dtlb_io_out_req_bits_cmd),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_wmask  (_dtlb_io_out_req_bits_wmask),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_req_bits_wdata  (_dtlb_io_out_req_bits_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_0_resp_valid      (_dmemXbar_io_in_0_resp_valid),
    .io_in_0_resp_bits_rdata (_dmemXbar_io_in_0_resp_bits_rdata),
    .io_in_1_req_ready       (_dmemXbar_io_in_1_req_ready),
    .io_in_1_req_valid       (_itlb_io_mem_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_req_bits_addr   (_itlb_io_mem_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_req_bits_cmd    (_itlb_io_mem_req_bits_cmd),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_req_bits_wdata  (_itlb_io_mem_req_bits_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_1_resp_valid      (_dmemXbar_io_in_1_resp_valid),
    .io_in_1_resp_bits_rdata (_dmemXbar_io_in_1_resp_bits_rdata),
    .io_in_2_req_ready       (_dmemXbar_io_in_2_req_ready),
    .io_in_2_req_valid       (_dtlb_io_mem_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_req_bits_addr   (_dtlb_io_mem_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_req_bits_cmd    (_dtlb_io_mem_req_bits_cmd),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_req_bits_wdata  (_dtlb_io_mem_req_bits_wdata),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_2_resp_valid      (_dmemXbar_io_in_2_resp_valid),
    .io_in_2_resp_bits_rdata (_dmemXbar_io_in_2_resp_bits_rdata),
    .io_in_3_req_ready       (io_frontend_req_ready),
    .io_in_3_req_valid       (io_frontend_req_valid),
    .io_in_3_req_bits_addr   (io_frontend_req_bits_addr),
    .io_in_3_req_bits_cmd    (io_frontend_req_bits_cmd),
    .io_in_3_req_bits_wmask  (io_frontend_req_bits_wmask),
    .io_in_3_req_bits_wdata  (io_frontend_req_bits_wdata),
    .io_in_3_resp_ready      (io_frontend_resp_ready),
    .io_in_3_resp_valid      (io_frontend_resp_valid),
    .io_in_3_resp_bits_cmd   (io_frontend_resp_bits_cmd),
    .io_in_3_resp_bits_rdata (io_frontend_resp_bits_rdata),
    .io_out_req_ready        (_io_dmem_cache_io_in_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_req_valid        (_dmemXbar_io_out_req_valid),
    .io_out_req_bits_addr    (_dmemXbar_io_out_req_bits_addr),
    .io_out_req_bits_cmd     (_dmemXbar_io_out_req_bits_cmd),
    .io_out_req_bits_wmask   (_dmemXbar_io_out_req_bits_wmask),
    .io_out_req_bits_wdata   (_dmemXbar_io_out_req_bits_wdata),
    .io_out_resp_ready       (_dmemXbar_io_out_resp_ready),
    .io_out_resp_valid       (_io_dmem_cache_io_in_resp_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_cmd    (_io_dmem_cache_io_in_resp_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_rdata  (_io_dmem_cache_io_in_resp_bits_rdata)	// src/main/scala/nutcore/mem/Cache.scala:668:35
  );
  EmbeddedTLB itlb (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .clock                   (clock),
    .reset                   (reset),
    .io_in_req_ready         (_itlb_io_in_req_ready),
    .io_in_req_valid         (_frontend_io_imem_req_valid),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_req_bits_addr     (_frontend_io_imem_req_bits_addr),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_req_bits_user     (_frontend_io_imem_req_bits_user),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_resp_ready        (_frontend_io_imem_resp_ready),	// src/main/scala/nutcore/NutCore.scala:103:34
    .io_in_resp_valid        (_itlb_io_in_resp_valid),
    .io_in_resp_bits_rdata   (_itlb_io_in_resp_bits_rdata),
    .io_in_resp_bits_user    (_itlb_io_in_resp_bits_user),
    .io_out_req_ready        (_io_imem_cache_io_in_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_req_valid        (_itlb_io_out_req_valid),
    .io_out_req_bits_addr    (_itlb_io_out_req_bits_addr),
    .io_out_req_bits_user    (_itlb_io_out_req_bits_user),
    .io_out_resp_ready       (_itlb_io_out_resp_ready),
    .io_out_resp_valid       (_io_imem_cache_io_in_resp_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_rdata  (_io_imem_cache_io_in_resp_bits_rdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_user   (_io_imem_cache_io_in_resp_bits_user),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_mem_req_ready        (_dmemXbar_io_in_1_req_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_req_valid        (_itlb_io_mem_req_valid),
    .io_mem_req_bits_addr    (_itlb_io_mem_req_bits_addr),
    .io_mem_req_bits_cmd     (_itlb_io_mem_req_bits_cmd),
    .io_mem_req_bits_wdata   (_itlb_io_mem_req_bits_wdata),
    .io_mem_resp_valid       (_dmemXbar_io_in_1_resp_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_resp_bits_rdata  (_dmemXbar_io_in_1_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_flush                (_frontend_io_flushVec[0]),	// src/main/scala/nutcore/NutCore.scala:103:34, :153:104
    .io_csrMMU_privilegeMode (_backend_io_memMMU_imem_privilegeMode),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_cacheEmpty           (_io_imem_cache_io_empty),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_ipf                  (_itlb_io_ipf),
    .flushTLB__bore          (_backend_exu_mou__WIRE_1__bore_0),	// src/main/scala/nutcore/NutCore.scala:146:25
    .satp__bore              (_backend_exu_csr_satp__bore)	// src/main/scala/nutcore/NutCore.scala:146:25
  );
  Cache io_imem_cache (	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_io_imem_cache_io_in_req_ready),
    .io_in_req_valid            (_itlb_io_out_req_valid),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_req_bits_addr        (_itlb_io_out_req_bits_addr),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_req_bits_user        (_itlb_io_out_req_bits_user),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_resp_ready           (_itlb_io_out_resp_ready),	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .io_in_resp_valid           (_io_imem_cache_io_in_resp_valid),
    .io_in_resp_bits_rdata      (_io_imem_cache_io_in_resp_bits_rdata),
    .io_in_resp_bits_user       (_io_imem_cache_io_in_resp_bits_user),
    .io_flush                   ({2{_frontend_io_flushVec[0]}}),	// src/main/scala/nutcore/NutCore.scala:103:34, :153:104, :155:83
    .io_out_mem_req_ready       (io_imem_mem_req_ready),
    .io_out_mem_req_valid       (io_imem_mem_req_valid),
    .io_out_mem_req_bits_addr   (io_imem_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (io_imem_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (io_imem_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (io_imem_mem_resp_valid),
    .io_out_mem_resp_bits_cmd   (io_imem_mem_resp_bits_cmd),
    .io_out_mem_resp_bits_rdata (io_imem_mem_resp_bits_rdata),
    .io_mmio_req_ready          (_mmioXbar_io_in_0_req_ready),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_req_valid          (_io_imem_cache_io_mmio_req_valid),
    .io_mmio_req_bits_addr      (_io_imem_cache_io_mmio_req_bits_addr),
    .io_mmio_req_bits_cmd       (_io_imem_cache_io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask     (_io_imem_cache_io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata     (_io_imem_cache_io_mmio_req_bits_wdata),
    .io_mmio_resp_valid         (_mmioXbar_io_in_0_resp_valid),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_resp_bits_rdata    (_mmioXbar_io_in_0_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_empty                   (_io_imem_cache_io_empty),
    .flushICache__bore          (_backend_exu_mou__WIRE__bore_0)	// src/main/scala/nutcore/NutCore.scala:146:25
  );
  EmbeddedTLB_1 dtlb (	// src/main/scala/nutcore/mem/EmbeddedTLB.scala:426:13
    .clock                   (clock),
    .reset                   (reset),
    .io_in_req_ready         (_dtlb_io_in_req_ready),
    .io_in_req_valid         (_backend_io_dmem_req_valid),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_addr     (_backend_io_dmem_req_bits_addr),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_cmd      (_backend_io_dmem_req_bits_cmd),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_wmask    (_backend_io_dmem_req_bits_wmask),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_req_bits_wdata    (_backend_io_dmem_req_bits_wdata),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_in_resp_valid        (_dtlb_io_in_resp_valid),
    .io_in_resp_bits_rdata   (_dtlb_io_in_resp_bits_rdata),
    .io_out_req_ready        (_dmemXbar_io_in_0_req_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_out_req_valid        (_dtlb_io_out_req_valid),
    .io_out_req_bits_addr    (_dtlb_io_out_req_bits_addr),
    .io_out_req_bits_cmd     (_dtlb_io_out_req_bits_cmd),
    .io_out_req_bits_wmask   (_dtlb_io_out_req_bits_wmask),
    .io_out_req_bits_wdata   (_dtlb_io_out_req_bits_wdata),
    .io_out_resp_valid       (_dmemXbar_io_in_0_resp_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_out_resp_bits_rdata  (_dmemXbar_io_in_0_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_req_ready        (_dmemXbar_io_in_2_req_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_req_valid        (_dtlb_io_mem_req_valid),
    .io_mem_req_bits_addr    (_dtlb_io_mem_req_bits_addr),
    .io_mem_req_bits_cmd     (_dtlb_io_mem_req_bits_cmd),
    .io_mem_req_bits_wdata   (_dtlb_io_mem_req_bits_wdata),
    .io_mem_resp_valid       (_dmemXbar_io_in_2_resp_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_mem_resp_bits_rdata  (_dmemXbar_io_in_2_resp_bits_rdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_csrMMU_privilegeMode (_backend_io_memMMU_dmem_privilegeMode),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_csrMMU_status_sum    (_backend_io_memMMU_dmem_status_sum),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_csrMMU_status_mxr    (_backend_io_memMMU_dmem_status_mxr),	// src/main/scala/nutcore/NutCore.scala:146:25
    .io_csrMMU_loadPF        (_dtlb_io_csrMMU_loadPF),
    .io_csrMMU_storePF       (_dtlb_io_csrMMU_storePF),
    .io_csrMMU_addr          (_dtlb_io_csrMMU_addr),
    ._WIRE_2__bore           (_dtlb__WIRE_2__bore),
    ._WIRE_2__bore_0         (_dtlb__WIRE_2__bore_0),
    ._WIRE_2__bore_1         (_dtlb__WIRE_2__bore_1),
    ._WIRE__bore             (_dtlb__WIRE__bore),
    ._WIRE_1__bore           (_dtlb__WIRE_1__bore),
    ._WIRE_1__bore_0         (_dtlb__WIRE_1__bore_0),
    .flushTLB__bore          (_backend_exu_mou__WIRE_1__bore_1),	// src/main/scala/nutcore/NutCore.scala:146:25
    .tlbExec_isAMO__bore     (_backend_exu_lsu__WIRE__bore),	// src/main/scala/nutcore/NutCore.scala:146:25
    .satp__bore              (_backend_exu_csr_satp__bore_0)	// src/main/scala/nutcore/NutCore.scala:146:25
  );
  Cache_1 io_dmem_cache (	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_io_dmem_cache_io_in_req_ready),
    .io_in_req_valid            (_dmemXbar_io_out_req_valid),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_addr        (_dmemXbar_io_out_req_bits_addr),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_cmd         (_dmemXbar_io_out_req_bits_cmd),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_wmask       (_dmemXbar_io_out_req_bits_wmask),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_req_bits_wdata       (_dmemXbar_io_out_req_bits_wdata),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_resp_ready           (_dmemXbar_io_out_resp_ready),	// src/main/scala/nutcore/NutCore.scala:151:26
    .io_in_resp_valid           (_io_dmem_cache_io_in_resp_valid),
    .io_in_resp_bits_cmd        (_io_dmem_cache_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata      (_io_dmem_cache_io_in_resp_bits_rdata),
    .io_out_mem_req_ready       (io_dmem_mem_req_ready),
    .io_out_mem_req_valid       (io_dmem_mem_req_valid),
    .io_out_mem_req_bits_addr   (io_dmem_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (io_dmem_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (io_dmem_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (io_dmem_mem_resp_valid),
    .io_out_mem_resp_bits_cmd   (io_dmem_mem_resp_bits_cmd),
    .io_out_mem_resp_bits_rdata (io_dmem_mem_resp_bits_rdata),
    .io_out_coh_req_ready       (io_dmem_coh_req_ready),
    .io_out_coh_req_valid       (io_dmem_coh_req_valid),
    .io_out_coh_req_bits_addr   (io_dmem_coh_req_bits_addr),
    .io_out_coh_req_bits_wdata  (io_dmem_coh_req_bits_wdata),
    .io_out_coh_resp_valid      (io_dmem_coh_resp_valid),
    .io_out_coh_resp_bits_cmd   (io_dmem_coh_resp_bits_cmd),
    .io_out_coh_resp_bits_rdata (io_dmem_coh_resp_bits_rdata),
    .io_mmio_req_ready          (_mmioXbar_io_in_1_req_ready),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_req_valid          (_io_dmem_cache_io_mmio_req_valid),
    .io_mmio_req_bits_addr      (_io_dmem_cache_io_mmio_req_bits_addr),
    .io_mmio_req_bits_cmd       (_io_dmem_cache_io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask     (_io_dmem_cache_io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata     (_io_dmem_cache_io_mmio_req_bits_wdata),
    .io_mmio_resp_valid         (_mmioXbar_io_in_1_resp_valid),	// src/main/scala/nutcore/NutCore.scala:150:26
    .io_mmio_resp_bits_rdata    (_mmioXbar_io_in_1_resp_bits_rdata)	// src/main/scala/nutcore/NutCore.scala:150:26
  );
endmodule

module CoherenceManager(	// src/main/scala/system/Coherence.scala:30:7
  input         clock,	// src/main/scala/system/Coherence.scala:30:7
                reset,	// src/main/scala/system/Coherence.scala:30:7
  output        io_in_req_ready,	// src/main/scala/system/Coherence.scala:31:14
  input         io_in_req_valid,	// src/main/scala/system/Coherence.scala:31:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/system/Coherence.scala:31:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/system/Coherence.scala:31:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/system/Coherence.scala:31:14
  output        io_in_resp_valid,	// src/main/scala/system/Coherence.scala:31:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/system/Coherence.scala:31:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/system/Coherence.scala:31:14
  input         io_out_mem_req_ready,	// src/main/scala/system/Coherence.scala:31:14
  output        io_out_mem_req_valid,	// src/main/scala/system/Coherence.scala:31:14
  output [31:0] io_out_mem_req_bits_addr,	// src/main/scala/system/Coherence.scala:31:14
  output [3:0]  io_out_mem_req_bits_cmd,	// src/main/scala/system/Coherence.scala:31:14
  output [63:0] io_out_mem_req_bits_wdata,	// src/main/scala/system/Coherence.scala:31:14
  input         io_out_mem_resp_valid,	// src/main/scala/system/Coherence.scala:31:14
  input  [3:0]  io_out_mem_resp_bits_cmd,	// src/main/scala/system/Coherence.scala:31:14
  input  [63:0] io_out_mem_resp_bits_rdata,	// src/main/scala/system/Coherence.scala:31:14
  input         io_out_coh_req_ready,	// src/main/scala/system/Coherence.scala:31:14
  output        io_out_coh_req_valid,	// src/main/scala/system/Coherence.scala:31:14
  output [31:0] io_out_coh_req_bits_addr,	// src/main/scala/system/Coherence.scala:31:14
  output [63:0] io_out_coh_req_bits_wdata,	// src/main/scala/system/Coherence.scala:31:14
  input         io_out_coh_resp_valid,	// src/main/scala/system/Coherence.scala:31:14
  input  [3:0]  io_out_coh_resp_bits_cmd,	// src/main/scala/system/Coherence.scala:31:14
  input  [63:0] io_out_coh_resp_bits_rdata	// src/main/scala/system/Coherence.scala:31:14
);

  reg  [2:0]  state;	// src/main/scala/system/Coherence.scala:45:22
  wire        _GEN = ~(io_in_req_bits_cmd[0]) & ~(io_in_req_bits_cmd[3]);	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,22,26,29,33}
  `ifndef SYNTHESIS	// src/main/scala/system/Coherence.scala:49:9
    always @(posedge clock) begin	// src/main/scala/system/Coherence.scala:49:9
      if (~reset & io_in_req_valid & ~_GEN & ~(io_in_req_bits_cmd[0])) begin	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,22,26}, src/main/scala/system/Coherence.scala:49:{9,29}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/system/Coherence.scala:49:9
          $fwrite(32'h80000002, "Assertion failed\n    at Coherence.scala:49 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n");	// src/main/scala/system/Coherence.scala:49:9
        if (`STOP_COND_)	// src/main/scala/system/Coherence.scala:49:9
          $fatal;	// src/main/scala/system/Coherence.scala:49:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _io_in_req_ready_T_2 = state == 3'h0;	// src/main/scala/system/Coherence.scala:30:7, :45:22, :46:24
  reg  [31:0] reqLatch_addr;	// src/main/scala/system/Coherence.scala:52:27
  reg  [3:0]  reqLatch_cmd;	// src/main/scala/system/Coherence.scala:52:27
  reg  [63:0] reqLatch_wdata;	// src/main/scala/system/Coherence.scala:52:27
  wire        io_in_req_ready_0 =
    io_in_req_bits_cmd[0]
      ? io_out_mem_req_ready & _io_in_req_ready_T_2
      : _GEN & io_out_coh_req_ready & _io_in_req_ready_T_2;	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{22,26}, src/main/scala/system/Coherence.scala:46:24, :62:17, :64:61, :66:{19,43}, :67:39, :69:19
  wire        _GEN_0 = state == 3'h0;	// src/main/scala/system/Coherence.scala:30:7, :45:22, :74:18
  wire        _GEN_1 = state == 3'h1;	// src/main/scala/system/Coherence.scala:30:7, :45:22, :74:18
  wire        _GEN_2 = state == 3'h2;	// src/main/scala/system/Coherence.scala:45:22, :74:18, :83:21
  wire        _GEN_3 = _GEN_0 | _GEN_1 | ~_GEN_2;	// src/main/scala/system/Coherence.scala:72:14, :74:18
  wire        io_in_resp_valid_0 = _GEN_3 ? io_out_mem_resp_valid : io_out_coh_resp_valid;	// src/main/scala/system/Coherence.scala:72:14, :74:18
  wire [3:0]  io_in_resp_bits_cmd_0 =
    _GEN_3 ? io_out_mem_resp_bits_cmd : io_out_coh_resp_bits_cmd;	// src/main/scala/system/Coherence.scala:72:14, :74:18
  wire        _GEN_4 = state == 3'h3;	// src/main/scala/system/Coherence.scala:45:22, :74:18, :83:21
  wire        _GEN_5 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/system/Coherence.scala:59:23, :74:18
  wire        _GEN_6 = _GEN_5 | ~_GEN_4;	// src/main/scala/system/Coherence.scala:59:23, :74:18
  wire        io_out_mem_req_valid_0 =
    ~_GEN_5 & _GEN_4 | io_in_req_bits_cmd[0] & io_in_req_valid & _io_in_req_ready_T_2;	// src/main/scala/bus/simplebus/SimpleBus.scala:73:22, src/main/scala/system/Coherence.scala:46:24, :59:23, :61:24, :64:61, :65:26, :74:18
  always @(posedge clock) begin	// src/main/scala/system/Coherence.scala:30:7
    if (reset)	// src/main/scala/system/Coherence.scala:30:7
      state <= 3'h0;	// src/main/scala/system/Coherence.scala:30:7, :45:22
    else if (_GEN_0) begin	// src/main/scala/system/Coherence.scala:74:18
      if (io_in_req_ready_0 & io_in_req_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/system/Coherence.scala:64:61, :66:19, :67:39
        if (_GEN)	// src/main/scala/bus/simplebus/SimpleBus.scala:73:26
          state <= 3'h1;	// src/main/scala/system/Coherence.scala:30:7, :45:22
        else if (io_in_req_bits_cmd == 4'h7)	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27
          state <= 3'h5;	// src/main/scala/system/Coherence.scala:45:22, :78:56
      end
    end
    else if (_GEN_1) begin	// src/main/scala/system/Coherence.scala:74:18
      if (io_out_coh_resp_valid)	// src/main/scala/system/Coherence.scala:31:14
        state <= {2'h1, io_out_coh_resp_bits_cmd != 4'hC};	// src/main/scala/bus/simplebus/SimpleBus.scala:92:24, src/main/scala/system/Coherence.scala:30:7, :45:22, :83:21
    end
    else if (_GEN_2) begin	// src/main/scala/system/Coherence.scala:74:18
      if (io_in_resp_valid_0 & io_in_resp_bits_cmd_0 == 4'h6)	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/system/Coherence.scala:72:14, :74:18, :89:27
        state <= 3'h0;	// src/main/scala/system/Coherence.scala:30:7, :45:22
    end
    else if (_GEN_4) begin	// src/main/scala/system/Coherence.scala:74:18
      if (io_out_mem_req_ready & io_out_mem_req_valid_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/system/Coherence.scala:64:61, :74:18
        state <= 3'h4;	// src/main/scala/system/Coherence.scala:30:7, :45:22
    end
    else if (state == 3'h4
               ? io_out_mem_resp_valid & io_out_mem_resp_bits_cmd == 4'h6
               : state == 3'h5 & io_out_mem_resp_valid)	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/system/Coherence.scala:30:7, :45:22, :74:18, :78:56, :96:{53,89,97}, :97:{55,63}
      state <= 3'h0;	// src/main/scala/system/Coherence.scala:30:7, :45:22
    if (_io_in_req_ready_T_2 & ~(io_in_req_bits_cmd[0]) & ~(io_in_req_bits_cmd[3])) begin	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,22,29,33}, src/main/scala/system/Coherence.scala:46:24, :52:52
      reqLatch_addr <= io_in_req_bits_addr;	// src/main/scala/system/Coherence.scala:52:27
      reqLatch_cmd <= io_in_req_bits_cmd;	// src/main/scala/system/Coherence.scala:52:27
      reqLatch_wdata <= io_in_req_bits_wdata;	// src/main/scala/system/Coherence.scala:52:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/system/Coherence.scala:30:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/system/Coherence.scala:30:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/system/Coherence.scala:30:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/system/Coherence.scala:30:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/system/Coherence.scala:30:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/system/Coherence.scala:30:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/system/Coherence.scala:30:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/system/Coherence.scala:30:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/system/Coherence.scala:30:7
        end	// src/main/scala/system/Coherence.scala:30:7
        state = _RANDOM[2'h0][2:0];	// src/main/scala/system/Coherence.scala:30:7, :45:22
        reqLatch_addr = {_RANDOM[2'h0][31:3], _RANDOM[2'h1][2:0]};	// src/main/scala/system/Coherence.scala:30:7, :45:22, :52:27
        reqLatch_cmd = _RANDOM[2'h1][9:6];	// src/main/scala/system/Coherence.scala:30:7, :52:27
        reqLatch_wdata = {_RANDOM[2'h1][31:18], _RANDOM[2'h2], _RANDOM[2'h3][17:0]};	// src/main/scala/system/Coherence.scala:30:7, :52:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/system/Coherence.scala:30:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/system/Coherence.scala:30:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// src/main/scala/system/Coherence.scala:30:7, :64:61, :66:19, :67:39
  assign io_in_resp_valid = io_in_resp_valid_0;	// src/main/scala/system/Coherence.scala:30:7, :72:14, :74:18
  assign io_in_resp_bits_cmd = io_in_resp_bits_cmd_0;	// src/main/scala/system/Coherence.scala:30:7, :72:14, :74:18
  assign io_in_resp_bits_rdata =
    _GEN_3 ? io_out_mem_resp_bits_rdata : io_out_coh_resp_bits_rdata;	// src/main/scala/system/Coherence.scala:30:7, :72:14, :74:18
  assign io_out_mem_req_valid = io_out_mem_req_valid_0;	// src/main/scala/system/Coherence.scala:30:7, :64:61, :74:18
  assign io_out_mem_req_bits_addr = _GEN_6 ? io_in_req_bits_addr : reqLatch_addr;	// src/main/scala/system/Coherence.scala:30:7, :52:27, :59:23, :74:18
  assign io_out_mem_req_bits_cmd = _GEN_6 ? io_in_req_bits_cmd : reqLatch_cmd;	// src/main/scala/system/Coherence.scala:30:7, :52:27, :59:23, :74:18
  assign io_out_mem_req_bits_wdata = _GEN_6 ? io_in_req_bits_wdata : reqLatch_wdata;	// src/main/scala/system/Coherence.scala:30:7, :52:27, :59:23, :74:18
  assign io_out_coh_req_valid =
    ~(io_in_req_bits_cmd[0]) & _GEN & io_in_req_valid & _io_in_req_ready_T_2;	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{22,26}, src/main/scala/system/Coherence.scala:30:7, :46:24, :63:24, :64:61, :67:39
  assign io_out_coh_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/system/Coherence.scala:30:7
  assign io_out_coh_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/system/Coherence.scala:30:7
endmodule

module AXI42SimpleBusConverter(	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
  input         clock,	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
                reset,	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
  output        io_in_aw_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input         io_in_aw_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output        io_in_w_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input         io_in_w_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input  [7:0]  io_in_w_bits_strb,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input         io_in_b_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output        io_in_b_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
                io_in_ar_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input         io_in_ar_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input         io_in_r_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output        io_in_r_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input         io_out_req_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output        io_out_req_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output [31:0] io_out_req_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output [3:0]  io_out_req_bits_cmd,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output [7:0]  io_out_req_bits_wmask,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output [63:0] io_out_req_bits_wdata,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  output        io_out_resp_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input         io_out_resp_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input  [3:0]  io_out_resp_bits_cmd,	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
  input  [63:0] io_out_resp_bits_rdata	// src/main/scala/bus/simplebus/ToAXI4.scala:27:14
);

  wire        io_in_b_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:134:27
  wire        io_in_w_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:133:38
  wire        io_in_aw_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:132:33
  wire        io_in_r_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:130:36
  wire        io_out_req_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:127:52
  reg  [1:0]  inflight_type;	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30
  wire        _GEN = ~(|inflight_type) & io_in_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :64:{9,23}
  wire        _GEN_0 = io_out_req_ready & io_out_req_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:127:52, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _io_in_r_valid_T = inflight_type == 2'h1;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30, :50:19
  wire        _GEN_1 = _io_in_r_valid_T & io_out_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:50:19, :79:27
  wire        _GEN_2 = io_in_r_ready & io_in_r_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:130:36, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  [31:0] aw_reg_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:94:19
  reg         bresp_en;	// src/main/scala/bus/simplebus/ToAXI4.scala:95:25
  wire        _GEN_3 = io_in_aw_ready_0 & io_in_aw_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:132:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _io_in_w_ready_T = inflight_type == 2'h2;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30, :50:19
  wire        _GEN_4 = io_in_w_ready_0 & io_in_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:133:38, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _GEN_5 = _io_in_w_ready_T & _GEN_4;	// src/main/scala/bus/simplebus/ToAXI4.scala:50:19, :105:28, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _GEN_6 = io_in_b_ready & io_in_b_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:134:27, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign io_out_req_valid_0 =
    ~(|inflight_type) & io_in_ar_valid | _io_in_w_ready_T & io_in_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :127:{21,35,52,75}
  wire        io_out_resp_ready_0 =
    ~(|inflight_type) | _io_in_r_valid_T & io_in_r_ready | _io_in_w_ready_T
    & io_in_b_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :128:{21,57,73,96}
  wire        io_in_ar_ready_0 = ~(|inflight_type) & io_out_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :129:{19,33}
  assign io_in_r_valid_0 = _io_in_r_valid_T & io_out_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:50:19, :130:36
  assign io_in_aw_ready_0 = ~(|inflight_type) & ~io_in_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :97:42, :132:{19,33}
  assign io_in_w_ready_0 = _io_in_w_ready_T & io_out_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:50:19, :133:38
  assign io_in_b_valid_0 = bresp_en & io_out_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:95:25, :134:27
  `ifndef SYNTHESIS	// src/main/scala/bus/simplebus/ToAXI4.scala:137:30
    always @(posedge clock) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:137:30
      automatic logic _GEN_7 = io_out_resp_ready_0 & io_out_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:128:73, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (io_in_ar_ready_0 & io_in_ar_valid & ~reset
          & ~(_GEN_0 & ~(|inflight_type))) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :64:9, :129:33, :137:{30,44}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:137:30
          $fwrite(32'h80000002, "Assertion failed\n    at ToAXI4.scala:137 when (axi.ar.fire) { assert(mem.req.fire && !isInflight()); }\n");	// src/main/scala/bus/simplebus/ToAXI4.scala:137:30
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:137:30
          $fatal;	// src/main/scala/bus/simplebus/ToAXI4.scala:137:30
      end
      if (_GEN_3 & ~reset & (|inflight_type)) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :137:30, :138:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:138:30
          $fwrite(32'h80000002, "Assertion failed\n    at ToAXI4.scala:138 when (axi.aw.fire) { assert(!isInflight()); }\n");	// src/main/scala/bus/simplebus/ToAXI4.scala:138:30
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:138:30
          $fatal;	// src/main/scala/bus/simplebus/ToAXI4.scala:138:30
      end
      if (_GEN_4 & ~reset & ~(_GEN_0 & _io_in_w_ready_T)) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:50:19, :137:30, :139:{29,44}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:139:29
          $fwrite(32'h80000002, "Assertion failed\n    at ToAXI4.scala:139 when (axi.w.fire) { assert(mem.req .fire && isState(axi_write)); }\n");	// src/main/scala/bus/simplebus/ToAXI4.scala:139:29
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:139:29
          $fatal;	// src/main/scala/bus/simplebus/ToAXI4.scala:139:29
      end
      if (_GEN_6 & ~reset & ~(_GEN_7 & _io_in_w_ready_T)) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:50:19, :137:30, :140:{29,44}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:140:29
          $fwrite(32'h80000002, "Assertion failed\n    at ToAXI4.scala:140 when (axi.b.fire) { assert(mem.resp.fire && isState(axi_write)); }\n");	// src/main/scala/bus/simplebus/ToAXI4.scala:140:29
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:140:29
          $fatal;	// src/main/scala/bus/simplebus/ToAXI4.scala:140:29
      end
      if (_GEN_2 & ~reset & ~(_GEN_7 & _io_in_r_valid_T)) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:50:19, :137:30, :141:{29,44}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:141:29
          $fwrite(32'h80000002, "Assertion failed\n    at ToAXI4.scala:141 when (axi.r.fire) { assert(mem.resp.fire && isState(axi_read)); }\n");	// src/main/scala/bus/simplebus/ToAXI4.scala:141:29
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:141:29
          $fatal;	// src/main/scala/bus/simplebus/ToAXI4.scala:141:29
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
    automatic logic _GEN_8;	// src/main/scala/bus/simplebus/ToAXI4.scala:97:39
    _GEN_8 = ~(|inflight_type) & io_in_aw_valid & ~io_in_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :50:19, :64:9, :97:{39,42}
    if (reset) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
      inflight_type <= 2'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30
      bresp_en <= 1'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:38:32, :95:25
    end
    else begin	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
      if (_GEN_6)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        inflight_type <= 2'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30
      else if (_GEN_8 & _GEN_3)	// src/main/scala/bus/simplebus/ToAXI4.scala:43:19, :79:46, :97:{39,57}, :100:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
        inflight_type <= 2'h2;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30
      else if (_GEN_1 & _GEN_2 & io_out_resp_bits_cmd == 4'h6)	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/bus/simplebus/ToAXI4.scala:46:19, :64:40, :79:{27,46}, :88:42, src/main/scala/chisel3/util/Decoupled.scala:51:35
        inflight_type <= 2'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30
      else if (_GEN & _GEN_0)	// src/main/scala/bus/simplebus/ToAXI4.scala:40:30, :43:19, :64:{23,40}, :74:25, src/main/scala/chisel3/util/Decoupled.scala:51:35
        inflight_type <= 2'h1;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30
      bresp_en <= ~_GEN_6 & (_GEN_5 | bresp_en);	// src/main/scala/bus/simplebus/ToAXI4.scala:95:25, :105:{28,43}, :115:19, :116:16, :120:21, :121:14, src/main/scala/chisel3/util/Decoupled.scala:51:35
    end
    if (_GEN_8)	// src/main/scala/bus/simplebus/ToAXI4.scala:97:39
      aw_reg_addr <= io_in_aw_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:94:19
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
        end	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
        inflight_type = _RANDOM[2'h0][19:18];	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30
        aw_reg_addr = {_RANDOM[2'h0][31:20], _RANDOM[2'h1][19:0]};	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :40:30, :94:19
        bresp_en = _RANDOM[2'h3][0];	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :95:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_aw_ready = io_in_aw_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :132:33
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :133:38
  assign io_in_b_valid = io_in_b_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :134:27
  assign io_in_ar_ready = io_in_ar_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :129:33
  assign io_in_r_valid = io_in_r_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :130:36
  assign io_in_r_bits_data = _GEN_1 ? io_out_resp_bits_rdata : 64'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :57:33, :60:5, :79:{27,46}, :81:12
  assign io_out_req_valid = io_out_req_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :127:52
  assign io_out_req_bits_addr = _GEN_5 ? aw_reg_addr : _GEN ? io_in_ar_bits_addr : 32'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :57:33, :59:7, :64:{23,40}, :66:14, :94:19, :105:{28,43}, :109:14
  assign io_out_req_bits_cmd = {3'h0, _GEN_5};	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :64:40, :105:{28,43}, :107:13
  assign io_out_req_bits_wmask = _GEN_5 ? io_in_w_bits_strb : 8'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :27:14, :64:40, :105:{28,43}, :111:15
  assign io_out_req_bits_wdata = _GEN_5 ? io_in_w_bits_data : 64'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :57:33, :64:40, :105:{28,43}, :112:15
  assign io_out_resp_ready = io_out_resp_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:25:7, :128:73
endmodule

module Prefetcher(	// src/main/scala/system/Prefetcher.scala:32:7
  input         clock,	// src/main/scala/system/Prefetcher.scala:32:7
                reset,	// src/main/scala/system/Prefetcher.scala:32:7
  output        io_in_ready,	// src/main/scala/system/Prefetcher.scala:33:20
  input         io_in_valid,	// src/main/scala/system/Prefetcher.scala:33:20
  input  [31:0] io_in_bits_addr,	// src/main/scala/system/Prefetcher.scala:33:20
  input  [3:0]  io_in_bits_cmd,	// src/main/scala/system/Prefetcher.scala:33:20
  input  [7:0]  io_in_bits_wmask,	// src/main/scala/system/Prefetcher.scala:33:20
  input  [63:0] io_in_bits_wdata,	// src/main/scala/system/Prefetcher.scala:33:20
  input         io_out_ready,	// src/main/scala/system/Prefetcher.scala:33:20
  output        io_out_valid,	// src/main/scala/system/Prefetcher.scala:33:20
  output [31:0] io_out_bits_addr,	// src/main/scala/system/Prefetcher.scala:33:20
  output [3:0]  io_out_bits_cmd,	// src/main/scala/system/Prefetcher.scala:33:20
  output [7:0]  io_out_bits_wmask,	// src/main/scala/system/Prefetcher.scala:33:20
  output [63:0] io_out_bits_wdata	// src/main/scala/system/Prefetcher.scala:33:20
);

  wire        io_out_valid_0;	// src/main/scala/system/Prefetcher.scala:52:21, :54:18, :59:18
  reg         getNewReq;	// src/main/scala/system/Prefetcher.scala:37:26
  reg  [31:0] prefetchReq_addr;	// src/main/scala/system/Prefetcher.scala:38:28
  reg  [7:0]  prefetchReq_wmask;	// src/main/scala/system/Prefetcher.scala:38:28
  reg  [63:0] prefetchReq_wdata;	// src/main/scala/system/Prefetcher.scala:38:28
  reg  [63:0] lastReqAddr;	// src/main/scala/system/Prefetcher.scala:44:28
  assign io_out_valid_0 =
    getNewReq
      ? ~({prefetchReq_addr[31:30], ~(prefetchReq_addr[29:28])} == 4'h0
          | {prefetchReq_addr[31], ~(prefetchReq_addr[30])} == 2'h0)
      : io_in_valid;	// src/main/scala/nutcore/NutCore.scala:86:{11,24,44}, :87:15, src/main/scala/system/Prefetcher.scala:37:26, :38:28, :52:21, :54:18, :59:{18,21}
  wire        io_in_ready_0 = ~getNewReq & (~io_in_valid | io_out_ready & io_out_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/system/Prefetcher.scala:37:26, :52:{9,21}, :54:18, :55:{17,20,33}, :59:18, :60:17
  always @(posedge clock) begin	// src/main/scala/system/Prefetcher.scala:32:7
    if (reset) begin	// src/main/scala/system/Prefetcher.scala:32:7
      getNewReq <= 1'h0;	// src/main/scala/system/Prefetcher.scala:37:26
      lastReqAddr <= 64'h0;	// src/main/scala/system/Prefetcher.scala:44:28
    end
    else begin	// src/main/scala/system/Prefetcher.scala:32:7
      automatic logic _getNewReq_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _getNewReq_T = io_in_ready_0 & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/system/Prefetcher.scala:52:21, :55:17, :60:17
      if (getNewReq)	// src/main/scala/system/Prefetcher.scala:37:26
        getNewReq <=
          ~(io_out_ready & io_out_valid_0
            | {prefetchReq_addr[31:30], ~(prefetchReq_addr[29:28])} == 4'h0
            | {prefetchReq_addr[31], ~(prefetchReq_addr[30])} == 2'h0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/NutCore.scala:86:{11,24,44}, src/main/scala/system/Prefetcher.scala:37:26, :38:28, :52:21, :54:18, :59:18, :61:{18,32}
      else	// src/main/scala/system/Prefetcher.scala:37:26
        getNewReq <=
          _getNewReq_T & io_in_bits_cmd[1]
          & {32'h0,
             io_in_bits_addr & 32'hFFFFFFC0} != (lastReqAddr & 64'hFFFFFFFFFFFFFFC0);	// src/main/scala/bus/simplebus/SimpleBus.scala:75:22, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/system/Prefetcher.scala:37:26, :44:28, :46:18, :49:21, :50:{30,42,59}, :56:53
      if (_getNewReq_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        lastReqAddr <= {32'h0, io_in_bits_addr};	// src/main/scala/system/Prefetcher.scala:44:28, :46:18
    end
    prefetchReq_addr <= io_in_bits_addr + 32'h40;	// src/main/scala/system/Prefetcher.scala:38:28, :40:39
    prefetchReq_wmask <= io_in_bits_wmask;	// src/main/scala/system/Prefetcher.scala:38:28
    prefetchReq_wdata <= io_in_bits_wdata;	// src/main/scala/system/Prefetcher.scala:38:28
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/system/Prefetcher.scala:32:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/system/Prefetcher.scala:32:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/system/Prefetcher.scala:32:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/system/Prefetcher.scala:32:7
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/system/Prefetcher.scala:32:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/system/Prefetcher.scala:32:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/system/Prefetcher.scala:32:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/system/Prefetcher.scala:32:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/system/Prefetcher.scala:32:7
        end	// src/main/scala/system/Prefetcher.scala:32:7
        getNewReq = _RANDOM[3'h0][0];	// src/main/scala/system/Prefetcher.scala:32:7, :37:26
        prefetchReq_addr = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][0]};	// src/main/scala/system/Prefetcher.scala:32:7, :37:26, :38:28
        prefetchReq_wmask = _RANDOM[3'h1][15:8];	// src/main/scala/system/Prefetcher.scala:32:7, :38:28
        prefetchReq_wdata = {_RANDOM[3'h1][31:16], _RANDOM[3'h2], _RANDOM[3'h3][15:0]};	// src/main/scala/system/Prefetcher.scala:32:7, :38:28
        lastReqAddr = {_RANDOM[3'h3][31:16], _RANDOM[3'h4], _RANDOM[3'h5][15:0]};	// src/main/scala/system/Prefetcher.scala:32:7, :38:28, :44:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/system/Prefetcher.scala:32:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/system/Prefetcher.scala:32:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// src/main/scala/system/Prefetcher.scala:32:7, :52:21, :55:17, :60:17
  assign io_out_valid = io_out_valid_0;	// src/main/scala/system/Prefetcher.scala:32:7, :52:21, :54:18, :59:18
  assign io_out_bits_addr = getNewReq ? prefetchReq_addr : io_in_bits_addr;	// src/main/scala/system/Prefetcher.scala:32:7, :37:26, :38:28, :52:21, :53:17, :58:17
  assign io_out_bits_cmd = getNewReq ? 4'h4 : io_in_bits_cmd;	// src/main/scala/system/Prefetcher.scala:32:7, :37:26, :39:19, :52:21, :53:17, :58:17
  assign io_out_bits_wmask = getNewReq ? prefetchReq_wmask : io_in_bits_wmask;	// src/main/scala/system/Prefetcher.scala:32:7, :37:26, :38:28, :52:21, :53:17, :58:17
  assign io_out_bits_wdata = getNewReq ? prefetchReq_wdata : io_in_bits_wdata;	// src/main/scala/system/Prefetcher.scala:32:7, :37:26, :38:28, :52:21, :53:17, :58:17
endmodule

module CacheStage1_2(	// src/main/scala/nutcore/mem/Cache.scala:126:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [31:0] io_in_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [3:0]  io_in_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [7:0]  io_in_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input  [63:0] io_in_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [31:0] io_out_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [3:0]  io_out_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [7:0]  io_out_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [63:0] io_out_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_metaReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_metaReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [8:0]  io_metaReadBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  input         io_dataReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output        io_dataReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:133:14
  output [11:0] io_dataReadBus_req_bits_setIdx	// src/main/scala/nutcore/mem/Cache.scala:133:14
);

  wire readBusValid = io_in_valid & io_out_ready;	// src/main/scala/nutcore/mem/Cache.scala:139:34
  wire io_out_valid_0 = io_in_valid & io_metaReadBus_req_ready & io_dataReadBus_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:144:59
  assign io_in_ready =
    (~io_in_valid | io_out_ready & io_out_valid_0) & io_metaReadBus_req_ready
    & io_dataReadBus_req_ready;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:126:14, :144:59, :145:{19,32,76}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :144:59
  assign io_out_bits_req_addr = io_in_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_out_bits_req_cmd = io_in_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_out_bits_req_wmask = io_in_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_out_bits_req_wdata = io_in_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:126:14
  assign io_metaReadBus_req_valid = readBusValid;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :139:34
  assign io_metaReadBus_req_bits_setIdx = io_in_bits_addr[14:6];	// src/main/scala/nutcore/mem/Cache.scala:77:45, :126:14
  assign io_dataReadBus_req_valid = readBusValid;	// src/main/scala/nutcore/mem/Cache.scala:126:14, :139:34
  assign io_dataReadBus_req_bits_setIdx = io_in_bits_addr[14:3];	// src/main/scala/nutcore/mem/Cache.scala:78:35, :126:14
endmodule

module CacheStage2_2(	// src/main/scala/nutcore/mem/Cache.scala:162:14
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:162:14
                reset,	// src/main/scala/nutcore/mem/Cache.scala:162:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [31:0] io_in_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_in_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [7:0]  io_in_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_in_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_out_ready,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [31:0] io_out_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [7:0]  io_out_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [16:0] io_out_bits_metas_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [16:0] io_out_bits_metas_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [16:0] io_out_bits_metas_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [16:0] io_out_bits_metas_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_metas_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_datas_0_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_1_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_2_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_datas_3_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_hit,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output        io_out_bits_mmio,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_out_bits_isForwardData,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [63:0] io_out_bits_forwardData_data_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  output [3:0]  io_out_bits_forwardData_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [16:0] io_metaReadResp_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_0_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [16:0] io_metaReadResp_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_1_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [16:0] io_metaReadResp_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_2_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [16:0] io_metaReadResp_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaReadResp_3_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_metaReadResp_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_dataReadResp_0_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_1_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_2_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
                io_dataReadResp_3_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [8:0]  io_metaWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [16:0] io_metaWriteBus_req_bits_data_tag,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_metaWriteBus_req_bits_data_dirty,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_metaWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input         io_dataWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [11:0] io_dataWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [63:0] io_dataWriteBus_req_bits_data_data,	// src/main/scala/nutcore/mem/Cache.scala:171:14
  input  [3:0]  io_dataWriteBus_req_bits_waymask	// src/main/scala/nutcore/mem/Cache.scala:171:14
);

  wire        io_out_bits_hit_0;	// src/main/scala/nutcore/mem/Cache.scala:211:34
  wire        isForwardMeta =
    io_in_valid & io_metaWriteBus_req_valid
    & io_metaWriteBus_req_bits_setIdx == io_in_bits_req_addr[14:6];	// src/main/scala/nutcore/mem/Cache.scala:77:45, :176:{64,99}
  reg         isForwardMetaReg;	// src/main/scala/nutcore/mem/Cache.scala:177:33
  reg  [16:0] forwardMetaReg_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  reg         forwardMetaReg_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  reg  [3:0]  forwardMetaReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:180:33
  wire        pickForwardMeta = isForwardMetaReg | isForwardMeta;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :177:33, :183:42
  wire [16:0] forwardMeta_data_tag =
    isForwardMeta ? io_metaWriteBus_req_bits_data_tag : forwardMetaReg_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire        forwardMeta_data_dirty =
    isForwardMeta ? io_metaWriteBus_req_bits_data_dirty : forwardMetaReg_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire [3:0]  forwardMeta_waymask =
    isForwardMeta ? io_metaWriteBus_req_bits_waymask : forwardMetaReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:176:64, :180:33, :184:24
  wire        _metaWay_0_T = pickForwardMeta & forwardMeta_waymask[0];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [16:0] metaWay_0_tag = _metaWay_0_T ? forwardMeta_data_tag : io_metaReadResp_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_0_valid = _metaWay_0_T | io_metaReadResp_0_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_1_T = pickForwardMeta & forwardMeta_waymask[1];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [16:0] metaWay_1_tag = _metaWay_1_T ? forwardMeta_data_tag : io_metaReadResp_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_1_valid = _metaWay_1_T | io_metaReadResp_1_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_2_T = pickForwardMeta & forwardMeta_waymask[2];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [16:0] metaWay_2_tag = _metaWay_2_T ? forwardMeta_data_tag : io_metaReadResp_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_2_valid = _metaWay_2_T | io_metaReadResp_2_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire        _metaWay_3_T = pickForwardMeta & forwardMeta_waymask[3];	// src/main/scala/nutcore/mem/Cache.scala:183:42, :184:24, :185:61, :187:39
  wire [16:0] metaWay_3_tag = _metaWay_3_T ? forwardMeta_data_tag : io_metaReadResp_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:184:24, :187:{22,39}
  wire        metaWay_3_valid = _metaWay_3_T | io_metaReadResp_3_valid;	// src/main/scala/nutcore/mem/Cache.scala:187:{22,39}
  wire [3:0]  hitVec =
    {metaWay_3_valid & metaWay_3_tag == io_in_bits_req_addr[31:15] & io_in_valid,
     metaWay_2_valid & metaWay_2_tag == io_in_bits_req_addr[31:15] & io_in_valid,
     metaWay_1_valid & metaWay_1_tag == io_in_bits_req_addr[31:15] & io_in_valid,
     metaWay_0_valid & metaWay_0_tag == io_in_bits_req_addr[31:15] & io_in_valid};	// src/main/scala/nutcore/mem/Cache.scala:174:31, :187:22, :190:{59,73,90}
  reg  [63:0] victimWaymask_lfsr;	// src/main/scala/utils/LFSR64.scala:25:23
  wire [3:0]  waymask =
    io_out_bits_hit_0
      ? hitVec
      : (|{~metaWay_3_valid, ~metaWay_2_valid, ~metaWay_1_valid, ~metaWay_0_valid})
          ? (metaWay_3_valid
               ? {1'h0,
                  (|{~metaWay_3_valid, ~metaWay_2_valid})
                    ? 3'h4
                    : {1'h0,
                       (|{~metaWay_3_valid, ~metaWay_2_valid, ~metaWay_1_valid})
                         ? 2'h2
                         : 2'h1}}
               : 4'h8)
          : 4'h1 << victimWaymask_lfsr[1:0];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :187:22, :190:90, :191:{42,53}, :193:{45,56}, :194:34, :195:{33,45}, :196:{8,20}, :197:{8,20}, :200:{20,49}, :211:34, src/main/scala/utils/LFSR64.scala:25:23
  `ifndef SYNTHESIS	// src/main/scala/nutcore/mem/Cache.scala:208:9
    always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:208:9
      automatic logic [2:0] _GEN =
        {1'h0, {1'h0, waymask[0]} + {1'h0, waymask[1]}}
        + {1'h0, {1'h0, waymask[2]} + {1'h0, waymask[3]}};	// src/main/scala/nutcore/mem/Cache.scala:177:33, :200:20, :201:16, :208:35
      if (~reset & io_in_valid & (|(_GEN[2:1]))) begin	// src/main/scala/nutcore/mem/Cache.scala:208:{9,35,45}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:208:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:208 assert(!(io.in.valid && PopCount(waymask) > 1.U))\n");	// src/main/scala/nutcore/mem/Cache.scala:208:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:208:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:208:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_out_bits_hit_0 = io_in_valid & (|hitVec);	// src/main/scala/nutcore/mem/Cache.scala:190:90, :211:{34,44}
  wire        isForwardData =
    io_in_valid & io_dataWriteBus_req_valid
    & io_dataWriteBus_req_bits_setIdx == io_in_bits_req_addr[14:3];	// src/main/scala/nutcore/mem/Cache.scala:78:35, :216:35, :217:30
  reg         isForwardDataReg;	// src/main/scala/nutcore/mem/Cache.scala:219:33
  reg  [63:0] forwardDataReg_data_data;	// src/main/scala/nutcore/mem/Cache.scala:222:33
  reg  [3:0]  forwardDataReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:222:33
  wire        io_in_ready_0 = ~io_in_valid | io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:179:23, :228:31
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      isForwardMetaReg <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:177:33
      victimWaymask_lfsr <= 64'h1234567887654321;	// src/main/scala/utils/LFSR64.scala:25:23
      isForwardDataReg <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:177:33, :219:33
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      automatic logic _GEN_0 = io_in_ready_0 & io_in_valid | ~io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:179:{20,23}, :228:31
      isForwardMetaReg <= ~_GEN_0 & (isForwardMeta | isForwardMetaReg);	// src/main/scala/nutcore/mem/Cache.scala:176:64, :177:33, :178:{24,43}, :179:{20,37,56}
      if (victimWaymask_lfsr == 64'h0)	// src/main/scala/utils/LFSR64.scala:25:23, :28:24
        victimWaymask_lfsr <= 64'h1;	// src/main/scala/utils/LFSR64.scala:25:23, :28:18
      else	// src/main/scala/utils/LFSR64.scala:28:24
        victimWaymask_lfsr <=
          {victimWaymask_lfsr[0] ^ victimWaymask_lfsr[1] ^ victimWaymask_lfsr[3]
             ^ victimWaymask_lfsr[4],
           victimWaymask_lfsr[63:1]};	// src/main/scala/utils/LFSR64.scala:25:23, :26:{19,29,39,43,49}, :28:{41,51}
      isForwardDataReg <= ~_GEN_0 & (isForwardData | isForwardDataReg);	// src/main/scala/nutcore/mem/Cache.scala:178:24, :179:{20,37,56}, :216:35, :219:33, :220:{24,43}, :221:{37,56}
    end
    if (isForwardMeta) begin	// src/main/scala/nutcore/mem/Cache.scala:176:64
      forwardMetaReg_data_tag <= io_metaWriteBus_req_bits_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:180:33
      forwardMetaReg_data_dirty <= io_metaWriteBus_req_bits_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:180:33
      forwardMetaReg_waymask <= io_metaWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:180:33
    end
    if (isForwardData) begin	// src/main/scala/nutcore/mem/Cache.scala:216:35
      forwardDataReg_data_data <= io_dataWriteBus_req_bits_data_data;	// src/main/scala/nutcore/mem/Cache.scala:222:33
      forwardDataReg_waymask <= io_dataWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:222:33
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:162:14
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:162:14
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:162:14
        end	// src/main/scala/nutcore/mem/Cache.scala:162:14
        isForwardMetaReg = _RANDOM[3'h0][0];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33
        forwardMetaReg_data_tag = _RANDOM[3'h0][26:10];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        forwardMetaReg_data_dirty = _RANDOM[3'h0][28];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        forwardMetaReg_waymask = {_RANDOM[3'h0][31:29], _RANDOM[3'h1][0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :177:33, :180:33
        victimWaymask_lfsr = {_RANDOM[3'h1][31:1], _RANDOM[3'h2], _RANDOM[3'h3][0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :180:33, src/main/scala/utils/LFSR64.scala:25:23
        isForwardDataReg = _RANDOM[3'h3][1];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :219:33, src/main/scala/utils/LFSR64.scala:25:23
        forwardDataReg_data_data =
          {_RANDOM[3'h3][31:14], _RANDOM[3'h4], _RANDOM[3'h5][13:0]};	// src/main/scala/nutcore/mem/Cache.scala:162:14, :222:33, src/main/scala/utils/LFSR64.scala:25:23
        forwardDataReg_waymask = _RANDOM[3'h5][17:14];	// src/main/scala/nutcore/mem/Cache.scala:162:14, :222:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:162:14
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :228:31
  assign io_out_valid = io_in_valid;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_addr = io_in_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_cmd = io_in_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_wmask = io_in_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_req_wdata = io_in_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_metas_0_tag = metaWay_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_0_dirty =
    _metaWay_0_T ? forwardMeta_data_dirty : io_metaReadResp_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_1_tag = metaWay_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_1_dirty =
    _metaWay_1_T ? forwardMeta_data_dirty : io_metaReadResp_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_2_tag = metaWay_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_2_dirty =
    _metaWay_2_T ? forwardMeta_data_dirty : io_metaReadResp_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_metas_3_tag = metaWay_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :187:22
  assign io_out_bits_metas_3_dirty =
    _metaWay_3_T ? forwardMeta_data_dirty : io_metaReadResp_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :184:24, :187:{22,39}
  assign io_out_bits_datas_0_data = io_dataReadResp_0_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_1_data = io_dataReadResp_1_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_2_data = io_dataReadResp_2_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_datas_3_data = io_dataReadResp_3_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14
  assign io_out_bits_hit = io_out_bits_hit_0;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :211:34
  assign io_out_bits_waymask = waymask;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :200:20
  assign io_out_bits_mmio =
    {io_in_bits_req_addr[31:30], ~(io_in_bits_req_addr[29:28])} == 4'h0
    | {io_in_bits_req_addr[31], ~(io_in_bits_req_addr[30])} == 2'h0;	// src/main/scala/nutcore/NutCore.scala:86:{11,24,44}, :87:15, src/main/scala/nutcore/mem/Cache.scala:162:14, :191:42, :194:34
  assign io_out_bits_isForwardData = isForwardDataReg | isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :219:33, :223:49
  assign io_out_bits_forwardData_data_data =
    isForwardData ? io_dataWriteBus_req_bits_data_data : forwardDataReg_data_data;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :222:33, :224:33
  assign io_out_bits_forwardData_waymask =
    isForwardData ? io_dataWriteBus_req_bits_waymask : forwardDataReg_waymask;	// src/main/scala/nutcore/mem/Cache.scala:162:14, :216:35, :222:33, :224:33
endmodule

module Arbiter2_SRAMBundleAW_4(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [8:0]  io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [16:0] io_in_0_bits_data_tag,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [8:0]  io_in_1_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [16:0] io_in_1_bits_data_tag,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_data_dirty,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [8:0]  io_out_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [16:0] io_out_bits_data_tag,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_data_dirty,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_waymask	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_data_tag =
    io_in_0_valid ? io_in_0_bits_data_tag : io_in_1_bits_data_tag;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_data_dirty = io_in_0_valid | io_in_1_bits_data_dirty;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_waymask =
    io_in_0_valid ? io_in_0_bits_waymask : io_in_1_bits_waymask;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

module Arbiter2_SRAMBundleAW_5(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [11:0] io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [63:0] io_in_0_bits_data_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [11:0] io_in_1_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [63:0] io_in_1_bits_data_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_waymask,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [11:0] io_out_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [63:0] io_out_bits_data_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_waymask	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_data_data =
    io_in_0_valid ? io_in_0_bits_data_data : io_in_1_bits_data_data;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_waymask =
    io_in_0_valid ? io_in_0_bits_waymask : io_in_1_bits_waymask;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

module CacheStage3_2(	// src/main/scala/nutcore/mem/Cache.scala:235:14
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:235:14
                reset,	// src/main/scala/nutcore/mem/Cache.scala:235:14
  output        io_in_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [31:0] io_in_bits_req_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_req_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [7:0]  io_in_bits_req_wmask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_req_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [16:0] io_in_bits_metas_0_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_0_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [16:0] io_in_bits_metas_1_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_1_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [16:0] io_in_bits_metas_2_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_2_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [16:0] io_in_bits_metas_3_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_metas_3_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_datas_0_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_1_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_2_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_datas_3_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_hit,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_in_bits_mmio,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_in_bits_isForwardData,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_in_bits_forwardData_data_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_in_bits_forwardData_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_out_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_out_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_out_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_isFinish,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_dataReadBus_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataReadBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [11:0] io_dataReadBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_dataReadBus_resp_data_0_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_1_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_2_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
                io_dataReadBus_resp_data_3_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [11:0] io_dataWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_dataWriteBus_req_bits_data_data,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_dataWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_metaWriteBus_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [8:0]  io_metaWriteBus_req_bits_setIdx,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [16:0] io_metaWriteBus_req_bits_data_tag,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_metaWriteBus_req_bits_data_dirty,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_metaWriteBus_req_bits_waymask,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mem_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_mem_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [31:0] io_mem_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [3:0]  io_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output [63:0] io_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input         io_mem_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [3:0]  io_mem_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  input  [63:0] io_mem_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:252:14
  output        io_dataReadRespToL1	// src/main/scala/nutcore/mem/Cache.scala:252:14
);

  wire        mmio = io_in_valid & io_in_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:259:26
  wire        hit = io_in_valid & io_in_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:260:25
  wire        miss = io_in_valid & ~io_in_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:261:{26,29}
  wire        probe = io_in_valid & io_in_bits_req_cmd == 4'h8;	// src/main/scala/bus/simplebus/SimpleBus.scala:79:23, src/main/scala/nutcore/mem/Cache.scala:235:14, :262:39
  wire        _io_out_valid_T_11 = io_in_bits_req_cmd == 4'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:235:14
  wire        hitReadBurst = hit & _io_out_valid_T_11;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:260:25, :263:26
  wire        _meta_T_10 =
    io_in_bits_waymask[0] & io_in_bits_metas_0_dirty | io_in_bits_waymask[1]
    & io_in_bits_metas_1_dirty | io_in_bits_waymask[2] & io_in_bits_metas_2_dirty
    | io_in_bits_waymask[3] & io_in_bits_metas_3_dirty;	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36
  wire [16:0] metaHitWriteBus_x8_tag =
    (io_in_bits_waymask[0] ? io_in_bits_metas_0_tag : 17'h0)
    | (io_in_bits_waymask[1] ? io_in_bits_metas_1_tag : 17'h0)
    | (io_in_bits_waymask[2] ? io_in_bits_metas_2_tag : 17'h0)
    | (io_in_bits_waymask[3] ? io_in_bits_metas_3_tag : 17'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36
  wire [63:0] dataRead =
    io_in_bits_isForwardData & io_in_bits_waymask == io_in_bits_forwardData_waymask
      ? io_in_bits_forwardData_data_data
      : (io_in_bits_waymask[0] ? io_in_bits_datas_0_data : 64'h0)
        | (io_in_bits_waymask[1] ? io_in_bits_datas_1_data : 64'h0)
        | (io_in_bits_waymask[2] ? io_in_bits_datas_2_data : 64'h0)
        | (io_in_bits_waymask[3] ? io_in_bits_datas_3_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/Cache.scala:252:14, :273:{49,71}, :275:21
  wire [63:0] _wordMask_T_19 =
    {{8{io_in_bits_req_wmask[7]}},
     {8{io_in_bits_req_wmask[6]}},
     {8{io_in_bits_req_wmask[5]}},
     {8{io_in_bits_req_wmask[4]}},
     {8{io_in_bits_req_wmask[3]}},
     {8{io_in_bits_req_wmask[2]}},
     {8{io_in_bits_req_wmask[1]}},
     {8{io_in_bits_req_wmask[0]}}};	// src/main/scala/utils/BitUtils.scala:27:{26,29,45}
  wire [63:0] wordMask = io_in_bits_req_cmd[0] ? _wordMask_T_19 : 64'h0;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:252:14, :276:21, src/main/scala/utils/BitUtils.scala:27:26
  reg  [2:0]  writeL2BeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        _dataHitWriteBus_x3_T = io_in_bits_req_cmd == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :279:32
  wire        _dataHitWriteBus_x3_T_1 = io_in_bits_req_cmd == 4'h7;	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/nutcore/mem/Cache.scala:235:14
  wire        hitWrite = hit & io_in_bits_req_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:260:25, :283:22
  wire        metaHitWriteBus_x5 = hitWrite & ~_meta_T_10;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:283:22, :289:{22,25}
  reg  [3:0]  state;	// src/main/scala/nutcore/mem/Cache.scala:294:22
  reg  [2:0]  readBeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  writeBeatCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]  state2;	// src/main/scala/nutcore/mem/Cache.scala:304:23
  wire        _io_mem_req_valid_T_1 = state == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :306:39
  wire        _io_dataReadRespToL1_T_2 = state == 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :306:66
  wire        _GEN = state2 == 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23, :306:92
  wire        io_dataReadBus_req_valid_0 =
    (_io_mem_req_valid_T_1 | _io_dataReadRespToL1_T_2) & _GEN;	// src/main/scala/nutcore/mem/Cache.scala:306:{39,57,66,81,92}
  reg  [63:0] dataWay_0_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_1_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_2_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  reg  [63:0] dataWay_3_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
  wire [63:0] _dataHitWay_T_10 =
    (io_in_bits_waymask[0] ? dataWay_0_data : 64'h0)
    | (io_in_bits_waymask[1] ? dataWay_1_data : 64'h0)
    | (io_in_bits_waymask[2] ? dataWay_2_data : 64'h0)
    | (io_in_bits_waymask[3] ? dataWay_3_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/nutcore/mem/Cache.scala:252:14, :308:26
  wire        _io_mem_req_valid_T = state == 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :322:23
  wire [2:0]  cmd = _io_mem_req_valid_T ? 3'h2 : {&writeBeatCnt_value, 2'h3};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:322:{16,23}, :323:{8,29}
  wire        _io_dataReadRespToL1_T_3 = state2 == 2'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:304:23, :329:89
  wire        io_mem_req_valid_0 =
    _io_mem_req_valid_T | _io_mem_req_valid_T_1 & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:306:39, :322:23, :329:{48,78,89}
  reg         afterFirstRead;	// src/main/scala/nutcore/mem/Cache.scala:336:31
  reg         alreadyOutFire;	// src/main/scala/nutcore/mem/Cache.scala:337:33
  wire        _io_out_valid_T_8 = state == 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :338:68
  wire        readingFirst = ~afterFirstRead & io_mem_resp_valid & _io_out_valid_T_8;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :338:{22,58,68}
  reg  [63:0] inRdataRegDemand;	// src/main/scala/nutcore/mem/Cache.scala:339:35
  wire        io_cohResp_valid =
    ~(|state) & probe | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:262:39, :294:22, :306:66, :329:89, :343:{31,43,53}, :344:46
  wire        _releaseLast_T_2 = _io_dataReadRespToL1_T_2 & io_cohResp_valid;	// src/main/scala/nutcore/mem/Cache.scala:306:66, :343:53, :346:49
  reg  [2:0]  releaseLast_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        releaseLast = _releaseLast_T_2 & (&releaseLast_c_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:346:49
  wire        respToL1Fire = hitReadBurst & _io_dataReadRespToL1_T_3;	// src/main/scala/nutcore/mem/Cache.scala:263:26, :329:89, :350:51
  wire        _respToL1Last_T_5 =
    (~(|state) | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3) & hitReadBurst;	// src/main/scala/nutcore/mem/Cache.scala:263:26, :294:22, :306:66, :329:89, :343:31, :351:{48,71,96}
  reg  [2:0]  respToL1Last_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        respToL1Last = _respToL1Last_T_5 & (&respToL1Last_c_value);	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:351:96
  wire [63:0] _dataRefill_T =
    readingFirst & io_in_bits_req_cmd[0] ? _wordMask_T_19 : 64'h0;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/nutcore/mem/Cache.scala:252:14, :276:21, :338:58, :402:67, src/main/scala/utils/BitUtils.scala:27:26
  wire [63:0] dataRefill =
    io_in_bits_req_wdata & _dataRefill_T | io_mem_resp_bits_rdata & ~_dataRefill_T;	// src/main/scala/nutcore/mem/Cache.scala:276:21, :402:67, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
  wire        dataRefillWriteBus_x9 = _io_out_valid_T_8 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:338:68, :404:39
  wire        _io_out_bits_cmd_T = io_mem_resp_bits_cmd == 4'h6;	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/nutcore/mem/Cache.scala:235:14
  wire        metaRefillWriteBus_req_valid =
    _io_out_valid_T_8 & io_mem_resp_valid & _io_out_bits_cmd_T;	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/nutcore/mem/Cache.scala:338:68, :412:59
  wire        _GEN_0 = _io_out_valid_T_8 & io_mem_resp_valid & _io_out_valid_T_11;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:338:68, :422:57
  wire        _GEN_1 = hitReadBurst & _io_dataReadRespToL1_T_2;	// src/main/scala/nutcore/mem/Cache.scala:263:26, :306:66, :430:30
  wire        _io_isFinish_T_9 = state == 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :446:48
  wire        io_out_valid_0 =
    io_in_valid
    & (io_in_bits_req_cmd[1]
         ? io_in_bits_req_cmd[0] & (hit | ~hit & _io_isFinish_T_9) | _io_out_valid_T_8
           & io_mem_resp_valid & _io_out_valid_T_11 | respToL1Fire & respToL1Last
           & _io_dataReadRespToL1_T_2
         : ~probe
           & (hit
              | (io_in_bits_req_cmd[0] | mmio
                   ? _io_isFinish_T_9
                   : afterFirstRead & ~alreadyOutFire)));	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, :75:22, :76:27, src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:259:26, :260:25, :262:39, :306:66, :336:31, :337:33, :338:68, :350:51, :445:{31,37}, :446:{23,31,34,39,48,119,159,192}, :447:{8,28,45,60,107,110}
  `ifndef SYNTHESIS	// src/main/scala/nutcore/mem/Cache.scala:265:9
    always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9
      if (~reset & mmio & hit) begin	// src/main/scala/nutcore/mem/Cache.scala:259:26, :260:25, :265:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:265:9
          $fwrite(32'h80000002, "Assertion failed: MMIO request should not hit in cache\n    at Cache.scala:265 assert(!(mmio && hit), \"MMIO request should not hit in cache\")\n");	// src/main/scala/nutcore/mem/Cache.scala:265:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:265:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:265:9
      end
      if (~reset & metaHitWriteBus_x5 & metaRefillWriteBus_req_valid) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9, :289:22, :412:59, :461:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:461:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:461 assert(!(metaHitWriteBus.req.valid && metaRefillWriteBus.req.valid))\n");	// src/main/scala/nutcore/mem/Cache.scala:461:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:461:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:461:9
      end
      if (~reset & hitWrite & dataRefillWriteBus_x9) begin	// src/main/scala/nutcore/mem/Cache.scala:265:9, :283:22, :404:39, :462:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/nutcore/mem/Cache.scala:462:9
          $fwrite(32'h80000002, "Assertion failed\n    at Cache.scala:462 assert(!(dataHitWriteBus.req.valid && dataRefillWriteBus.req.valid))\n");	// src/main/scala/nutcore/mem/Cache.scala:462:9
        if (`STOP_COND_)	// src/main/scala/nutcore/mem/Cache.scala:462:9
          $fatal;	// src/main/scala/nutcore/mem/Cache.scala:462:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      writeL2BeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
      readBeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      writeBeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      state2 <= 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23
      afterFirstRead <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:252:14, :297:18, :336:31
      alreadyOutFire <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:252:14, :297:18, :337:33
      releaseLast_c_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      respToL1Last_c_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      automatic logic _GEN_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _GEN_3;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_4;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_5;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_6;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_7;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      automatic logic _GEN_8;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
      automatic logic _GEN_9;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18
      automatic logic _GEN_10;	// src/main/scala/nutcore/mem/Cache.scala:353:18
      _GEN_2 = io_mem_req_ready & io_mem_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:329:48
      _GEN_3 = state == 4'h5;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_4 = state == 4'h6;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_5 = state == 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_6 = state == 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_7 = state == 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      _GEN_8 = _GEN_7 & io_mem_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
      _GEN_9 = _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6;	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18
      _GEN_10 = state == 4'h3;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
      if (~(|state) | _GEN_9
          | ~(_GEN_7 & io_mem_resp_valid & _dataHitWriteBus_x3_T)) begin	// src/main/scala/nutcore/mem/Cache.scala:279:{32,83}, :294:22, :336:31, :343:31, :353:18, :385:31, :388:{52,75}
        if (io_out_valid_0 & (_dataHitWriteBus_x3_T | _dataHitWriteBus_x3_T_1))	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/nutcore/mem/Cache.scala:279:{20,32,60}, :445:31
          writeL2BeatCnt_value <= writeL2BeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      end
      else	// src/main/scala/nutcore/mem/Cache.scala:279:83, :353:18
        writeL2BeatCnt_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      if (|state) begin	// src/main/scala/nutcore/mem/Cache.scala:294:22, :343:31
        if (~(_GEN_3 | _GEN_4)) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:353:18
          if (_GEN_5) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
            if (probe & io_cohResp_valid & releaseLast | respToL1Fire & respToL1Last)	// src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:262:39, :343:53, :350:51, :376:{38,53,69}
              state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
            if (io_cohResp_valid | respToL1Fire)	// src/main/scala/nutcore/mem/Cache.scala:343:53, :350:51, :375:29
              readBeatCnt_value <= readBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
          end
          else if (_GEN_6) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
            if (_GEN_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
              state <= 4'h2;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
              readBeatCnt_value <= io_in_bits_req_addr[5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31
            end
          end
          else begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
            if (_GEN_7) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
              if (io_mem_resp_valid & io_mem_resp_bits_cmd == 4'h6)	// src/main/scala/bus/simplebus/SimpleBus.scala:91:24, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :385:31, :389:{44,52}
                state <= 4'h7;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
            end
            else if (_GEN_10) begin	// src/main/scala/nutcore/mem/Cache.scala:353:18
              if ((&{cmd[2], cmd[0]}) & _GEN_2)	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, :78:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:322:16, :395:43
                state <= 4'h4;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
            end
            else if (state == 4'h4) begin	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :353:18
              if (io_mem_resp_valid)	// src/main/scala/nutcore/mem/Cache.scala:252:14
                state <= 4'h1;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
            end
            else if (state == 4'h7 & (io_out_valid_0 | alreadyOutFire))	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22, :337:33, :353:18, :399:{55,74,82}, :445:31
              state <= 4'h0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
            if (_GEN_8)	// src/main/scala/nutcore/mem/Cache.scala:336:31, :353:18, :385:31, :386:24
              readBeatCnt_value <= readBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
          end
        end
      end
      else if (probe) begin	// src/main/scala/nutcore/mem/Cache.scala:262:39
        if (io_cohResp_valid) begin	// src/main/scala/nutcore/mem/Cache.scala:343:53
          state <= {hit, 3'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:260:25, :294:22, :360:23
          readBeatCnt_value <= io_in_bits_req_addr[5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31
        end
      end
      else if (hitReadBurst) begin	// src/main/scala/nutcore/mem/Cache.scala:263:26
        state <= 4'h8;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        readBeatCnt_value <=
          (&(io_in_bits_req_addr[5:3])) ? 3'h0 : io_in_bits_req_addr[5:3] + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :322:23, :365:{33,49,93}
      end
      else if (miss | mmio)	// src/main/scala/nutcore/mem/Cache.scala:259:26, :261:26, :366:26
        state <= mmio ? 4'h5 : {2'h0, _meta_T_10, 1'h1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :254:28, :255:28, :259:26, :294:22, :304:23, :366:38, :367:{21,42}, :463:9
      if (~(|state) | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7
          | ~(_GEN_10 & _GEN_2)) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:15, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:294:22, :343:31, :353:18, :394:30
      end
      else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:353:18
        writeBeatCnt_value <= writeBeatCnt_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      if (_GEN) begin	// src/main/scala/nutcore/mem/Cache.scala:306:92
        if (io_dataReadBus_req_ready & io_dataReadBus_req_valid_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:306:81
          state2 <= 2'h1;	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60
      end
      else if (state2 == 2'h1)	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60, :311:19
        state2 <= 2'h2;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/nutcore/mem/Cache.scala:304:23
      else if (state2 == 2'h2 & (_GEN_2 | io_cohResp_valid | hitReadBurst))	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:263:26, :304:23, :311:19, :314:{63,96,105}, :343:53
        state2 <= 2'h0;	// src/main/scala/nutcore/mem/Cache.scala:304:23
      afterFirstRead <= (|state) & (~_GEN_9 & _GEN_8 | afterFirstRead);	// src/main/scala/nutcore/mem/Cache.scala:294:22, :336:31, :343:31, :353:18, :355:22, :385:31, :386:24
      alreadyOutFire <= (|state) & (io_out_valid_0 | alreadyOutFire);	// src/main/scala/nutcore/mem/Cache.scala:294:22, :337:33, :343:31, :353:18, :356:22, :445:31
      if (_releaseLast_T_2)	// src/main/scala/nutcore/mem/Cache.scala:346:49
        releaseLast_c_value <= releaseLast_c_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
      if (_respToL1Last_T_5)	// src/main/scala/nutcore/mem/Cache.scala:351:96
        respToL1Last_c_value <= respToL1Last_c_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/nutcore/mem/Cache.scala:322:23
    end
    if (state2 == 2'h1) begin	// src/main/scala/nutcore/mem/Cache.scala:304:23, :308:60
      dataWay_0_data <= io_dataReadBus_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_1_data <= io_dataReadBus_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_2_data <= io_dataReadBus_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
      dataWay_3_data <= io_dataReadBus_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:308:26
    end
    if (mmio ? state == 4'h6 : readingFirst)	// src/main/scala/nutcore/mem/Cache.scala:235:14, :259:26, :294:22, :338:58, :340:{39,52}
      inRdataRegDemand <= mmio ? 64'h0 : io_mem_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:252:14, :259:26, :339:{35,39}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:235:14
      automatic logic [31:0] _RANDOM[0:10];	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:235:14
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:235:14
        end	// src/main/scala/nutcore/mem/Cache.scala:235:14
        writeL2BeatCnt_value = _RANDOM[4'h0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        state = _RANDOM[4'h0][6:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :294:22
        readBeatCnt_value = _RANDOM[4'h0][10:8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        writeBeatCnt_value = _RANDOM[4'h0][13:11];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14
        state2 = _RANDOM[4'h0][15:14];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :304:23
        dataWay_0_data = {_RANDOM[4'h0][31:16], _RANDOM[4'h1], _RANDOM[4'h2][15:0]};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_1_data = {_RANDOM[4'h2][31:16], _RANDOM[4'h3], _RANDOM[4'h4][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_2_data = {_RANDOM[4'h4][31:16], _RANDOM[4'h5], _RANDOM[4'h6][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        dataWay_3_data = {_RANDOM[4'h6][31:16], _RANDOM[4'h7], _RANDOM[4'h8][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26
        afterFirstRead = _RANDOM[4'h8][16];	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :336:31
        alreadyOutFire = _RANDOM[4'h8][17];	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :337:33
        inRdataRegDemand = {_RANDOM[4'h8][31:18], _RANDOM[4'h9], _RANDOM[4'hA][17:0]};	// src/main/scala/nutcore/mem/Cache.scala:235:14, :308:26, :339:35
        releaseLast_c_value = _RANDOM[4'hA][20:18];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :339:35
        respToL1Last_c_value = _RANDOM[4'hA][23:21];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :339:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:235:14
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter2_SRAMBundleAW_4 metaWriteArb (	// src/main/scala/nutcore/mem/Cache.scala:254:28
    .io_in_0_valid           (metaHitWriteBus_x5),	// src/main/scala/nutcore/mem/Cache.scala:289:22
    .io_in_0_bits_setIdx     (io_in_bits_req_addr[14:6]),	// src/main/scala/nutcore/mem/Cache.scala:77:45
    .io_in_0_bits_data_tag   (metaHitWriteBus_x8_tag),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_0_bits_waymask    (io_in_bits_waymask),
    .io_in_1_valid           (metaRefillWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:412:59
    .io_in_1_bits_setIdx     (io_in_bits_req_addr[14:6]),	// src/main/scala/nutcore/mem/Cache.scala:77:45
    .io_in_1_bits_data_tag   (io_in_bits_req_addr[31:15]),	// src/main/scala/nutcore/mem/Cache.scala:258:31
    .io_in_1_bits_data_dirty (io_in_bits_req_cmd[0]),	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22
    .io_in_1_bits_waymask    (io_in_bits_waymask),
    .io_out_valid            (io_metaWriteBus_req_valid),
    .io_out_bits_setIdx      (io_metaWriteBus_req_bits_setIdx),
    .io_out_bits_data_tag    (io_metaWriteBus_req_bits_data_tag),
    .io_out_bits_data_dirty  (io_metaWriteBus_req_bits_data_dirty),
    .io_out_bits_waymask     (io_metaWriteBus_req_bits_waymask)
  );
  Arbiter2_SRAMBundleAW_5 dataWriteArb (	// src/main/scala/nutcore/mem/Cache.scala:255:28
    .io_in_0_valid          (hitWrite),	// src/main/scala/nutcore/mem/Cache.scala:283:22
    .io_in_0_bits_setIdx
      ({io_in_bits_req_addr[14:6],
        _dataHitWriteBus_x3_T | _dataHitWriteBus_x3_T_1
          ? writeL2BeatCnt_value
          : io_in_bits_req_addr[5:3]}),	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :279:32, :286:{35,51,88}
    .io_in_0_bits_data_data (io_in_bits_req_wdata & wordMask | dataRead & ~wordMask),	// src/main/scala/nutcore/mem/Cache.scala:275:21, :276:21, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    .io_in_0_bits_waymask   (io_in_bits_waymask),
    .io_in_1_valid          (dataRefillWriteBus_x9),	// src/main/scala/nutcore/mem/Cache.scala:404:39
    .io_in_1_bits_setIdx    ({io_in_bits_req_addr[14:6], readBeatCnt_value}),	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:258:31, :404:72
    .io_in_1_bits_data_data (dataRefill),	// src/main/scala/utils/BitUtils.scala:34:26
    .io_in_1_bits_waymask   (io_in_bits_waymask),
    .io_out_valid           (io_dataWriteBus_req_valid),
    .io_out_bits_setIdx     (io_dataWriteBus_req_bits_setIdx),
    .io_out_bits_data_data  (io_dataWriteBus_req_bits_data_data),
    .io_out_bits_waymask    (io_dataWriteBus_req_bits_waymask)
  );
  assign io_in_ready = ~(|state) & ~hitReadBurst & ~miss & ~probe;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :261:26, :262:39, :263:26, :294:22, :343:31, :458:{55,73,79,82}
  assign io_out_valid = io_out_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :445:31
  assign io_out_bits_cmd =
    _GEN_0
      ? {1'h0, _io_out_bits_cmd_T, 2'h2}
      : _GEN_1 ? {1'h0, respToL1Last, 2'h2} : io_in_bits_req_cmd;	// src/main/scala/bus/simplebus/SimpleBus.scala:76:27, :91:24, src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :297:18, :422:{57,79}, :425:23, :426:75, :430:{30,54}, :433:23, :436:23
  assign io_out_bits_rdata =
    _GEN_0
      ? dataRefill
      : _dataHitWriteBus_x3_T_1 | _dataHitWriteBus_x3_T
          ? (hit ? dataRead : inRdataRegDemand)
          : _GEN_1 ? _dataHitWay_T_10 : hit ? dataRead : inRdataRegDemand;	// src/main/scala/bus/simplebus/SimpleBus.scala:78:27, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :275:21, :279:32, :339:35, :422:{57,79}, :424:25, :426:{35,75}, :428:{25,31}, :430:{30,54}, :432:25, :435:{25,31}, src/main/scala/utils/BitUtils.scala:34:26
  assign io_isFinish =
    probe
      ? io_cohResp_valid & (miss ? ~(|state) : _io_dataReadRespToL1_T_2 & releaseLast)
      : hit | io_in_bits_req_cmd[0]
          ? io_out_valid_0
          : _io_isFinish_T_9 & (io_out_valid_0 | alreadyOutFire);	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/nutcore/mem/Cache.scala:235:14, :260:25, :261:26, :262:39, :294:22, :306:66, :337:33, :343:{31,53}, :445:31, :446:48, :454:{21,45,51,98}, :455:{8,13,68,84}
  assign io_dataReadBus_req_valid = io_dataReadBus_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :306:81
  assign io_dataReadBus_req_bits_setIdx =
    {io_in_bits_req_addr[14:6],
     _io_dataReadRespToL1_T_2 ? readBeatCnt_value : writeBeatCnt_value};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/nutcore/mem/Cache.scala:235:14, :258:31, :306:66, :307:{17,33}
  assign io_mem_req_valid = io_mem_req_valid_0;	// src/main/scala/nutcore/mem/Cache.scala:235:14, :329:48
  assign io_mem_req_bits_addr =
    _io_mem_req_valid_T
      ? {io_in_bits_req_addr[31:3], 3'h0}
      : {metaHitWriteBus_x8_tag, io_in_bits_req_addr[14:6], 6'h0};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14, :258:31, :318:{35,44}, :321:18, :322:23, :324:35
  assign io_mem_req_bits_cmd = {1'h0, cmd};	// src/main/scala/bus/simplebus/SimpleBus.scala:65:14, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:235:14, :252:14, :297:18, :322:16
  assign io_mem_req_bits_wdata = _dataHitWay_T_10;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/nutcore/mem/Cache.scala:235:14
  assign io_dataReadRespToL1 =
    hitReadBurst & (~(|state) | _io_dataReadRespToL1_T_2 & _io_dataReadRespToL1_T_3);	// src/main/scala/nutcore/mem/Cache.scala:235:14, :263:26, :294:22, :306:66, :329:89, :343:31, :459:{39,76,99}
endmodule

// VCS coverage exclude_file
module array_512x76(	// src/main/scala/utils/SRAMTemplate.scala:76:26
  input  [8:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [75:0] RW0_wdata,
  output [75:0] RW0_rdata,
  input  [3:0]  RW0_wmask
);

  reg [75:0] Memory[0:511];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg [8:0]  _RW0_raddr_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg        _RW0_ren_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg        _RW0_rmode_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  always @(posedge RW0_clk) begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[0] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h0 +: 19] <= RW0_wdata[18:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[1] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h13 +: 19] <= RW0_wdata[37:19];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[2] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h26 +: 19] <= RW0_wdata[56:38];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[3] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h39 +: 19] <= RW0_wdata[75:57];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
      reg [31:0] _RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `endif // RANDOMIZE_REG_INIT
    reg [95:0] _RANDOM_MEM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        for (logic [9:0] i = 10'h0; i < 10'h200; i += 10'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
          end	// src/main/scala/utils/SRAMTemplate.scala:76:26
          Memory[i[8:0]] = _RANDOM_MEM[75:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        end	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RANDOM = {`RANDOM};	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_raddr_d0 = _RANDOM[8:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_ren_d0 = _RANDOM[9];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_rmode_d0 = _RANDOM[10];	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 76'bx;	// src/main/scala/utils/SRAMTemplate.scala:76:26
endmodule

module SRAMTemplate_5(	// src/main/scala/utils/SRAMTemplate.scala:68:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:68:7
                reset,	// src/main/scala/utils/SRAMTemplate.scala:68:7
  output        io_r_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_r_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [8:0]  io_r_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [16:0] io_r_resp_data_0_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_0_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_0_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [16:0] io_r_resp_data_1_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_1_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_1_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [16:0] io_r_resp_data_2_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_2_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_2_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [16:0] io_r_resp_data_3_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output        io_r_resp_data_3_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_3_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [8:0]  io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [16:0] io_w_req_bits_data_tag,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_w_req_bits_data_dirty,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:70:14
);

  wire [18:0] wdataword;	// src/main/scala/utils/SRAMTemplate.scala:92:22
  wire [8:0]  setIdx;	// src/main/scala/utils/SRAMTemplate.scala:91:19
  wire        realRen;	// src/main/scala/utils/SRAMTemplate.scala:89:38
  wire        wen;	// src/main/scala/utils/SRAMTemplate.scala:88:52
  wire [75:0] _array_ext_RW0_rdata;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg         _resetState;	// src/main/scala/utils/SRAMTemplate.scala:80:30
  reg  [8:0]  _resetSet;	// src/main/scala/chisel3/util/Counter.scala:61:40
  assign wen = io_w_req_valid | _resetState;	// src/main/scala/utils/SRAMTemplate.scala:80:30, :88:52
  assign realRen = io_r_req_valid & ~wen;	// src/main/scala/utils/SRAMTemplate.scala:88:52, :89:{38,41}
  assign setIdx = _resetState ? _resetSet : io_w_req_bits_setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/SRAMTemplate.scala:80:30, :91:19
  assign wdataword =
    _resetState ? 19'h0 : {io_w_req_bits_data_tag, 1'h1, io_w_req_bits_data_dirty};	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30, :92:{22,47,78}
  always @(posedge clock) begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
    if (reset) begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      _resetState <= 1'h1;	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
      _resetSet <= 9'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      _resetState <= ~(_resetState & (&_resetSet)) & _resetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, src/main/scala/utils/SRAMTemplate.scala:80:30, :82:{24,38}
      if (_resetState)	// src/main/scala/utils/SRAMTemplate.scala:80:30
        _resetSet <= _resetSet + 9'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:68:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:68:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:68:7
        _resetState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
        _resetSet = _RANDOM[/*Zero width*/ 1'b0][9:1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:68:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  array_512x76 array_ext (	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_addr  (wen ? setIdx : io_r_req_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :88:52, :91:19
    .RW0_en    (realRen | wen),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :88:52, :89:38
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/utils/SRAMTemplate.scala:88:52
    .RW0_wdata ({4{wdataword}}),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :92:22
    .RW0_rdata (_array_ext_RW0_rdata),
    .RW0_wmask (_resetState ? 4'hF : io_w_req_bits_waymask)	// src/main/scala/utils/SRAMTemplate.scala:80:30, :93:{20,37}
  );
  assign io_r_req_ready = ~_resetState & ~wen;	// src/main/scala/utils/SRAMTemplate.scala:68:7, :80:30, :88:52, :89:41, :101:{21,33}
  assign io_r_resp_data_0_tag = _array_ext_RW0_rdata[18:2];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_0_valid = _array_ext_RW0_rdata[1];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_0_dirty = _array_ext_RW0_rdata[0];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_1_tag = _array_ext_RW0_rdata[37:21];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_1_valid = _array_ext_RW0_rdata[20];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_1_dirty = _array_ext_RW0_rdata[19];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_2_tag = _array_ext_RW0_rdata[56:40];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_2_valid = _array_ext_RW0_rdata[39];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_2_dirty = _array_ext_RW0_rdata[38];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_3_tag = _array_ext_RW0_rdata[75:59];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_3_valid = _array_ext_RW0_rdata[58];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
  assign io_r_resp_data_3_dirty = _array_ext_RW0_rdata[57];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26, :98:78
endmodule

module Arbiter1_SRAMBundleA_2(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output       io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input        io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [8:0] io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input        io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output       io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [8:0] io_out_bits_setIdx	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_out_valid = io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_out_bits_setIdx = io_in_0_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
endmodule

module SRAMTemplateWithArbiter_4(	// src/main/scala/utils/SRAMTemplate.scala:114:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:114:7
                reset,	// src/main/scala/utils/SRAMTemplate.scala:114:7
  output        io_r_0_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_r_0_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [8:0]  io_r_0_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [16:0] io_r_0_resp_data_0_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_0_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_0_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [16:0] io_r_0_resp_data_1_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_1_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_1_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [16:0] io_r_0_resp_data_2_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_2_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_2_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [16:0] io_r_0_resp_data_3_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_0_resp_data_3_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_3_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [8:0]  io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [16:0] io_w_req_bits_data_tag,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_w_req_bits_data_dirty,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:116:14
);

  wire        _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _readArb_io_out_valid;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire [8:0]  _readArb_io_out_bits_setIdx;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _ram_io_r_req_ready;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [16:0] _ram_io_r_resp_data_0_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_0_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_0_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [16:0] _ram_io_r_resp_data_1_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_1_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_1_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [16:0] _ram_io_r_resp_data_2_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_2_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_2_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [16:0] _ram_io_r_resp_data_3_tag;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_3_valid;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire        _ram_io_r_resp_data_3_dirty;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  reg         REG;	// src/main/scala/utils/SRAMTemplate.scala:130:58
  reg  [16:0] r_0_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_0_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_0_dirty;	// src/main/scala/utils/Hold.scala:23:65
  reg  [16:0] r_1_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_1_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_1_dirty;	// src/main/scala/utils/Hold.scala:23:65
  reg  [16:0] r_2_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_2_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_2_dirty;	// src/main/scala/utils/Hold.scala:23:65
  reg  [16:0] r_3_tag;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_3_valid;	// src/main/scala/utils/Hold.scala:23:65
  reg         r_3_dirty;	// src/main/scala/utils/Hold.scala:23:65
  always @(posedge clock) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
    REG <= _readArb_io_in_0_ready & io_r_0_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/SRAMTemplate.scala:124:23, :130:58
    if (reset) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      r_0_tag <= 17'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_0_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_0_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_tag <= 17'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_tag <= 17'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_tag <= 17'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_valid <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_dirty <= 1'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
    end
    else if (REG) begin	// src/main/scala/utils/SRAMTemplate.scala:130:58
      r_0_tag <= _ram_io_r_resp_data_0_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_0_valid <= _ram_io_r_resp_data_0_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_0_dirty <= _ram_io_r_resp_data_0_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_1_tag <= _ram_io_r_resp_data_1_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_1_valid <= _ram_io_r_resp_data_1_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_1_dirty <= _ram_io_r_resp_data_1_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_2_tag <= _ram_io_r_resp_data_2_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_2_valid <= _ram_io_r_resp_data_2_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_2_dirty <= _ram_io_r_resp_data_2_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_3_tag <= _ram_io_r_resp_data_3_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_3_valid <= _ram_io_r_resp_data_3_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      r_3_dirty <= _ram_io_r_resp_data_3_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:114:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:114:7
        end	// src/main/scala/utils/SRAMTemplate.scala:114:7
        REG = _RANDOM[2'h0][0];	// src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_tag = _RANDOM[2'h0][17:1];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_valid = _RANDOM[2'h0][18];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_dirty = _RANDOM[2'h0][19];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_tag = {_RANDOM[2'h0][31:20], _RANDOM[2'h1][4:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_valid = _RANDOM[2'h1][5];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_dirty = _RANDOM[2'h1][6];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_tag = _RANDOM[2'h1][23:7];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_valid = _RANDOM[2'h1][24];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_dirty = _RANDOM[2'h1][25];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_tag = {_RANDOM[2'h1][31:26], _RANDOM[2'h2][10:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_valid = _RANDOM[2'h2][11];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_dirty = _RANDOM[2'h2][12];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_5 ram (	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .clock                    (clock),
    .reset                    (reset),
    .io_r_req_ready           (_ram_io_r_req_ready),
    .io_r_req_valid           (_readArb_io_out_valid),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_req_bits_setIdx     (_readArb_io_out_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_resp_data_0_tag     (_ram_io_r_resp_data_0_tag),
    .io_r_resp_data_0_valid   (_ram_io_r_resp_data_0_valid),
    .io_r_resp_data_0_dirty   (_ram_io_r_resp_data_0_dirty),
    .io_r_resp_data_1_tag     (_ram_io_r_resp_data_1_tag),
    .io_r_resp_data_1_valid   (_ram_io_r_resp_data_1_valid),
    .io_r_resp_data_1_dirty   (_ram_io_r_resp_data_1_dirty),
    .io_r_resp_data_2_tag     (_ram_io_r_resp_data_2_tag),
    .io_r_resp_data_2_valid   (_ram_io_r_resp_data_2_valid),
    .io_r_resp_data_2_dirty   (_ram_io_r_resp_data_2_dirty),
    .io_r_resp_data_3_tag     (_ram_io_r_resp_data_3_tag),
    .io_r_resp_data_3_valid   (_ram_io_r_resp_data_3_valid),
    .io_r_resp_data_3_dirty   (_ram_io_r_resp_data_3_dirty),
    .io_w_req_valid           (io_w_req_valid),
    .io_w_req_bits_setIdx     (io_w_req_bits_setIdx),
    .io_w_req_bits_data_tag   (io_w_req_bits_data_tag),
    .io_w_req_bits_data_dirty (io_w_req_bits_data_dirty),
    .io_w_req_bits_waymask    (io_w_req_bits_waymask)
  );
  Arbiter1_SRAMBundleA_2 readArb (	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_in_0_ready       (_readArb_io_in_0_ready),
    .io_in_0_valid       (io_r_0_req_valid),
    .io_in_0_bits_setIdx (io_r_0_req_bits_setIdx),
    .io_out_ready        (_ram_io_r_req_ready),	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .io_out_valid        (_readArb_io_out_valid),
    .io_out_bits_setIdx  (_readArb_io_out_bits_setIdx)
  );
  assign io_r_0_req_ready = _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:114:7, :124:23
  assign io_r_0_resp_data_0_tag = REG ? _ram_io_r_resp_data_0_tag : r_0_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_0_valid = REG ? _ram_io_r_resp_data_0_valid : r_0_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_0_dirty = REG ? _ram_io_r_resp_data_0_dirty : r_0_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_tag = REG ? _ram_io_r_resp_data_1_tag : r_1_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_valid = REG ? _ram_io_r_resp_data_1_valid : r_1_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_dirty = REG ? _ram_io_r_resp_data_1_dirty : r_1_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_tag = REG ? _ram_io_r_resp_data_2_tag : r_2_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_valid = REG ? _ram_io_r_resp_data_2_valid : r_2_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_dirty = REG ? _ram_io_r_resp_data_2_dirty : r_2_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_tag = REG ? _ram_io_r_resp_data_3_tag : r_3_tag;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_valid = REG ? _ram_io_r_resp_data_3_valid : r_3_valid;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_dirty = REG ? _ram_io_r_resp_data_3_dirty : r_3_dirty;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
endmodule

// VCS coverage exclude_file
module array_4096x256(	// src/main/scala/utils/SRAMTemplate.scala:76:26
  input  [11:0]  RW0_addr,
  input          RW0_en,
                 RW0_clk,
                 RW0_wmode,
  input  [255:0] RW0_wdata,
  output [255:0] RW0_rdata,
  input  [3:0]   RW0_wmask
);

  reg [255:0] Memory[0:4095];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg [11:0]  _RW0_raddr_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg         _RW0_ren_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  reg         _RW0_rmode_d0;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  always @(posedge RW0_clk) begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[0] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h0 +: 64] <= RW0_wdata[63:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[1] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h40 +: 64] <= RW0_wdata[127:64];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[2] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'h80 +: 64] <= RW0_wdata[191:128];	// src/main/scala/utils/SRAMTemplate.scala:76:26
    if (RW0_en & RW0_wmask[3] & RW0_wmode)	// src/main/scala/utils/SRAMTemplate.scala:76:26
      Memory[RW0_addr][32'hC0 +: 64] <= RW0_wdata[255:192];	// src/main/scala/utils/SRAMTemplate.scala:76:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
      reg [31:0] _RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    `endif // RANDOMIZE_REG_INIT
    reg [255:0] _RANDOM_MEM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        for (logic [12:0] i = 13'h0; i < 13'h1000; i += 13'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
          end	// src/main/scala/utils/SRAMTemplate.scala:76:26
          Memory[i[11:0]] = _RANDOM_MEM;	// src/main/scala/utils/SRAMTemplate.scala:76:26
        end	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RANDOM = {`RANDOM};	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_raddr_d0 = _RANDOM[11:0];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_ren_d0 = _RANDOM[12];	// src/main/scala/utils/SRAMTemplate.scala:76:26
        _RW0_rmode_d0 = _RANDOM[13];	// src/main/scala/utils/SRAMTemplate.scala:76:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 256'bx;	// src/main/scala/utils/SRAMTemplate.scala:76:26
endmodule

module SRAMTemplate_6(	// src/main/scala/utils/SRAMTemplate.scala:68:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:68:7
  output        io_r_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_r_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [11:0] io_r_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  output [63:0] io_r_resp_data_0_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_1_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_2_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
                io_r_resp_data_3_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [11:0] io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [63:0] io_w_req_bits_data_data,	// src/main/scala/utils/SRAMTemplate.scala:70:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:70:14
);

  wire         realRen;	// src/main/scala/utils/SRAMTemplate.scala:89:38
  wire [255:0] _array_ext_RW0_rdata;	// src/main/scala/utils/SRAMTemplate.scala:76:26
  assign realRen = io_r_req_valid & ~io_w_req_valid;	// src/main/scala/utils/SRAMTemplate.scala:89:{38,41}
  array_4096x256 array_ext (	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_addr  (io_w_req_valid ? io_w_req_bits_setIdx : io_r_req_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_en    (realRen | io_w_req_valid),	// src/main/scala/utils/SRAMTemplate.scala:76:26, :89:38
    .RW0_clk   (clock),
    .RW0_wmode (io_w_req_valid),
    .RW0_wdata ({4{io_w_req_bits_data_data}}),	// src/main/scala/utils/SRAMTemplate.scala:76:26
    .RW0_rdata (_array_ext_RW0_rdata),
    .RW0_wmask (io_w_req_bits_waymask)
  );
  assign io_r_req_ready = ~io_w_req_valid;	// src/main/scala/utils/SRAMTemplate.scala:68:7, :89:41
  assign io_r_resp_data_0_data = _array_ext_RW0_rdata[63:0];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
  assign io_r_resp_data_1_data = _array_ext_RW0_rdata[127:64];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
  assign io_r_resp_data_2_data = _array_ext_RW0_rdata[191:128];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
  assign io_r_resp_data_3_data = _array_ext_RW0_rdata[255:192];	// src/main/scala/utils/SRAMTemplate.scala:68:7, :76:26
endmodule

module Arbiter2_SRAMBundleA_2(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [11:0] io_in_0_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [11:0] io_in_1_bits_setIdx,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [11:0] io_out_bits_setIdx	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_setIdx = io_in_0_valid ? io_in_0_bits_setIdx : io_in_1_bits_setIdx;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

module SRAMTemplateWithArbiter_5(	// src/main/scala/utils/SRAMTemplate.scala:114:7
  input         clock,	// src/main/scala/utils/SRAMTemplate.scala:114:7
                reset,	// src/main/scala/utils/SRAMTemplate.scala:114:7
  output        io_r_0_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_r_0_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [11:0] io_r_0_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [63:0] io_r_0_resp_data_0_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_1_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_2_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_0_resp_data_3_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output        io_r_1_req_ready,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_r_1_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [11:0] io_r_1_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  output [63:0] io_r_1_resp_data_0_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_1_resp_data_1_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_1_resp_data_2_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
                io_r_1_resp_data_3_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input         io_w_req_valid,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [11:0] io_w_req_bits_setIdx,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [63:0] io_w_req_bits_data_data,	// src/main/scala/utils/SRAMTemplate.scala:116:14
  input  [3:0]  io_w_req_bits_waymask	// src/main/scala/utils/SRAMTemplate.scala:116:14
);

  wire        _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _readArb_io_in_1_ready;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _readArb_io_out_valid;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire [11:0] _readArb_io_out_bits_setIdx;	// src/main/scala/utils/SRAMTemplate.scala:124:23
  wire        _ram_io_r_req_ready;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_0_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_1_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_2_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  wire [63:0] _ram_io_r_resp_data_3_data;	// src/main/scala/utils/SRAMTemplate.scala:121:19
  reg         REG;	// src/main/scala/utils/SRAMTemplate.scala:130:58
  reg  [63:0] r_0_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_2_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_3_data;	// src/main/scala/utils/Hold.scala:23:65
  reg         REG_1;	// src/main/scala/utils/SRAMTemplate.scala:130:58
  reg  [63:0] r_1_0_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_1_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_2_data;	// src/main/scala/utils/Hold.scala:23:65
  reg  [63:0] r_1_3_data;	// src/main/scala/utils/Hold.scala:23:65
  always @(posedge clock) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
    REG <= _readArb_io_in_0_ready & io_r_0_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/SRAMTemplate.scala:124:23, :130:58
    REG_1 <= _readArb_io_in_1_ready & io_r_1_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/SRAMTemplate.scala:124:23, :130:58
    if (reset) begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      r_0_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_2_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_3_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_0_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_1_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_2_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_1_3_data <= 64'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
    end
    else begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      if (REG) begin	// src/main/scala/utils/SRAMTemplate.scala:130:58
        r_0_data <= _ram_io_r_resp_data_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_data <= _ram_io_r_resp_data_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_2_data <= _ram_io_r_resp_data_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_3_data <= _ram_io_r_resp_data_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      end
      if (REG_1) begin	// src/main/scala/utils/SRAMTemplate.scala:130:58
        r_1_0_data <= _ram_io_r_resp_data_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_1_data <= _ram_io_r_resp_data_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_2_data <= _ram_io_r_resp_data_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
        r_1_3_data <= _ram_io_r_resp_data_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:121:19
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/utils/SRAMTemplate.scala:114:7
      automatic logic [31:0] _RANDOM[0:16];	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/utils/SRAMTemplate.scala:114:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/utils/SRAMTemplate.scala:114:7
        end	// src/main/scala/utils/SRAMTemplate.scala:114:7
        REG = _RANDOM[5'h0][0];	// src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_0_data = {_RANDOM[5'h0][31:1], _RANDOM[5'h1], _RANDOM[5'h2][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_data = {_RANDOM[5'h2][31:1], _RANDOM[5'h3], _RANDOM[5'h4][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_2_data = {_RANDOM[5'h4][31:1], _RANDOM[5'h5], _RANDOM[5'h6][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_3_data = {_RANDOM[5'h6][31:1], _RANDOM[5'h7], _RANDOM[5'h8][0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        REG_1 = _RANDOM[5'h8][1];	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :130:58
        r_1_0_data = {_RANDOM[5'h8][31:2], _RANDOM[5'h9], _RANDOM[5'hA][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_1_data = {_RANDOM[5'hA][31:2], _RANDOM[5'hB], _RANDOM[5'hC][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_2_data = {_RANDOM[5'hC][31:2], _RANDOM[5'hD], _RANDOM[5'hE][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
        r_1_3_data = {_RANDOM[5'hE][31:2], _RANDOM[5'hF], _RANDOM[5'h10][1:0]};	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/utils/SRAMTemplate.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMTemplate_6 ram (	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .clock                   (clock),
    .io_r_req_ready          (_ram_io_r_req_ready),
    .io_r_req_valid          (_readArb_io_out_valid),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_req_bits_setIdx    (_readArb_io_out_bits_setIdx),	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_r_resp_data_0_data   (_ram_io_r_resp_data_0_data),
    .io_r_resp_data_1_data   (_ram_io_r_resp_data_1_data),
    .io_r_resp_data_2_data   (_ram_io_r_resp_data_2_data),
    .io_r_resp_data_3_data   (_ram_io_r_resp_data_3_data),
    .io_w_req_valid          (io_w_req_valid),
    .io_w_req_bits_setIdx    (io_w_req_bits_setIdx),
    .io_w_req_bits_data_data (io_w_req_bits_data_data),
    .io_w_req_bits_waymask   (io_w_req_bits_waymask)
  );
  Arbiter2_SRAMBundleA_2 readArb (	// src/main/scala/utils/SRAMTemplate.scala:124:23
    .io_in_0_ready       (_readArb_io_in_0_ready),
    .io_in_0_valid       (io_r_0_req_valid),
    .io_in_0_bits_setIdx (io_r_0_req_bits_setIdx),
    .io_in_1_ready       (_readArb_io_in_1_ready),
    .io_in_1_valid       (io_r_1_req_valid),
    .io_in_1_bits_setIdx (io_r_1_req_bits_setIdx),
    .io_out_ready        (_ram_io_r_req_ready),	// src/main/scala/utils/SRAMTemplate.scala:121:19
    .io_out_valid        (_readArb_io_out_valid),
    .io_out_bits_setIdx  (_readArb_io_out_bits_setIdx)
  );
  assign io_r_0_req_ready = _readArb_io_in_0_ready;	// src/main/scala/utils/SRAMTemplate.scala:114:7, :124:23
  assign io_r_0_resp_data_0_data = REG ? _ram_io_r_resp_data_0_data : r_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_1_data = REG ? _ram_io_r_resp_data_1_data : r_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_2_data = REG ? _ram_io_r_resp_data_2_data : r_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_0_resp_data_3_data = REG ? _ram_io_r_resp_data_3_data : r_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_req_ready = _readArb_io_in_1_ready;	// src/main/scala/utils/SRAMTemplate.scala:114:7, :124:23
  assign io_r_1_resp_data_0_data = REG_1 ? _ram_io_r_resp_data_0_data : r_1_0_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_resp_data_1_data = REG_1 ? _ram_io_r_resp_data_1_data : r_1_1_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_resp_data_2_data = REG_1 ? _ram_io_r_resp_data_2_data : r_1_2_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
  assign io_r_1_resp_data_3_data = REG_1 ? _ram_io_r_resp_data_3_data : r_1_3_data;	// src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/SRAMTemplate.scala:114:7, :121:19, :130:58
endmodule

module Cache_2(	// src/main/scala/nutcore/mem/Cache.scala:478:7
  input         clock,	// src/main/scala/nutcore/mem/Cache.scala:478:7
                reset,	// src/main/scala/nutcore/mem/Cache.scala:478:7
  output        io_in_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_in_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [7:0]  io_in_req_bits_wmask,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_in_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_out_mem_req_ready,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output        io_out_mem_req_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [31:0] io_out_mem_req_bits_addr,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [3:0]  io_out_mem_req_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  output [63:0] io_out_mem_req_bits_wdata,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input         io_out_mem_resp_valid,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [3:0]  io_out_mem_resp_bits_cmd,	// src/main/scala/nutcore/mem/Cache.scala:122:14
  input  [63:0] io_out_mem_resp_bits_rdata	// src/main/scala/nutcore/mem/Cache.scala:122:14
);

  wire        _arb_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [31:0] _arb_io_out_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [3:0]  _arb_io_out_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [7:0]  _arb_io_out_bits_wmask;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire [63:0] _arb_io_out_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:493:19
  wire        _dataArray_io_r_0_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_0_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire        _dataArray_io_r_1_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_0_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_1_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_2_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire [63:0] _dataArray_io_r_1_resp_data_3_data;	// src/main/scala/nutcore/mem/Cache.scala:484:25
  wire        _metaArray_io_r_0_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [16:0] _metaArray_io_r_0_resp_data_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_0_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [16:0] _metaArray_io_r_0_resp_data_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_1_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [16:0] _metaArray_io_r_0_resp_data_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_2_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire [16:0] _metaArray_io_r_0_resp_data_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_3_valid;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _metaArray_io_r_0_resp_data_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:483:25
  wire        _s3_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_out_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_isFinish;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [11:0] _s3_io_dataReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataWriteBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [11:0] _s3_io_dataWriteBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [63:0] _s3_io_dataWriteBus_req_bits_data_data;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_dataWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_metaWriteBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [8:0]  _s3_io_metaWriteBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [16:0] _s3_io_metaWriteBus_req_bits_data_tag;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_metaWriteBus_req_bits_data_dirty;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire [3:0]  _s3_io_metaWriteBus_req_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s3_io_dataReadRespToL1;	// src/main/scala/nutcore/mem/Cache.scala:482:18
  wire        _s2_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [31:0] _s2_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [7:0]  _s2_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [16:0] _s2_io_out_bits_metas_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [16:0] _s2_io_out_bits_metas_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [16:0] _s2_io_out_bits_metas_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [16:0] _s2_io_out_bits_metas_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_metas_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_0_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_1_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_2_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_datas_3_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s2_io_out_bits_isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [63:0] _s2_io_out_bits_forwardData_data_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire [3:0]  _s2_io_out_bits_forwardData_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18
  wire        _s1_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_out_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [31:0] _s1_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [3:0]  _s1_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [7:0]  _s1_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [63:0] _s1_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_metaReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [8:0]  _s1_io_metaReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire        _s1_io_dataReadBus_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  wire [11:0] _s1_io_dataReadBus_req_bits_setIdx;	// src/main/scala/nutcore/mem/Cache.scala:480:18
  reg         valid;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [31:0] s2_io_in_bits_r_req_addr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s2_io_in_bits_r_req_cmd;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [7:0]  s2_io_in_bits_r_req_wmask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s2_io_in_bits_r_req_wdata;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         valid_1;	// src/main/scala/utils/Pipeline.scala:24:24
  reg  [31:0] s3_io_in_bits_r_req_addr;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_req_cmd;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [7:0]  s3_io_in_bits_r_req_wmask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_req_wdata;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [16:0] s3_io_in_bits_r_metas_0_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_0_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [16:0] s3_io_in_bits_r_metas_1_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_1_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [16:0] s3_io_in_bits_r_metas_2_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_2_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [16:0] s3_io_in_bits_r_metas_3_tag;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_metas_3_dirty;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_0_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_1_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_2_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_datas_3_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_hit;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_waymask;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_mmio;	// src/main/scala/utils/Pipeline.scala:30:28
  reg         s3_io_in_bits_r_isForwardData;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [63:0] s3_io_in_bits_r_forwardData_data_data;	// src/main/scala/utils/Pipeline.scala:30:28
  reg  [3:0]  s3_io_in_bits_r_forwardData_waymask;	// src/main/scala/utils/Pipeline.scala:30:28
  always @(posedge clock) begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
    automatic logic _s2_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    automatic logic _s3_io_in_bits_T;	// src/main/scala/utils/Pipeline.scala:26:22
    _s2_io_in_bits_T = _s1_io_out_valid & _s2_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:480:18, :481:18, src/main/scala/utils/Pipeline.scala:26:22
    _s3_io_in_bits_T = _s2_io_out_valid & _s3_io_in_ready;	// src/main/scala/nutcore/mem/Cache.scala:481:18, :482:18, src/main/scala/utils/Pipeline.scala:26:22
    if (reset) begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      valid <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:122:14, :482:18, :493:19, :502:64, :503:64, src/main/scala/utils/Pipeline.scala:24:24
      valid_1 <= 1'h0;	// src/main/scala/nutcore/mem/Cache.scala:122:14, :482:18, :493:19, :502:64, :503:64, src/main/scala/utils/Pipeline.scala:24:24
    end
    else begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      valid <= _s2_io_in_bits_T | ~(_s3_io_in_ready & _s2_io_out_valid) & valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/nutcore/mem/Cache.scala:481:18, :482:18, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}
      valid_1 <= _s3_io_in_bits_T | ~_s3_io_isFinish & valid_1;	// src/main/scala/nutcore/mem/Cache.scala:482:18, src/main/scala/utils/Pipeline.scala:24:24, :25:{25,33}, :26:{22,38,46}
    end
    if (_s2_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      s2_io_in_bits_r_req_addr <= _s1_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_cmd <= _s1_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_wmask <= _s1_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
      s2_io_in_bits_r_req_wdata <= _s1_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:480:18, src/main/scala/utils/Pipeline.scala:30:28
    end
    if (_s3_io_in_bits_T) begin	// src/main/scala/utils/Pipeline.scala:26:22
      s3_io_in_bits_r_req_addr <= _s2_io_out_bits_req_addr;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_cmd <= _s2_io_out_bits_req_cmd;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_wmask <= _s2_io_out_bits_req_wmask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_req_wdata <= _s2_io_out_bits_req_wdata;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_0_tag <= _s2_io_out_bits_metas_0_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_0_dirty <= _s2_io_out_bits_metas_0_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_1_tag <= _s2_io_out_bits_metas_1_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_1_dirty <= _s2_io_out_bits_metas_1_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_2_tag <= _s2_io_out_bits_metas_2_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_2_dirty <= _s2_io_out_bits_metas_2_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_3_tag <= _s2_io_out_bits_metas_3_tag;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_metas_3_dirty <= _s2_io_out_bits_metas_3_dirty;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_0_data <= _s2_io_out_bits_datas_0_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_1_data <= _s2_io_out_bits_datas_1_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_2_data <= _s2_io_out_bits_datas_2_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_datas_3_data <= _s2_io_out_bits_datas_3_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_hit <= _s2_io_out_bits_hit;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_waymask <= _s2_io_out_bits_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_mmio <= _s2_io_out_bits_mmio;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_isForwardData <= _s2_io_out_bits_isForwardData;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_forwardData_data_data <= _s2_io_out_bits_forwardData_data_data;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
      s3_io_in_bits_r_forwardData_waymask <= _s2_io_out_bits_forwardData_waymask;	// src/main/scala/nutcore/mem/Cache.scala:481:18, src/main/scala/utils/Pipeline.scala:30:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/nutcore/mem/Cache.scala:478:7
      automatic logic [31:0] _RANDOM[0:20];	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/nutcore/mem/Cache.scala:478:7
        for (logic [4:0] i = 5'h0; i < 5'h15; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/nutcore/mem/Cache.scala:478:7
        end	// src/main/scala/nutcore/mem/Cache.scala:478:7
        valid = _RANDOM[5'h0][0];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24
        s2_io_in_bits_r_req_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        s2_io_in_bits_r_req_cmd = _RANDOM[5'h1][7:4];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s2_io_in_bits_r_req_wmask = _RANDOM[5'h1][15:8];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s2_io_in_bits_r_req_wdata =
          {_RANDOM[5'h1][31:16], _RANDOM[5'h2], _RANDOM[5'h3][15:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        valid_1 = _RANDOM[5'h3][16];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:24:24, :30:28
        s3_io_in_bits_r_req_addr = {_RANDOM[5'h3][31:17], _RANDOM[5'h4][16:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_cmd = _RANDOM[5'h4][23:20];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_wmask = _RANDOM[5'h4][31:24];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_req_wdata = {_RANDOM[5'h5], _RANDOM[5'h6]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_0_tag = _RANDOM[5'h7][16:0];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_0_dirty = _RANDOM[5'h7][18];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_1_tag = {_RANDOM[5'h7][31:19], _RANDOM[5'h8][3:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_1_dirty = _RANDOM[5'h8][5];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_2_tag = _RANDOM[5'h8][22:6];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_2_dirty = _RANDOM[5'h8][24];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_3_tag = {_RANDOM[5'h8][31:25], _RANDOM[5'h9][9:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_metas_3_dirty = _RANDOM[5'h9][11];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_0_data =
          {_RANDOM[5'h9][31:12], _RANDOM[5'hA], _RANDOM[5'hB][11:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_1_data =
          {_RANDOM[5'hB][31:12], _RANDOM[5'hC], _RANDOM[5'hD][11:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_2_data =
          {_RANDOM[5'hD][31:12], _RANDOM[5'hE], _RANDOM[5'hF][11:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_datas_3_data =
          {_RANDOM[5'hF][31:12], _RANDOM[5'h10], _RANDOM[5'h11][11:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_hit = _RANDOM[5'h11][12];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_waymask = _RANDOM[5'h11][16:13];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_mmio = _RANDOM[5'h11][17];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_isForwardData = _RANDOM[5'h11][18];	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_forwardData_data_data =
          {_RANDOM[5'h11][31], _RANDOM[5'h12], _RANDOM[5'h13][30:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
        s3_io_in_bits_r_forwardData_waymask = {_RANDOM[5'h13][31], _RANDOM[5'h14][2:0]};	// src/main/scala/nutcore/mem/Cache.scala:478:7, src/main/scala/utils/Pipeline.scala:30:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/nutcore/mem/Cache.scala:478:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CacheStage1_2 s1 (	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_in_ready                    (_s1_io_in_ready),
    .io_in_valid                    (_arb_io_out_valid),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_addr                (_arb_io_out_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_cmd                 (_arb_io_out_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_wmask               (_arb_io_out_bits_wmask),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_bits_wdata               (_arb_io_out_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_out_ready                   (_s2_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:481:18
    .io_out_valid                   (_s1_io_out_valid),
    .io_out_bits_req_addr           (_s1_io_out_bits_req_addr),
    .io_out_bits_req_cmd            (_s1_io_out_bits_req_cmd),
    .io_out_bits_req_wmask          (_s1_io_out_bits_req_wmask),
    .io_out_bits_req_wdata          (_s1_io_out_bits_req_wdata),
    .io_metaReadBus_req_ready       (_metaArray_io_r_0_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadBus_req_valid       (_s1_io_metaReadBus_req_valid),
    .io_metaReadBus_req_bits_setIdx (_s1_io_metaReadBus_req_bits_setIdx),
    .io_dataReadBus_req_ready       (_dataArray_io_r_0_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_req_valid       (_s1_io_dataReadBus_req_valid),
    .io_dataReadBus_req_bits_setIdx (_s1_io_dataReadBus_req_bits_setIdx)
  );
  CacheStage2_2 s2 (	// src/main/scala/nutcore/mem/Cache.scala:481:18
    .clock                               (clock),
    .reset                               (reset),
    .io_in_ready                         (_s2_io_in_ready),
    .io_in_valid                         (valid),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_req_addr                 (s2_io_in_bits_r_req_addr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_cmd                  (s2_io_in_bits_r_req_cmd),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wmask                (s2_io_in_bits_r_req_wmask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wdata                (s2_io_in_bits_r_req_wdata),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_ready                        (_s3_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_out_valid                        (_s2_io_out_valid),
    .io_out_bits_req_addr                (_s2_io_out_bits_req_addr),
    .io_out_bits_req_cmd                 (_s2_io_out_bits_req_cmd),
    .io_out_bits_req_wmask               (_s2_io_out_bits_req_wmask),
    .io_out_bits_req_wdata               (_s2_io_out_bits_req_wdata),
    .io_out_bits_metas_0_tag             (_s2_io_out_bits_metas_0_tag),
    .io_out_bits_metas_0_dirty           (_s2_io_out_bits_metas_0_dirty),
    .io_out_bits_metas_1_tag             (_s2_io_out_bits_metas_1_tag),
    .io_out_bits_metas_1_dirty           (_s2_io_out_bits_metas_1_dirty),
    .io_out_bits_metas_2_tag             (_s2_io_out_bits_metas_2_tag),
    .io_out_bits_metas_2_dirty           (_s2_io_out_bits_metas_2_dirty),
    .io_out_bits_metas_3_tag             (_s2_io_out_bits_metas_3_tag),
    .io_out_bits_metas_3_dirty           (_s2_io_out_bits_metas_3_dirty),
    .io_out_bits_datas_0_data            (_s2_io_out_bits_datas_0_data),
    .io_out_bits_datas_1_data            (_s2_io_out_bits_datas_1_data),
    .io_out_bits_datas_2_data            (_s2_io_out_bits_datas_2_data),
    .io_out_bits_datas_3_data            (_s2_io_out_bits_datas_3_data),
    .io_out_bits_hit                     (_s2_io_out_bits_hit),
    .io_out_bits_waymask                 (_s2_io_out_bits_waymask),
    .io_out_bits_mmio                    (_s2_io_out_bits_mmio),
    .io_out_bits_isForwardData           (_s2_io_out_bits_isForwardData),
    .io_out_bits_forwardData_data_data   (_s2_io_out_bits_forwardData_data_data),
    .io_out_bits_forwardData_waymask     (_s2_io_out_bits_forwardData_waymask),
    .io_metaReadResp_0_tag               (_metaArray_io_r_0_resp_data_0_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_0_valid             (_metaArray_io_r_0_resp_data_0_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_0_dirty             (_metaArray_io_r_0_resp_data_0_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_tag               (_metaArray_io_r_0_resp_data_1_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_valid             (_metaArray_io_r_0_resp_data_1_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_1_dirty             (_metaArray_io_r_0_resp_data_1_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_tag               (_metaArray_io_r_0_resp_data_2_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_valid             (_metaArray_io_r_0_resp_data_2_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_2_dirty             (_metaArray_io_r_0_resp_data_2_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_tag               (_metaArray_io_r_0_resp_data_3_tag),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_valid             (_metaArray_io_r_0_resp_data_3_valid),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_metaReadResp_3_dirty             (_metaArray_io_r_0_resp_data_3_dirty),	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .io_dataReadResp_0_data              (_dataArray_io_r_0_resp_data_0_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_1_data              (_dataArray_io_r_0_resp_data_1_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_2_data              (_dataArray_io_r_0_resp_data_2_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadResp_3_data              (_dataArray_io_r_0_resp_data_3_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_metaWriteBus_req_valid           (_s3_io_metaWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_metaWriteBus_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_valid           (_s3_io_dataWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_setIdx     (_s3_io_dataWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_data_data  (_s3_io_dataWriteBus_req_bits_data_data),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_dataWriteBus_req_bits_waymask    (_s3_io_dataWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  CacheStage3_2 s3 (	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .clock                               (clock),
    .reset                               (reset),
    .io_in_ready                         (_s3_io_in_ready),
    .io_in_valid                         (valid_1),	// src/main/scala/utils/Pipeline.scala:24:24
    .io_in_bits_req_addr                 (s3_io_in_bits_r_req_addr),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_cmd                  (s3_io_in_bits_r_req_cmd),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wmask                (s3_io_in_bits_r_req_wmask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_req_wdata                (s3_io_in_bits_r_req_wdata),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_0_tag              (s3_io_in_bits_r_metas_0_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_0_dirty            (s3_io_in_bits_r_metas_0_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_1_tag              (s3_io_in_bits_r_metas_1_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_1_dirty            (s3_io_in_bits_r_metas_1_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_2_tag              (s3_io_in_bits_r_metas_2_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_2_dirty            (s3_io_in_bits_r_metas_2_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_3_tag              (s3_io_in_bits_r_metas_3_tag),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_metas_3_dirty            (s3_io_in_bits_r_metas_3_dirty),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_0_data             (s3_io_in_bits_r_datas_0_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_1_data             (s3_io_in_bits_r_datas_1_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_2_data             (s3_io_in_bits_r_datas_2_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_datas_3_data             (s3_io_in_bits_r_datas_3_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_hit                      (s3_io_in_bits_r_hit),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_waymask                  (s3_io_in_bits_r_waymask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_mmio                     (s3_io_in_bits_r_mmio),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_isForwardData            (s3_io_in_bits_r_isForwardData),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_forwardData_data_data    (s3_io_in_bits_r_forwardData_data_data),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_in_bits_forwardData_waymask      (s3_io_in_bits_r_forwardData_waymask),	// src/main/scala/utils/Pipeline.scala:30:28
    .io_out_valid                        (_s3_io_out_valid),
    .io_out_bits_cmd                     (_s3_io_out_bits_cmd),
    .io_out_bits_rdata                   (io_in_resp_bits_rdata),
    .io_isFinish                         (_s3_io_isFinish),
    .io_dataReadBus_req_ready            (_dataArray_io_r_1_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_req_valid            (_s3_io_dataReadBus_req_valid),
    .io_dataReadBus_req_bits_setIdx      (_s3_io_dataReadBus_req_bits_setIdx),
    .io_dataReadBus_resp_data_0_data     (_dataArray_io_r_1_resp_data_0_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_1_data     (_dataArray_io_r_1_resp_data_1_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_2_data     (_dataArray_io_r_1_resp_data_2_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataReadBus_resp_data_3_data     (_dataArray_io_r_1_resp_data_3_data),	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .io_dataWriteBus_req_valid           (_s3_io_dataWriteBus_req_valid),
    .io_dataWriteBus_req_bits_setIdx     (_s3_io_dataWriteBus_req_bits_setIdx),
    .io_dataWriteBus_req_bits_data_data  (_s3_io_dataWriteBus_req_bits_data_data),
    .io_dataWriteBus_req_bits_waymask    (_s3_io_dataWriteBus_req_bits_waymask),
    .io_metaWriteBus_req_valid           (_s3_io_metaWriteBus_req_valid),
    .io_metaWriteBus_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),
    .io_metaWriteBus_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),
    .io_metaWriteBus_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),
    .io_metaWriteBus_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask),
    .io_mem_req_ready                    (io_out_mem_req_ready),
    .io_mem_req_valid                    (io_out_mem_req_valid),
    .io_mem_req_bits_addr                (io_out_mem_req_bits_addr),
    .io_mem_req_bits_cmd                 (io_out_mem_req_bits_cmd),
    .io_mem_req_bits_wdata               (io_out_mem_req_bits_wdata),
    .io_mem_resp_valid                   (io_out_mem_resp_valid),
    .io_mem_resp_bits_cmd                (io_out_mem_resp_bits_cmd),
    .io_mem_resp_bits_rdata              (io_out_mem_resp_bits_rdata),
    .io_dataReadRespToL1                 (_s3_io_dataReadRespToL1)
  );
  SRAMTemplateWithArbiter_4 metaArray (	// src/main/scala/nutcore/mem/Cache.scala:483:25
    .clock                    (clock),
    .reset                    (reset),
    .io_r_0_req_ready         (_metaArray_io_r_0_req_ready),
    .io_r_0_req_valid         (_s1_io_metaReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_req_bits_setIdx   (_s1_io_metaReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_resp_data_0_tag   (_metaArray_io_r_0_resp_data_0_tag),
    .io_r_0_resp_data_0_valid (_metaArray_io_r_0_resp_data_0_valid),
    .io_r_0_resp_data_0_dirty (_metaArray_io_r_0_resp_data_0_dirty),
    .io_r_0_resp_data_1_tag   (_metaArray_io_r_0_resp_data_1_tag),
    .io_r_0_resp_data_1_valid (_metaArray_io_r_0_resp_data_1_valid),
    .io_r_0_resp_data_1_dirty (_metaArray_io_r_0_resp_data_1_dirty),
    .io_r_0_resp_data_2_tag   (_metaArray_io_r_0_resp_data_2_tag),
    .io_r_0_resp_data_2_valid (_metaArray_io_r_0_resp_data_2_valid),
    .io_r_0_resp_data_2_dirty (_metaArray_io_r_0_resp_data_2_dirty),
    .io_r_0_resp_data_3_tag   (_metaArray_io_r_0_resp_data_3_tag),
    .io_r_0_resp_data_3_valid (_metaArray_io_r_0_resp_data_3_valid),
    .io_r_0_resp_data_3_dirty (_metaArray_io_r_0_resp_data_3_dirty),
    .io_w_req_valid           (_s3_io_metaWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_setIdx     (_s3_io_metaWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_tag   (_s3_io_metaWriteBus_req_bits_data_tag),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_dirty (_s3_io_metaWriteBus_req_bits_data_dirty),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_waymask    (_s3_io_metaWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  SRAMTemplateWithArbiter_5 dataArray (	// src/main/scala/nutcore/mem/Cache.scala:484:25
    .clock                   (clock),
    .reset                   (reset),
    .io_r_0_req_ready        (_dataArray_io_r_0_req_ready),
    .io_r_0_req_valid        (_s1_io_dataReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_req_bits_setIdx  (_s1_io_dataReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_r_0_resp_data_0_data (_dataArray_io_r_0_resp_data_0_data),
    .io_r_0_resp_data_1_data (_dataArray_io_r_0_resp_data_1_data),
    .io_r_0_resp_data_2_data (_dataArray_io_r_0_resp_data_2_data),
    .io_r_0_resp_data_3_data (_dataArray_io_r_0_resp_data_3_data),
    .io_r_1_req_ready        (_dataArray_io_r_1_req_ready),
    .io_r_1_req_valid        (_s3_io_dataReadBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_r_1_req_bits_setIdx  (_s3_io_dataReadBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_r_1_resp_data_0_data (_dataArray_io_r_1_resp_data_0_data),
    .io_r_1_resp_data_1_data (_dataArray_io_r_1_resp_data_1_data),
    .io_r_1_resp_data_2_data (_dataArray_io_r_1_resp_data_2_data),
    .io_r_1_resp_data_3_data (_dataArray_io_r_1_resp_data_3_data),
    .io_w_req_valid          (_s3_io_dataWriteBus_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_setIdx    (_s3_io_dataWriteBus_req_bits_setIdx),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_data_data (_s3_io_dataWriteBus_req_bits_data_data),	// src/main/scala/nutcore/mem/Cache.scala:482:18
    .io_w_req_bits_waymask   (_s3_io_dataWriteBus_req_bits_waymask)	// src/main/scala/nutcore/mem/Cache.scala:482:18
  );
  Arbiter2_SimpleBusReqBundle arb (	// src/main/scala/nutcore/mem/Cache.scala:493:19
    .io_in_0_ready      (/* unused */),
    .io_in_0_valid      (1'h0),	// src/main/scala/nutcore/mem/Cache.scala:122:14, :482:18, :493:19, :502:64, :503:64
    .io_in_0_bits_addr  (32'h0),	// src/main/scala/nutcore/mem/Cache.scala:122:14, :493:19
    .io_in_0_bits_cmd   (4'h0),	// src/main/scala/nutcore/mem/Cache.scala:122:14, :482:18, :493:19
    .io_in_0_bits_wmask (8'h0),	// src/main/scala/nutcore/mem/Cache.scala:122:14, :493:19
    .io_in_0_bits_wdata (64'h0),	// src/main/scala/nutcore/mem/Cache.scala:122:14, :482:18, :493:19
    .io_in_1_ready      (io_in_req_ready),
    .io_in_1_valid      (io_in_req_valid),
    .io_in_1_bits_addr  (io_in_req_bits_addr),
    .io_in_1_bits_cmd   (io_in_req_bits_cmd),
    .io_in_1_bits_wmask (io_in_req_bits_wmask),
    .io_in_1_bits_wdata (io_in_req_bits_wdata),
    .io_out_ready       (_s1_io_in_ready),	// src/main/scala/nutcore/mem/Cache.scala:480:18
    .io_out_valid       (_arb_io_out_valid),
    .io_out_bits_addr   (_arb_io_out_bits_addr),
    .io_out_bits_cmd    (_arb_io_out_bits_cmd),
    .io_out_bits_wmask  (_arb_io_out_bits_wmask),
    .io_out_bits_wdata  (_arb_io_out_bits_wdata)
  );
  assign io_in_resp_valid =
    ~(_s3_io_out_valid & _s3_io_out_bits_cmd == 4'h4)
    & (_s3_io_out_valid | _s3_io_dataReadRespToL1);	// src/main/scala/bus/simplebus/SimpleBus.scala:95:24, src/main/scala/nutcore/mem/Cache.scala:478:7, :482:18, :510:{26,43,98}
  assign io_in_resp_bits_cmd = _s3_io_out_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:478:7, :482:18
endmodule

module SimpleBusAddressMapper(	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  output        io_in_req_ready,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input         io_in_req_valid,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  output        io_in_resp_valid,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input         io_out_req_ready,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  output        io_out_req_valid,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  output [31:0] io_out_req_bits_addr,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  output [3:0]  io_out_req_bits_cmd,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  output [63:0] io_out_req_bits_wdata,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input         io_out_resp_valid,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input  [3:0]  io_out_resp_bits_cmd,	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
  input  [63:0] io_out_resp_bits_rdata	// src/main/scala/bus/simplebus/AddressMapper.scala:26:14
);

  assign io_in_req_ready = io_out_req_ready;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  assign io_in_resp_valid = io_out_resp_valid;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  assign io_in_resp_bits_cmd = io_out_resp_bits_cmd;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  assign io_in_resp_bits_rdata = io_out_resp_bits_rdata;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  assign io_out_req_valid = io_in_req_valid;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  assign io_out_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  assign io_out_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
  assign io_out_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/AddressMapper.scala:25:7
endmodule

module SimpleBus2AXI4Converter(	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  input         clock,	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
                reset,	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  output        io_in_req_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_in_req_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_in_resp_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_aw_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_aw_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [31:0] io_out_aw_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [7:0]  io_out_aw_bits_len,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_w_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_w_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [63:0] io_out_w_bits_data,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_w_bits_last,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_b_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
                io_out_ar_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_ar_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [31:0] io_out_ar_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [7:0]  io_out_ar_bits_len,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_r_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [63:0] io_out_r_bits_data,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_r_bits_last	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
);

  wire       io_out_w_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:194:31
  wire       io_out_aw_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:193:31
  wire [7:0] io_out_ar_bits_len_0 = {5'h0, {3{io_in_req_bits_cmd[1]}}};	// src/main/scala/bus/simplebus/SimpleBus.scala:75:22, src/main/scala/bus/simplebus/ToAXI4.scala:169:{24,30}
  wire       wlast = io_in_req_bits_cmd == 4'h7 | io_in_req_bits_cmd == 4'h1;	// src/main/scala/bus/simplebus/SimpleBus.scala:77:29, :78:27, src/main/scala/bus/simplebus/ToAXI4.scala:177:54
  wire       _wSend_T = io_out_aw_ready & io_out_aw_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:193:31, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg        awAck;	// src/main/scala/utils/StopWatch.scala:24:20
  wire       _wSend_T_1 = io_out_w_ready & io_out_w_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:194:31, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg        wAck;	// src/main/scala/utils/StopWatch.scala:24:20
  wire       wSend = _wSend_T & _wSend_T_1 & wlast | awAck & wAck;	// src/main/scala/bus/simplebus/ToAXI4.scala:177:54, :189:{39,49,59}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
  reg        wen;	// src/main/scala/bus/simplebus/ToAXI4.scala:190:22
  assign io_out_aw_valid_0 = io_in_req_valid & io_in_req_bits_cmd[0] & ~awAck;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:193:{31,34}, src/main/scala/utils/StopWatch.scala:24:20
  assign io_out_w_valid_0 = io_in_req_valid & io_in_req_bits_cmd[0] & ~wAck;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:194:{31,34}, src/main/scala/utils/StopWatch.scala:24:20
  wire       io_in_req_ready_0 =
    io_in_req_bits_cmd[0] ? ~wAck & io_out_w_ready : io_out_ar_ready;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:194:34, :195:{24,55}, src/main/scala/utils/StopWatch.scala:24:20
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    if (reset) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      awAck <= 1'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
      wAck <= 1'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      awAck <= ~wSend & (_wSend_T | awAck);	// src/main/scala/bus/simplebus/ToAXI4.scala:189:49, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
      wAck <= ~wSend & (_wSend_T_1 & wlast | wAck);	// src/main/scala/bus/simplebus/ToAXI4.scala:177:54, :188:39, :189:49, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
    end
    if (io_in_req_ready_0 & io_in_req_valid)	// src/main/scala/bus/simplebus/ToAXI4.scala:195:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
      wen <= io_in_req_bits_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:190:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
        awAck = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
        wAck = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
        wen = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :190:22, src/main/scala/utils/StopWatch.scala:24:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :195:24
  assign io_in_resp_valid = wen ? io_out_b_valid : io_out_r_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :190:22, :199:25
  assign io_in_resp_bits_cmd = {1'h0, io_out_r_bits_last ? 3'h6 : 3'h0};	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :169:30, :184:{22,28}
  assign io_in_resp_bits_rdata = io_out_r_bits_data;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_aw_valid = io_out_aw_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :193:31
  assign io_out_aw_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_aw_bits_len = io_out_ar_bits_len_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :169:24
  assign io_out_w_valid = io_out_w_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :194:31
  assign io_out_w_bits_data = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_w_bits_last = wlast;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :177:54
  assign io_out_ar_valid =
    io_in_req_valid & ~(io_in_req_bits_cmd[0]) & ~(io_in_req_bits_cmd[3]);	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,29,33}, :74:22, :104:27, src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_ar_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_ar_bits_len = io_out_ar_bits_len_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :169:24
endmodule

module SimpleBusCrossbar1toN(	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  input         clock,	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
                reset,	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  output        io_in_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_in_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [7:0]  io_in_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_in_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_0_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_0_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_0_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_0_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_0_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_0_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_0_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_0_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_0_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_1_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_1_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_1_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_1_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_1_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_1_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_1_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_1_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_1_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_2_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_2_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_2_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_2_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_2_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_2_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_2_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_2_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [3:0]  io_out_2_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_2_resp_bits_rdata	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
);

  reg  [1:0] state;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
  wire [2:0] outSelVec_enc =
    io_in_req_bits_addr > 32'h37FFFFFF & io_in_req_bits_addr < 32'h38010000
      ? 3'h1
      : io_in_req_bits_addr > 32'h3BFFFFFF & io_in_req_bits_addr < 32'h40000000
          ? 3'h2
          : {(|(io_in_req_bits_addr[31:30])) & ~(io_in_req_bits_addr[31]), 2'h0};	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :37:{20,34,42}, src/main/scala/chisel3/util/Mux.scala:50:70
  reg        outSelRespVec_0;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  reg        outSelRespVec_1;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  reg        outSelRespVec_2;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  wire       reqInvalidAddr = io_in_req_valid & outSelVec_enc == 3'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:42:{40,61}, src/main/scala/chisel3/util/Mux.scala:50:70
  `ifndef SYNTHESIS	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
    always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
      if (~reset & reqInvalidAddr) begin	// src/main/scala/bus/simplebus/Crossbar.scala:42:40, :49:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
          $fwrite(32'h80000002, "Assertion failed: address decode error, bad addr = 0x%x\n\n    at Crossbar.scala:49 assert(!reqInvalidAddr, \"address decode error, bad addr = 0x%%%%x\\n\", addr)\n",
                 io_in_req_bits_addr);	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
          $fatal;	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire       io_in_req_ready_0 =
    outSelVec_enc[0] & io_out_0_req_ready | outSelVec_enc[1] & io_out_1_req_ready
    | outSelVec_enc[2] & io_out_2_req_ready | reqInvalidAddr;	// src/main/scala/bus/simplebus/Crossbar.scala:42:40, :61:64, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  wire       _io_out_2_resp_ready_T_1 = state == 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :53:37, :69:75
  wire       io_in_resp_valid_0 =
    outSelRespVec_0 & io_out_0_resp_valid | outSelRespVec_1 & io_out_1_resp_valid
    | outSelRespVec_2 & io_out_2_resp_valid | state == 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :39:32, :54:37, :71:{70,79}, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    if (reset) begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
      outSelRespVec_0 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
      outSelRespVec_1 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
      outSelRespVec_2 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
    end
    else begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      automatic logic _outSelRespVec_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _outSelRespVec_T = io_in_req_ready_0 & io_in_req_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:61:64, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (|state) begin	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :41:57
        if ((state == 2'h1 | state == 2'h2) & io_in_resp_valid_0)	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :51:18, :53:37, :54:37, :56:{42,50}, :57:{43,51}, :71:70
          state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
      end
      else if (reqInvalidAddr)	// src/main/scala/bus/simplebus/Crossbar.scala:42:40
        state <= 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :54:37
      else if (_outSelRespVec_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        state <= 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :53:37
      if (_outSelRespVec_T & ~(|state)) begin	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :41:{48,57}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        outSelRespVec_0 <= outSelVec_enc[0];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_1 <= outSelVec_enc[1];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_2 <= outSelVec_enc[2];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22
        outSelRespVec_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
        outSelRespVec_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
        outSelRespVec_2 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :61:64
  assign io_in_resp_valid = io_in_resp_valid_0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :71:70
  assign io_in_resp_bits_cmd =
    (outSelRespVec_0 | outSelRespVec_1 ? 4'h6 : 4'h0)
    | (outSelRespVec_2 ? io_out_2_resp_bits_cmd : 4'h0);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :26:14, :39:32, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_in_resp_bits_rdata =
    (outSelRespVec_0 ? io_out_0_resp_bits_rdata : 64'h0)
    | (outSelRespVec_1 ? io_out_1_resp_bits_rdata : 64'h0)
    | (outSelRespVec_2 ? io_out_2_resp_bits_rdata : 64'h0);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_0_req_valid = outSelVec_enc[0] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_0_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_resp_ready = outSelRespVec_0 & _io_out_2_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
  assign io_out_1_req_valid = outSelVec_enc[1] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_1_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_resp_ready = outSelRespVec_1 & _io_out_2_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
  assign io_out_2_req_valid = outSelVec_enc[2] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_2_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_resp_ready = outSelRespVec_2 & _io_out_2_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
endmodule

module AXI4CLINT(	// src/main/scala/device/AXI4CLINT.scala:31:7
  input         clock,	// src/main/scala/device/AXI4CLINT.scala:31:7
                reset,	// src/main/scala/device/AXI4CLINT.scala:31:7
  output        io_in_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [7:0]  io_in_w_bits_strb,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_b_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_ar_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_r_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_mtip,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_extra_msip,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         isWFI__bore,
  output        io_extra_msip__bore,
                io_extra_mtip__bore
);

  reg         r_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_ar_ready_0 = io_in_r_ready | ~r_busy;	// src/main/scala/device/AXI4Slave.scala:71:{29,32}, src/main/scala/utils/StopWatch.scala:24:20
  reg         ren_REG;	// src/main/scala/device/AXI4Slave.scala:73:17
  reg         io_in_r_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         w_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_w_ready_0 = io_in_aw_valid | w_busy;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20
  reg         io_in_b_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  [63:0] mtime;	// src/main/scala/device/AXI4CLINT.scala:32:22
  reg  [63:0] mtimecmp;	// src/main/scala/device/AXI4CLINT.scala:33:25
  reg  [63:0] msip;	// src/main/scala/device/AXI4CLINT.scala:34:21
  reg  [63:0] freq_reg;	// src/main/scala/device/AXI4CLINT.scala:37:25
  reg  [63:0] inc_reg;	// src/main/scala/device/AXI4CLINT.scala:39:24
  reg  [15:0] cnt;	// src/main/scala/device/AXI4CLINT.scala:42:20
  reg         io_extra_mtip_REG;	// src/main/scala/device/AXI4CLINT.scala:66:31
  reg         io_extra_msip_REG;	// src/main/scala/device/AXI4CLINT.scala:67:31
  always @(posedge clock) begin	// src/main/scala/device/AXI4CLINT.scala:31:7
    if (reset) begin	// src/main/scala/device/AXI4CLINT.scala:31:7
      r_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      ren_REG <= 1'h0;	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
      io_in_r_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      w_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      io_in_b_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      mtime <= 64'h0;	// src/main/scala/device/AXI4CLINT.scala:32:22
      mtimecmp <= 64'h0;	// src/main/scala/device/AXI4CLINT.scala:32:22, :33:25
      msip <= 64'h0;	// src/main/scala/device/AXI4CLINT.scala:32:22, :34:21
      freq_reg <= 64'h2710;	// src/main/scala/device/AXI4CLINT.scala:37:25
      inc_reg <= 64'h1;	// src/main/scala/device/AXI4CLINT.scala:39:24
      cnt <= 16'h0;	// src/main/scala/device/AXI4CLINT.scala:42:20
    end
    else begin	// src/main/scala/device/AXI4CLINT.scala:31:7
      automatic logic        _io_in_r_valid_T = io_in_ar_ready_0 & io_in_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:71:29
      automatic logic        _io_in_r_valid_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic        _io_in_b_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic        _io_in_b_valid_T_1 = io_in_w_ready_0 & io_in_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:95:30
      automatic logic [15:0] _nextCnt_T;	// src/main/scala/device/AXI4CLINT.scala:43:21
      automatic logic [63:0] _GEN;	// src/main/scala/utils/BitUtils.scala:27:26
      _io_in_r_valid_T_3 = io_in_r_ready & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      _io_in_b_valid_T_2 = io_in_b_ready & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      _nextCnt_T = cnt + 16'h1;	// src/main/scala/device/AXI4CLINT.scala:42:20, :43:21
      _GEN =
        {{8{io_in_w_bits_strb[7]}},
         {8{io_in_w_bits_strb[6]}},
         {8{io_in_w_bits_strb[5]}},
         {8{io_in_w_bits_strb[4]}},
         {8{io_in_w_bits_strb[3]}},
         {8{io_in_w_bits_strb[2]}},
         {8{io_in_w_bits_strb[1]}},
         {8{io_in_w_bits_strb[0]}}};	// src/main/scala/utils/BitUtils.scala:27:{26,29,45}
      r_busy <= _io_in_r_valid_T | ~_io_in_r_valid_T_3 & r_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      ren_REG <= _io_in_r_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_valid_r <=
        ren_REG & (_io_in_r_valid_T | r_busy) | ~_io_in_r_valid_T_3 & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17, :74:{35,50}, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      w_busy <= ~w_busy & io_in_aw_valid | ~_io_in_b_valid_T_2 & w_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      io_in_b_valid_r <= _io_in_b_valid_T_1 | ~_io_in_b_valid_T_2 & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[15:0] == 16'hBFF8)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4CLINT.scala:61:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        mtime <= io_in_w_bits_data & _GEN | mtime & ~_GEN;	// src/main/scala/device/AXI4CLINT.scala:32:22, src/main/scala/utils/BitUtils.scala:27:26, :34:{14,26,37,39}
      else if (isWFI__bore)
        mtime <= mtime + 64'h186A0;	// src/main/scala/device/AXI4CLINT.scala:32:22, :51:35
      else if (_nextCnt_T == freq_reg[15:0])	// src/main/scala/device/AXI4CLINT.scala:37:25, :38:22, :43:21, :45:23
        mtime <= mtime + {48'h0, inc_reg[15:0]};	// src/main/scala/device/AXI4CLINT.scala:32:22, :39:24, :40:20, :46:32
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[15:0] == 16'h4000)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4CLINT.scala:61:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        mtimecmp <= io_in_w_bits_data & _GEN | mtimecmp & ~_GEN;	// src/main/scala/device/AXI4CLINT.scala:33:25, src/main/scala/utils/BitUtils.scala:27:26, :34:{14,26,37,39}
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[15:0] == 16'h0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4CLINT.scala:42:20, :61:35, src/main/scala/utils/RegMap.scala:32:{32,41}
        msip <= io_in_w_bits_data & _GEN | msip & ~_GEN;	// src/main/scala/device/AXI4CLINT.scala:34:21, src/main/scala/utils/BitUtils.scala:27:26, :34:{14,26,37,39}
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[15:0] == 16'h8000)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4CLINT.scala:61:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        freq_reg <= io_in_w_bits_data & _GEN | freq_reg & ~_GEN;	// src/main/scala/device/AXI4CLINT.scala:37:25, src/main/scala/utils/BitUtils.scala:27:26, :34:{14,26,37,39}
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[15:0] == 16'h8008)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4CLINT.scala:61:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        inc_reg <= io_in_w_bits_data & _GEN | inc_reg & ~_GEN;	// src/main/scala/device/AXI4CLINT.scala:39:24, src/main/scala/utils/BitUtils.scala:27:26, :34:{14,26,37,39}
      if (_nextCnt_T < freq_reg[15:0])	// src/main/scala/device/AXI4CLINT.scala:37:25, :38:22, :43:21, :44:22
        cnt <= _nextCnt_T;	// src/main/scala/device/AXI4CLINT.scala:42:20, :43:21
      else	// src/main/scala/device/AXI4CLINT.scala:44:22
        cnt <= 16'h0;	// src/main/scala/device/AXI4CLINT.scala:42:20
    end
    io_extra_mtip_REG <= mtime >= mtimecmp;	// src/main/scala/device/AXI4CLINT.scala:32:22, :33:25, :66:{31,38}
    io_extra_msip_REG <= |msip;	// src/main/scala/device/AXI4CLINT.scala:34:21, :67:{31,37}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/device/AXI4CLINT.scala:31:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4CLINT.scala:31:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4CLINT.scala:31:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/device/AXI4CLINT.scala:31:7
      automatic logic [31:0] _RANDOM[0:10];	// src/main/scala/device/AXI4CLINT.scala:31:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4CLINT.scala:31:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4CLINT.scala:31:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/device/AXI4CLINT.scala:31:7
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/device/AXI4CLINT.scala:31:7
        end	// src/main/scala/device/AXI4CLINT.scala:31:7
        r_busy = _RANDOM[4'h0][0];	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/utils/StopWatch.scala:24:20
        ren_REG = _RANDOM[4'h0][1];	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_valid_r = _RANDOM[4'h0][2];	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/utils/StopWatch.scala:24:20
        w_busy = _RANDOM[4'h0][3];	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_b_valid_r = _RANDOM[4'h0][4];	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/utils/StopWatch.scala:24:20
        mtime = {_RANDOM[4'h0][31:5], _RANDOM[4'h1], _RANDOM[4'h2][4:0]};	// src/main/scala/device/AXI4CLINT.scala:31:7, :32:22, src/main/scala/utils/StopWatch.scala:24:20
        mtimecmp = {_RANDOM[4'h2][31:5], _RANDOM[4'h3], _RANDOM[4'h4][4:0]};	// src/main/scala/device/AXI4CLINT.scala:31:7, :32:22, :33:25
        msip = {_RANDOM[4'h4][31:5], _RANDOM[4'h5], _RANDOM[4'h6][4:0]};	// src/main/scala/device/AXI4CLINT.scala:31:7, :33:25, :34:21
        freq_reg = {_RANDOM[4'h6][31:5], _RANDOM[4'h7], _RANDOM[4'h8][4:0]};	// src/main/scala/device/AXI4CLINT.scala:31:7, :34:21, :37:25
        inc_reg = {_RANDOM[4'h8][31:5], _RANDOM[4'h9], _RANDOM[4'hA][4:0]};	// src/main/scala/device/AXI4CLINT.scala:31:7, :37:25, :39:24
        cnt = _RANDOM[4'hA][20:5];	// src/main/scala/device/AXI4CLINT.scala:31:7, :39:24, :42:20
        io_extra_mtip_REG = _RANDOM[4'hA][21];	// src/main/scala/device/AXI4CLINT.scala:31:7, :39:24, :66:31
        io_extra_msip_REG = _RANDOM[4'hA][22];	// src/main/scala/device/AXI4CLINT.scala:31:7, :39:24, :67:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4CLINT.scala:31:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4CLINT.scala:31:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_aw_ready = ~w_busy;	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/device/AXI4Slave.scala:95:30
  assign io_in_b_valid = io_in_b_valid_r;	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_ar_ready = io_in_ar_ready_0;	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/device/AXI4Slave.scala:71:29
  assign io_in_r_valid = io_in_r_valid_r;	// src/main/scala/device/AXI4CLINT.scala:31:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_bits_data =
    (io_in_ar_bits_addr[15:0] == 16'h0 ? msip : 64'h0)
    | (io_in_ar_bits_addr[15:0] == 16'h8000 ? freq_reg : 64'h0)
    | (io_in_ar_bits_addr[15:0] == 16'hBFF8 ? mtime : 64'h0)
    | (io_in_ar_bits_addr[15:0] == 16'h8008 ? inc_reg : 64'h0)
    | (io_in_ar_bits_addr[15:0] == 16'h4000 ? mtimecmp : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/device/AXI4CLINT.scala:31:7, :32:22, :33:25, :34:21, :37:25, :39:24, :42:20, :61:35, src/main/scala/utils/LookupTree.scala:24:34
  assign io_extra_mtip = io_extra_mtip_REG;	// src/main/scala/device/AXI4CLINT.scala:31:7, :66:31
  assign io_extra_msip = io_extra_msip_REG;	// src/main/scala/device/AXI4CLINT.scala:31:7, :67:31
  assign io_extra_msip__bore = io_extra_msip_REG;	// src/main/scala/device/AXI4CLINT.scala:31:7, :67:31
  assign io_extra_mtip__bore = io_extra_mtip_REG;	// src/main/scala/device/AXI4CLINT.scala:31:7, :66:31
endmodule

module SimpleBus2AXI4Converter_1(	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  input         clock,	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
                reset,	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  output        io_in_req_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_in_req_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [7:0]  io_in_req_bits_wmask,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_in_resp_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_in_resp_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_aw_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_aw_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [31:0] io_out_aw_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_w_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_w_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [63:0] io_out_w_bits_data,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [7:0]  io_out_w_bits_strb,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_b_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_b_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
                io_out_ar_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_ar_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output [31:0] io_out_ar_bits_addr,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  output        io_out_r_ready,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input         io_out_r_valid,	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
  input  [63:0] io_out_r_bits_data	// src/main/scala/bus/simplebus/ToAXI4.scala:146:14
);

  wire io_out_w_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:194:31
  wire io_out_aw_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:193:31
  `ifndef SYNTHESIS	// src/main/scala/bus/simplebus/ToAXI4.scala:153:9
    always @(posedge clock) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:153:9
      if (~reset & io_in_req_valid & io_in_req_bits_cmd[1]) begin	// src/main/scala/bus/simplebus/SimpleBus.scala:75:22, src/main/scala/bus/simplebus/ToAXI4.scala:153:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:153:9
          $fwrite(32'h80000002, "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n");	// src/main/scala/bus/simplebus/ToAXI4.scala:153:9
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/ToAXI4.scala:153:9
          $fatal;	// src/main/scala/bus/simplebus/ToAXI4.scala:153:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire _wSend_T = io_out_aw_ready & io_out_aw_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:193:31, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  awAck;	// src/main/scala/utils/StopWatch.scala:24:20
  wire _wSend_T_1 = io_out_w_ready & io_out_w_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:194:31, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  wAck;	// src/main/scala/utils/StopWatch.scala:24:20
  wire wSend = _wSend_T & _wSend_T_1 | awAck & wAck;	// src/main/scala/bus/simplebus/ToAXI4.scala:189:{25,49,59}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
  reg  wen;	// src/main/scala/bus/simplebus/ToAXI4.scala:190:22
  assign io_out_aw_valid_0 = io_in_req_valid & io_in_req_bits_cmd[0] & ~awAck;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:193:{31,34}, src/main/scala/utils/StopWatch.scala:24:20
  assign io_out_w_valid_0 = io_in_req_valid & io_in_req_bits_cmd[0] & ~wAck;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:194:{31,34}, src/main/scala/utils/StopWatch.scala:24:20
  wire io_in_req_ready_0 =
    io_in_req_bits_cmd[0] ? ~wAck & io_out_w_ready : io_out_ar_ready;	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:194:34, :195:{24,55}, src/main/scala/utils/StopWatch.scala:24:20
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    if (reset) begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      awAck <= 1'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
      wAck <= 1'h0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      awAck <= ~wSend & (_wSend_T | awAck);	// src/main/scala/bus/simplebus/ToAXI4.scala:189:49, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
      wAck <= ~wSend & (_wSend_T_1 | wAck);	// src/main/scala/bus/simplebus/ToAXI4.scala:189:49, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
    end
    if (io_in_req_ready_0 & io_in_req_valid)	// src/main/scala/bus/simplebus/ToAXI4.scala:195:24, src/main/scala/chisel3/util/Decoupled.scala:51:35
      wen <= io_in_req_bits_cmd[0];	// src/main/scala/bus/simplebus/SimpleBus.scala:74:22, src/main/scala/bus/simplebus/ToAXI4.scala:190:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
        awAck = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
        wAck = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, src/main/scala/utils/StopWatch.scala:24:20
        wen = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :190:22, src/main/scala/utils/StopWatch.scala:24:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :195:24
  assign io_in_resp_valid = wen ? io_out_b_valid : io_out_r_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :190:22, :199:25
  assign io_in_resp_bits_rdata = io_out_r_bits_data;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_aw_valid = io_out_aw_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :193:31
  assign io_out_aw_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_w_valid = io_out_w_valid_0;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7, :194:31
  assign io_out_w_bits_data = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_w_bits_strb = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_b_ready = io_in_resp_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_ar_valid =
    io_in_req_valid & ~(io_in_req_bits_cmd[0]) & ~(io_in_req_bits_cmd[3]);	// src/main/scala/bus/simplebus/SimpleBus.scala:73:{18,29,33}, :74:22, :104:27, src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_ar_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
  assign io_out_r_ready = io_in_resp_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:145:7
endmodule

module AXI4PLIC(	// src/main/scala/device/AXI4PLIC.scala:30:7
  input         clock,	// src/main/scala/device/AXI4PLIC.scala:30:7
                reset,	// src/main/scala/device/AXI4PLIC.scala:30:7
  output        io_in_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [7:0]  io_in_w_bits_strb,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_b_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_ar_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_r_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_extra_intrVec,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_meip_0,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_extra_meip_0__bore
);

  reg         r_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_ar_ready_0 = io_in_r_ready | ~r_busy;	// src/main/scala/device/AXI4Slave.scala:71:{29,32}, src/main/scala/utils/StopWatch.scala:24:20
  reg         ren_REG;	// src/main/scala/device/AXI4Slave.scala:73:17
  reg         io_in_r_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         w_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_w_ready_0 = io_in_aw_valid | w_busy;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20
  reg         io_in_b_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  [31:0] priority_0;	// src/main/scala/device/AXI4PLIC.scala:37:39
  reg         pending_0_1;	// src/main/scala/device/AXI4PLIC.scala:43:46
  reg  [31:0] enable_0_0;	// src/main/scala/device/AXI4PLIC.scala:48:64
  reg  [31:0] threshold_0;	// src/main/scala/device/AXI4PLIC.scala:53:40
  reg         inHandle_1;	// src/main/scala/device/AXI4PLIC.scala:58:25
  reg  [31:0] claimCompletion_0;	// src/main/scala/device/AXI4PLIC.scala:64:46
  always @(posedge clock) begin	// src/main/scala/device/AXI4PLIC.scala:30:7
    automatic logic        _io_in_b_valid_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic [7:0]  _GEN = io_in_w_bits_strb >> io_in_aw_bits_addr[2:0];	// src/main/scala/device/AXI4PLIC.scala:90:{31,39}
    automatic logic [31:0] _GEN_0;	// src/main/scala/device/AXI4PLIC.scala:90:45
    automatic logic        _GEN_1;	// src/main/scala/utils/RegMap.scala:32:32
    _io_in_b_valid_T_1 = io_in_w_ready_0 & io_in_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:95:30
    _GEN_0 = {{8{_GEN[3]}}, {8{_GEN[2]}}, {8{_GEN[1]}}, {8{_GEN[0]}}};	// src/main/scala/device/AXI4PLIC.scala:90:{31,45}, src/main/scala/utils/BitUtils.scala:27:{29,45}
    _GEN_1 = _io_in_b_valid_T_1 & io_in_aw_bits_addr[25:0] == 26'h200004;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4PLIC.scala:35:35, :68:44, src/main/scala/utils/RegMap.scala:32:{32,41}
    if (reset) begin	// src/main/scala/device/AXI4PLIC.scala:30:7
      r_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      ren_REG <= 1'h0;	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
      io_in_r_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      w_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      io_in_b_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      pending_0_1 <= 1'h0;	// src/main/scala/device/AXI4PLIC.scala:43:46, src/main/scala/utils/StopWatch.scala:24:20
      enable_0_0 <= 32'h0;	// src/main/scala/device/AXI4PLIC.scala:48:64
      inHandle_1 <= 1'h0;	// src/main/scala/device/AXI4PLIC.scala:58:25, src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/device/AXI4PLIC.scala:30:7
      automatic logic _io_in_r_valid_T = io_in_ar_ready_0 & io_in_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:71:29
      automatic logic _claimCompletionMap_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _io_in_b_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _claimCompletionMap_T = io_in_r_ready & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      _io_in_b_valid_T_2 = io_in_b_ready & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      r_busy <= _io_in_r_valid_T | ~_claimCompletionMap_T & r_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      ren_REG <= _io_in_r_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_valid_r <=
        ren_REG & (_io_in_r_valid_T | r_busy) | ~_claimCompletionMap_T & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17, :74:{35,50}, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      w_busy <= ~w_busy & io_in_aw_valid | ~_io_in_b_valid_T_2 & w_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      io_in_b_valid_r <= _io_in_b_valid_T_1 | ~_io_in_b_valid_T_2 & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      pending_0_1 <= ~inHandle_1 & (io_extra_intrVec | pending_0_1);	// src/main/scala/device/AXI4PLIC.scala:43:46, :58:25, :75:{17,45}, :76:{25,53}
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[25:0] == 26'h2000)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4PLIC.scala:35:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        enable_0_0 <= io_in_w_bits_data[31:0] & _GEN_0 | enable_0_0 & ~_GEN_0;	// src/main/scala/device/AXI4PLIC.scala:48:64, :89:48, :90:45, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      inHandle_1 <=
        ~(_GEN_1 & (io_in_w_bits_data[0] & _GEN[0] | claimCompletion_0[0] & ~(_GEN[0])))
        & (_claimCompletionMap_T & io_in_ar_bits_addr[25:0] == 26'h200004
           & claimCompletion_0[0] | inHandle_1);	// <stdin>:19841:38, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4PLIC.scala:35:35, :58:25, :60:27, :64:46, :68:{44,57,71}, :89:48, :90:31, src/main/scala/utils/BitUtils.scala:27:29, :34:{14,26,37,39}, src/main/scala/utils/RegMap.scala:32:{32,48}
    end
    if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[25:0] == 26'h4)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4PLIC.scala:35:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
      priority_0 <= io_in_w_bits_data[31:0] & _GEN_0 | priority_0 & ~_GEN_0;	// src/main/scala/device/AXI4PLIC.scala:37:39, :89:48, :90:45, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[25:0] == 26'h200000)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4PLIC.scala:35:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
      threshold_0 <= io_in_w_bits_data[31:0] & _GEN_0 | threshold_0 & ~_GEN_0;	// src/main/scala/device/AXI4PLIC.scala:53:40, :89:48, :90:45, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    claimCompletion_0 <=
      _GEN_1
        ? 32'h0
        : {27'h0,
           pending_0_1 & enable_0_0[1]
             ? (pending_0_1 & enable_0_0[1] ? 5'h1 : 5'h1F)
             : 5'h0};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/device/AXI4PLIC.scala:43:46, :48:64, :64:46, :81:31, :82:{7,13}, src/main/scala/utils/RegMap.scala:32:{32,48,52}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/device/AXI4PLIC.scala:30:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4PLIC.scala:30:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4PLIC.scala:30:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/device/AXI4PLIC.scala:30:7
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/device/AXI4PLIC.scala:30:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4PLIC.scala:30:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4PLIC.scala:30:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/device/AXI4PLIC.scala:30:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/device/AXI4PLIC.scala:30:7
        end	// src/main/scala/device/AXI4PLIC.scala:30:7
        r_busy = _RANDOM[3'h0][0];	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        ren_REG = _RANDOM[3'h0][1];	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_valid_r = _RANDOM[3'h0][2];	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        w_busy = _RANDOM[3'h0][3];	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_b_valid_r = _RANDOM[3'h0][4];	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        priority_0 = {_RANDOM[3'h0][31:5], _RANDOM[3'h1][4:0]};	// src/main/scala/device/AXI4PLIC.scala:30:7, :37:39, src/main/scala/utils/StopWatch.scala:24:20
        pending_0_1 = _RANDOM[3'h1][6];	// src/main/scala/device/AXI4PLIC.scala:30:7, :37:39, :43:46
        enable_0_0 = {_RANDOM[3'h2][31:5], _RANDOM[3'h3][4:0]};	// src/main/scala/device/AXI4PLIC.scala:30:7, :48:64
        threshold_0 = {_RANDOM[3'h3][31:5], _RANDOM[3'h4][4:0]};	// src/main/scala/device/AXI4PLIC.scala:30:7, :48:64, :53:40
        inHandle_1 = _RANDOM[3'h4][6];	// src/main/scala/device/AXI4PLIC.scala:30:7, :53:40, :58:25
        claimCompletion_0 = {_RANDOM[3'h4][31:7], _RANDOM[3'h5][6:0]};	// src/main/scala/device/AXI4PLIC.scala:30:7, :53:40, :64:46
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4PLIC.scala:30:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4PLIC.scala:30:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_aw_ready = ~w_busy;	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/device/AXI4Slave.scala:95:30
  assign io_in_b_valid = io_in_b_valid_r;	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_ar_ready = io_in_ar_ready_0;	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/device/AXI4Slave.scala:71:29
  assign io_in_r_valid = io_in_r_valid_r;	// src/main/scala/device/AXI4PLIC.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_bits_data =
    {2{(io_in_ar_bits_addr[25:0] == 26'h1000 ? {30'h0, pending_0_1, 1'h0} : 32'h0)
         | (io_in_ar_bits_addr[25:0] == 26'h2000 ? enable_0_0 : 32'h0)
         | (io_in_ar_bits_addr[25:0] == 26'h200004 ? claimCompletion_0 : 32'h0)
         | (io_in_ar_bits_addr[25:0] == 26'h4 ? priority_0 : 32'h0)
         | (io_in_ar_bits_addr[25:0] == 26'h200000 ? threshold_0 : 32'h0)}};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/device/AXI4PLIC.scala:30:7, :35:35, :37:39, :43:46, :45:38, :48:64, :53:40, :64:46, :68:44, :93:25, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/StopWatch.scala:24:20
  assign io_extra_meip_0 = |claimCompletion_0;	// src/main/scala/device/AXI4PLIC.scala:30:7, :64:46, :95:87
  assign io_extra_meip_0__bore = |claimCompletion_0;	// src/main/scala/device/AXI4PLIC.scala:30:7, :64:46, :95:87
endmodule

module NutShell(	// src/main/scala/system/NutShell.scala:44:7
  input         clock,	// src/main/scala/system/NutShell.scala:44:7
                reset,	// src/main/scala/system/NutShell.scala:44:7
                io_mem_aw_ready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_aw_valid,	// src/main/scala/system/NutShell.scala:45:14
  output [31:0] io_mem_aw_bits_addr,	// src/main/scala/system/NutShell.scala:45:14
  output [7:0]  io_mem_aw_bits_len,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_w_ready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_w_valid,	// src/main/scala/system/NutShell.scala:45:14
  output [63:0] io_mem_w_bits_data,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_w_bits_last,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_b_valid,	// src/main/scala/system/NutShell.scala:45:14
                io_mem_ar_ready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mem_ar_valid,	// src/main/scala/system/NutShell.scala:45:14
  output [31:0] io_mem_ar_bits_addr,	// src/main/scala/system/NutShell.scala:45:14
  output [7:0]  io_mem_ar_bits_len,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_r_valid,	// src/main/scala/system/NutShell.scala:45:14
  input  [63:0] io_mem_r_bits_data,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mem_r_bits_last,	// src/main/scala/system/NutShell.scala:45:14
                io_mmio_req_ready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mmio_req_valid,	// src/main/scala/system/NutShell.scala:45:14
  output [31:0] io_mmio_req_bits_addr,	// src/main/scala/system/NutShell.scala:45:14
  output [3:0]  io_mmio_req_bits_cmd,	// src/main/scala/system/NutShell.scala:45:14
  output [7:0]  io_mmio_req_bits_wmask,	// src/main/scala/system/NutShell.scala:45:14
  output [63:0] io_mmio_req_bits_wdata,	// src/main/scala/system/NutShell.scala:45:14
  output        io_mmio_resp_ready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_mmio_resp_valid,	// src/main/scala/system/NutShell.scala:45:14
  input  [3:0]  io_mmio_resp_bits_cmd,	// src/main/scala/system/NutShell.scala:45:14
  input  [63:0] io_mmio_resp_bits_rdata,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_aw_ready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_aw_valid,	// src/main/scala/system/NutShell.scala:45:14
  input  [31:0] io_frontend_aw_bits_addr,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_w_ready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_w_valid,	// src/main/scala/system/NutShell.scala:45:14
  input  [63:0] io_frontend_w_bits_data,	// src/main/scala/system/NutShell.scala:45:14
  input  [7:0]  io_frontend_w_bits_strb,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_b_ready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_b_valid,	// src/main/scala/system/NutShell.scala:45:14
                io_frontend_ar_ready,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_ar_valid,	// src/main/scala/system/NutShell.scala:45:14
  input  [31:0] io_frontend_ar_bits_addr,	// src/main/scala/system/NutShell.scala:45:14
  input         io_frontend_r_ready,	// src/main/scala/system/NutShell.scala:45:14
  output        io_frontend_r_valid,	// src/main/scala/system/NutShell.scala:45:14
  output [63:0] io_frontend_r_bits_data,	// src/main/scala/system/NutShell.scala:45:14
  input         io_meip	// src/main/scala/system/NutShell.scala:45:14
);

  wire        _plic_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _plic_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_aw_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _plic_io_in_bridge_io_out_aw_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _plic_io_in_bridge_io_out_w_bits_data;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [7:0]  _plic_io_in_bridge_io_out_w_bits_strb;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_b_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _plic_io_in_bridge_io_out_ar_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_bridge_io_out_r_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _plic_io_in_aw_ready;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_w_ready;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_b_valid;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_ar_ready;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_in_r_valid;	// src/main/scala/system/NutShell.scala:120:20
  wire [63:0] _plic_io_in_r_bits_data;	// src/main/scala/system/NutShell.scala:120:20
  wire        _plic_io_extra_meip_0__bore;	// src/main/scala/system/NutShell.scala:120:20
  wire        _clint_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _clint_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_aw_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _clint_io_in_bridge_io_out_aw_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _clint_io_in_bridge_io_out_w_bits_data;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [7:0]  _clint_io_in_bridge_io_out_w_bits_strb;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_b_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _clint_io_in_bridge_io_out_ar_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_bridge_io_out_r_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _clint_io_in_aw_ready;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_w_ready;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_b_valid;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_ar_ready;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_in_r_valid;	// src/main/scala/system/NutShell.scala:113:21
  wire [63:0] _clint_io_in_r_bits_data;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_extra_msip__bore;	// src/main/scala/system/NutShell.scala:113:21
  wire        _clint_io_extra_mtip__bore;	// src/main/scala/system/NutShell.scala:113:21
  wire        _mmioXbar_io_in_req_ready;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_in_resp_valid;	// src/main/scala/system/NutShell.scala:106:24
  wire [3:0]  _mmioXbar_io_in_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:106:24
  wire [63:0] _mmioXbar_io_in_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_0_req_valid;	// src/main/scala/system/NutShell.scala:106:24
  wire [31:0] _mmioXbar_io_out_0_req_bits_addr;	// src/main/scala/system/NutShell.scala:106:24
  wire [3:0]  _mmioXbar_io_out_0_req_bits_cmd;	// src/main/scala/system/NutShell.scala:106:24
  wire [7:0]  _mmioXbar_io_out_0_req_bits_wmask;	// src/main/scala/system/NutShell.scala:106:24
  wire [63:0] _mmioXbar_io_out_0_req_bits_wdata;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_0_resp_ready;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_1_req_valid;	// src/main/scala/system/NutShell.scala:106:24
  wire [31:0] _mmioXbar_io_out_1_req_bits_addr;	// src/main/scala/system/NutShell.scala:106:24
  wire [3:0]  _mmioXbar_io_out_1_req_bits_cmd;	// src/main/scala/system/NutShell.scala:106:24
  wire [7:0]  _mmioXbar_io_out_1_req_bits_wmask;	// src/main/scala/system/NutShell.scala:106:24
  wire [63:0] _mmioXbar_io_out_1_req_bits_wdata;	// src/main/scala/system/NutShell.scala:106:24
  wire        _mmioXbar_io_out_1_resp_ready;	// src/main/scala/system/NutShell.scala:106:24
  wire        _io_mem_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _io_mem_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [3:0]  _io_mem_bridge_io_in_resp_bits_cmd;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _io_mem_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _memAddrMap_io_in_req_ready;	// src/main/scala/system/NutShell.scala:93:26
  wire        _memAddrMap_io_in_resp_valid;	// src/main/scala/system/NutShell.scala:93:26
  wire [3:0]  _memAddrMap_io_in_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:93:26
  wire [63:0] _memAddrMap_io_in_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:93:26
  wire        _memAddrMap_io_out_req_valid;	// src/main/scala/system/NutShell.scala:93:26
  wire [31:0] _memAddrMap_io_out_req_bits_addr;	// src/main/scala/system/NutShell.scala:93:26
  wire [3:0]  _memAddrMap_io_out_req_bits_cmd;	// src/main/scala/system/NutShell.scala:93:26
  wire [63:0] _memAddrMap_io_out_req_bits_wdata;	// src/main/scala/system/NutShell.scala:93:26
  wire        _mem_l2cacheOut_cache_io_in_req_ready;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire        _mem_l2cacheOut_cache_io_in_resp_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]  _mem_l2cacheOut_cache_io_in_resp_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0] _mem_l2cacheOut_cache_io_in_resp_bits_rdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire        _mem_l2cacheOut_cache_io_out_mem_req_valid;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [31:0] _mem_l2cacheOut_cache_io_out_mem_req_bits_addr;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [3:0]  _mem_l2cacheOut_cache_io_out_mem_req_bits_cmd;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire [63:0] _mem_l2cacheOut_cache_io_out_mem_req_bits_wdata;	// src/main/scala/nutcore/mem/Cache.scala:668:35
  wire        _mem_l2cacheIn_prefetcher_io_in_ready;	// src/main/scala/system/NutShell.scala:73:30
  wire        _mem_l2cacheIn_prefetcher_io_out_valid;	// src/main/scala/system/NutShell.scala:73:30
  wire [31:0] _mem_l2cacheIn_prefetcher_io_out_bits_addr;	// src/main/scala/system/NutShell.scala:73:30
  wire [3:0]  _mem_l2cacheIn_prefetcher_io_out_bits_cmd;	// src/main/scala/system/NutShell.scala:73:30
  wire [7:0]  _mem_l2cacheIn_prefetcher_io_out_bits_wmask;	// src/main/scala/system/NutShell.scala:73:30
  wire [63:0] _mem_l2cacheIn_prefetcher_io_out_bits_wdata;	// src/main/scala/system/NutShell.scala:73:30
  wire        _axi2sb_io_out_req_valid;	// src/main/scala/system/NutShell.scala:61:22
  wire [31:0] _axi2sb_io_out_req_bits_addr;	// src/main/scala/system/NutShell.scala:61:22
  wire [3:0]  _axi2sb_io_out_req_bits_cmd;	// src/main/scala/system/NutShell.scala:61:22
  wire [7:0]  _axi2sb_io_out_req_bits_wmask;	// src/main/scala/system/NutShell.scala:61:22
  wire [63:0] _axi2sb_io_out_req_bits_wdata;	// src/main/scala/system/NutShell.scala:61:22
  wire        _axi2sb_io_out_resp_ready;	// src/main/scala/system/NutShell.scala:61:22
  wire        _xbar_io_in_0_req_ready;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_in_0_resp_valid;	// src/main/scala/system/NutShell.scala:55:20
  wire [3:0]  _xbar_io_in_0_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:55:20
  wire [63:0] _xbar_io_in_0_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_in_1_req_ready;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_in_1_resp_valid;	// src/main/scala/system/NutShell.scala:55:20
  wire [3:0]  _xbar_io_in_1_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:55:20
  wire [63:0] _xbar_io_in_1_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:55:20
  wire        _xbar_io_out_req_valid;	// src/main/scala/system/NutShell.scala:55:20
  wire [31:0] _xbar_io_out_req_bits_addr;	// src/main/scala/system/NutShell.scala:55:20
  wire [3:0]  _xbar_io_out_req_bits_cmd;	// src/main/scala/system/NutShell.scala:55:20
  wire [7:0]  _xbar_io_out_req_bits_wmask;	// src/main/scala/system/NutShell.scala:55:20
  wire [63:0] _xbar_io_out_req_bits_wdata;	// src/main/scala/system/NutShell.scala:55:20
  wire        _cohMg_io_in_req_ready;	// src/main/scala/system/NutShell.scala:54:21
  wire        _cohMg_io_in_resp_valid;	// src/main/scala/system/NutShell.scala:54:21
  wire [3:0]  _cohMg_io_in_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:54:21
  wire [63:0] _cohMg_io_in_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:54:21
  wire        _cohMg_io_out_mem_req_valid;	// src/main/scala/system/NutShell.scala:54:21
  wire [31:0] _cohMg_io_out_mem_req_bits_addr;	// src/main/scala/system/NutShell.scala:54:21
  wire [3:0]  _cohMg_io_out_mem_req_bits_cmd;	// src/main/scala/system/NutShell.scala:54:21
  wire [63:0] _cohMg_io_out_mem_req_bits_wdata;	// src/main/scala/system/NutShell.scala:54:21
  wire        _cohMg_io_out_coh_req_valid;	// src/main/scala/system/NutShell.scala:54:21
  wire [31:0] _cohMg_io_out_coh_req_bits_addr;	// src/main/scala/system/NutShell.scala:54:21
  wire [63:0] _cohMg_io_out_coh_req_bits_wdata;	// src/main/scala/system/NutShell.scala:54:21
  wire        _nutcore_io_imem_mem_req_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [31:0] _nutcore_io_imem_mem_req_bits_addr;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_imem_mem_req_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_imem_mem_req_bits_wdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_dmem_mem_req_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [31:0] _nutcore_io_dmem_mem_req_bits_addr;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_dmem_mem_req_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_dmem_mem_req_bits_wdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_dmem_coh_req_ready;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_dmem_coh_resp_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_dmem_coh_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_dmem_coh_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_mmio_req_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [31:0] _nutcore_io_mmio_req_bits_addr;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_mmio_req_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [7:0]  _nutcore_io_mmio_req_bits_wmask;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_mmio_req_bits_wdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_frontend_req_ready;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_io_frontend_resp_valid;	// src/main/scala/system/NutShell.scala:53:23
  wire [3:0]  _nutcore_io_frontend_resp_bits_cmd;	// src/main/scala/system/NutShell.scala:53:23
  wire [63:0] _nutcore_io_frontend_resp_bits_rdata;	// src/main/scala/system/NutShell.scala:53:23
  wire        _nutcore_frontend_idu__WIRE__bore;	// src/main/scala/system/NutShell.scala:53:23
  reg         plic_io_extra_intrVec_REG;	// src/main/scala/system/NutShell.scala:122:47
  reg         plic_io_extra_intrVec_REG_1;	// src/main/scala/system/NutShell.scala:122:39
  always @(posedge clock) begin	// src/main/scala/system/NutShell.scala:44:7
    plic_io_extra_intrVec_REG <= io_meip;	// src/main/scala/system/NutShell.scala:122:47
    plic_io_extra_intrVec_REG_1 <= plic_io_extra_intrVec_REG;	// src/main/scala/system/NutShell.scala:122:{39,47}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/system/NutShell.scala:44:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/system/NutShell.scala:44:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/system/NutShell.scala:44:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/system/NutShell.scala:44:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/system/NutShell.scala:44:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/system/NutShell.scala:44:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/system/NutShell.scala:44:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/system/NutShell.scala:44:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/system/NutShell.scala:44:7
        plic_io_extra_intrVec_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/system/NutShell.scala:44:7, :122:47
        plic_io_extra_intrVec_REG_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/system/NutShell.scala:44:7, :122:{39,47}
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/system/NutShell.scala:44:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/system/NutShell.scala:44:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  NutCore nutcore (	// src/main/scala/system/NutShell.scala:53:23
    .clock                       (clock),
    .reset                       (reset),
    .io_imem_mem_req_ready       (_cohMg_io_in_req_ready),	// src/main/scala/system/NutShell.scala:54:21
    .io_imem_mem_req_valid       (_nutcore_io_imem_mem_req_valid),
    .io_imem_mem_req_bits_addr   (_nutcore_io_imem_mem_req_bits_addr),
    .io_imem_mem_req_bits_cmd    (_nutcore_io_imem_mem_req_bits_cmd),
    .io_imem_mem_req_bits_wdata  (_nutcore_io_imem_mem_req_bits_wdata),
    .io_imem_mem_resp_valid      (_cohMg_io_in_resp_valid),	// src/main/scala/system/NutShell.scala:54:21
    .io_imem_mem_resp_bits_cmd   (_cohMg_io_in_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:54:21
    .io_imem_mem_resp_bits_rdata (_cohMg_io_in_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_mem_req_ready       (_xbar_io_in_1_req_ready),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_mem_req_valid       (_nutcore_io_dmem_mem_req_valid),
    .io_dmem_mem_req_bits_addr   (_nutcore_io_dmem_mem_req_bits_addr),
    .io_dmem_mem_req_bits_cmd    (_nutcore_io_dmem_mem_req_bits_cmd),
    .io_dmem_mem_req_bits_wdata  (_nutcore_io_dmem_mem_req_bits_wdata),
    .io_dmem_mem_resp_valid      (_xbar_io_in_1_resp_valid),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_mem_resp_bits_cmd   (_xbar_io_in_1_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_mem_resp_bits_rdata (_xbar_io_in_1_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:55:20
    .io_dmem_coh_req_ready       (_nutcore_io_dmem_coh_req_ready),
    .io_dmem_coh_req_valid       (_cohMg_io_out_coh_req_valid),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_coh_req_bits_addr   (_cohMg_io_out_coh_req_bits_addr),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_coh_req_bits_wdata  (_cohMg_io_out_coh_req_bits_wdata),	// src/main/scala/system/NutShell.scala:54:21
    .io_dmem_coh_resp_valid      (_nutcore_io_dmem_coh_resp_valid),
    .io_dmem_coh_resp_bits_cmd   (_nutcore_io_dmem_coh_resp_bits_cmd),
    .io_dmem_coh_resp_bits_rdata (_nutcore_io_dmem_coh_resp_bits_rdata),
    .io_mmio_req_ready           (_mmioXbar_io_in_req_ready),	// src/main/scala/system/NutShell.scala:106:24
    .io_mmio_req_valid           (_nutcore_io_mmio_req_valid),
    .io_mmio_req_bits_addr       (_nutcore_io_mmio_req_bits_addr),
    .io_mmio_req_bits_cmd        (_nutcore_io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask      (_nutcore_io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata      (_nutcore_io_mmio_req_bits_wdata),
    .io_mmio_resp_valid          (_mmioXbar_io_in_resp_valid),	// src/main/scala/system/NutShell.scala:106:24
    .io_mmio_resp_bits_cmd       (_mmioXbar_io_in_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:106:24
    .io_mmio_resp_bits_rdata     (_mmioXbar_io_in_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:106:24
    .io_frontend_req_ready       (_nutcore_io_frontend_req_ready),
    .io_frontend_req_valid       (_axi2sb_io_out_req_valid),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_addr   (_axi2sb_io_out_req_bits_addr),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_cmd    (_axi2sb_io_out_req_bits_cmd),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_wmask  (_axi2sb_io_out_req_bits_wmask),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_req_bits_wdata  (_axi2sb_io_out_req_bits_wdata),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_resp_ready      (_axi2sb_io_out_resp_ready),	// src/main/scala/system/NutShell.scala:61:22
    .io_frontend_resp_valid      (_nutcore_io_frontend_resp_valid),
    .io_frontend_resp_bits_cmd   (_nutcore_io_frontend_resp_bits_cmd),
    .io_frontend_resp_bits_rdata (_nutcore_io_frontend_resp_bits_rdata),
    .frontend_idu__WIRE__bore    (_nutcore_frontend_idu__WIRE__bore),
    .backend_exu_csr_msip__bore  (_clint_io_extra_msip__bore),	// src/main/scala/system/NutShell.scala:113:21
    .backend_exu_csr_meip__bore  (_plic_io_extra_meip_0__bore),	// src/main/scala/system/NutShell.scala:120:20
    .backend_exu_csr_mtip__bore  (_clint_io_extra_mtip__bore)	// src/main/scala/system/NutShell.scala:113:21
  );
  CoherenceManager cohMg (	// src/main/scala/system/NutShell.scala:54:21
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_cohMg_io_in_req_ready),
    .io_in_req_valid            (_nutcore_io_imem_mem_req_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_addr        (_nutcore_io_imem_mem_req_bits_addr),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_cmd         (_nutcore_io_imem_mem_req_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_wdata       (_nutcore_io_imem_mem_req_bits_wdata),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_resp_valid           (_cohMg_io_in_resp_valid),
    .io_in_resp_bits_cmd        (_cohMg_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata      (_cohMg_io_in_resp_bits_rdata),
    .io_out_mem_req_ready       (_xbar_io_in_0_req_ready),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_mem_req_valid       (_cohMg_io_out_mem_req_valid),
    .io_out_mem_req_bits_addr   (_cohMg_io_out_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (_cohMg_io_out_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (_cohMg_io_out_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (_xbar_io_in_0_resp_valid),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_mem_resp_bits_cmd   (_xbar_io_in_0_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_mem_resp_bits_rdata (_xbar_io_in_0_resp_bits_rdata),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_coh_req_ready       (_nutcore_io_dmem_coh_req_ready),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_coh_req_valid       (_cohMg_io_out_coh_req_valid),
    .io_out_coh_req_bits_addr   (_cohMg_io_out_coh_req_bits_addr),
    .io_out_coh_req_bits_wdata  (_cohMg_io_out_coh_req_bits_wdata),
    .io_out_coh_resp_valid      (_nutcore_io_dmem_coh_resp_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_coh_resp_bits_cmd   (_nutcore_io_dmem_coh_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_coh_resp_bits_rdata (_nutcore_io_dmem_coh_resp_bits_rdata)	// src/main/scala/system/NutShell.scala:53:23
  );
  SimpleBusCrossbarNto1 xbar (	// src/main/scala/system/NutShell.scala:55:20
    .clock                   (clock),
    .reset                   (reset),
    .io_in_0_req_ready       (_xbar_io_in_0_req_ready),
    .io_in_0_req_valid       (_cohMg_io_out_mem_req_valid),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_req_bits_addr   (_cohMg_io_out_mem_req_bits_addr),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_req_bits_cmd    (_cohMg_io_out_mem_req_bits_cmd),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_req_bits_wmask  (8'hFF),	// src/main/scala/system/NutShell.scala:54:21, :55:20
    .io_in_0_req_bits_wdata  (_cohMg_io_out_mem_req_bits_wdata),	// src/main/scala/system/NutShell.scala:54:21
    .io_in_0_resp_valid      (_xbar_io_in_0_resp_valid),
    .io_in_0_resp_bits_cmd   (_xbar_io_in_0_resp_bits_cmd),
    .io_in_0_resp_bits_rdata (_xbar_io_in_0_resp_bits_rdata),
    .io_in_1_req_ready       (_xbar_io_in_1_req_ready),
    .io_in_1_req_valid       (_nutcore_io_dmem_mem_req_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_req_bits_addr   (_nutcore_io_dmem_mem_req_bits_addr),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_req_bits_cmd    (_nutcore_io_dmem_mem_req_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_req_bits_wmask  (8'hFF),	// src/main/scala/system/NutShell.scala:54:21, :55:20
    .io_in_1_req_bits_wdata  (_nutcore_io_dmem_mem_req_bits_wdata),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_1_resp_valid      (_xbar_io_in_1_resp_valid),
    .io_in_1_resp_bits_cmd   (_xbar_io_in_1_resp_bits_cmd),
    .io_in_1_resp_bits_rdata (_xbar_io_in_1_resp_bits_rdata),
    .io_out_req_ready        (_mem_l2cacheIn_prefetcher_io_in_ready),	// src/main/scala/system/NutShell.scala:73:30
    .io_out_req_valid        (_xbar_io_out_req_valid),
    .io_out_req_bits_addr    (_xbar_io_out_req_bits_addr),
    .io_out_req_bits_cmd     (_xbar_io_out_req_bits_cmd),
    .io_out_req_bits_wmask   (_xbar_io_out_req_bits_wmask),
    .io_out_req_bits_wdata   (_xbar_io_out_req_bits_wdata),
    .io_out_resp_valid       (_mem_l2cacheOut_cache_io_in_resp_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_cmd    (_mem_l2cacheOut_cache_io_in_resp_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_resp_bits_rdata  (_mem_l2cacheOut_cache_io_in_resp_bits_rdata)	// src/main/scala/nutcore/mem/Cache.scala:668:35
  );
  AXI42SimpleBusConverter axi2sb (	// src/main/scala/system/NutShell.scala:61:22
    .clock                  (clock),
    .reset                  (reset),
    .io_in_aw_ready         (io_frontend_aw_ready),
    .io_in_aw_valid         (io_frontend_aw_valid),
    .io_in_aw_bits_addr     (io_frontend_aw_bits_addr),
    .io_in_w_ready          (io_frontend_w_ready),
    .io_in_w_valid          (io_frontend_w_valid),
    .io_in_w_bits_data      (io_frontend_w_bits_data),
    .io_in_w_bits_strb      (io_frontend_w_bits_strb),
    .io_in_b_ready          (io_frontend_b_ready),
    .io_in_b_valid          (io_frontend_b_valid),
    .io_in_ar_ready         (io_frontend_ar_ready),
    .io_in_ar_valid         (io_frontend_ar_valid),
    .io_in_ar_bits_addr     (io_frontend_ar_bits_addr),
    .io_in_r_ready          (io_frontend_r_ready),
    .io_in_r_valid          (io_frontend_r_valid),
    .io_in_r_bits_data      (io_frontend_r_bits_data),
    .io_out_req_ready       (_nutcore_io_frontend_req_ready),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_req_valid       (_axi2sb_io_out_req_valid),
    .io_out_req_bits_addr   (_axi2sb_io_out_req_bits_addr),
    .io_out_req_bits_cmd    (_axi2sb_io_out_req_bits_cmd),
    .io_out_req_bits_wmask  (_axi2sb_io_out_req_bits_wmask),
    .io_out_req_bits_wdata  (_axi2sb_io_out_req_bits_wdata),
    .io_out_resp_ready      (_axi2sb_io_out_resp_ready),
    .io_out_resp_valid      (_nutcore_io_frontend_resp_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_resp_bits_cmd   (_nutcore_io_frontend_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_out_resp_bits_rdata (_nutcore_io_frontend_resp_bits_rdata)	// src/main/scala/system/NutShell.scala:53:23
  );
  Prefetcher mem_l2cacheIn_prefetcher (	// src/main/scala/system/NutShell.scala:73:30
    .clock             (clock),
    .reset             (reset),
    .io_in_ready       (_mem_l2cacheIn_prefetcher_io_in_ready),
    .io_in_valid       (_xbar_io_out_req_valid),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_addr   (_xbar_io_out_req_bits_addr),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_cmd    (_xbar_io_out_req_bits_cmd),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_wmask  (_xbar_io_out_req_bits_wmask),	// src/main/scala/system/NutShell.scala:55:20
    .io_in_bits_wdata  (_xbar_io_out_req_bits_wdata),	// src/main/scala/system/NutShell.scala:55:20
    .io_out_ready      (_mem_l2cacheOut_cache_io_in_req_ready),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_out_valid      (_mem_l2cacheIn_prefetcher_io_out_valid),
    .io_out_bits_addr  (_mem_l2cacheIn_prefetcher_io_out_bits_addr),
    .io_out_bits_cmd   (_mem_l2cacheIn_prefetcher_io_out_bits_cmd),
    .io_out_bits_wmask (_mem_l2cacheIn_prefetcher_io_out_bits_wmask),
    .io_out_bits_wdata (_mem_l2cacheIn_prefetcher_io_out_bits_wdata)
  );
  Cache_2 mem_l2cacheOut_cache (	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .clock                      (clock),
    .reset                      (reset),
    .io_in_req_ready            (_mem_l2cacheOut_cache_io_in_req_ready),
    .io_in_req_valid            (_mem_l2cacheIn_prefetcher_io_out_valid),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_addr        (_mem_l2cacheIn_prefetcher_io_out_bits_addr),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_cmd         (_mem_l2cacheIn_prefetcher_io_out_bits_cmd),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_wmask       (_mem_l2cacheIn_prefetcher_io_out_bits_wmask),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_req_bits_wdata       (_mem_l2cacheIn_prefetcher_io_out_bits_wdata),	// src/main/scala/system/NutShell.scala:73:30
    .io_in_resp_valid           (_mem_l2cacheOut_cache_io_in_resp_valid),
    .io_in_resp_bits_cmd        (_mem_l2cacheOut_cache_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata      (_mem_l2cacheOut_cache_io_in_resp_bits_rdata),
    .io_out_mem_req_ready       (_memAddrMap_io_in_req_ready),	// src/main/scala/system/NutShell.scala:93:26
    .io_out_mem_req_valid       (_mem_l2cacheOut_cache_io_out_mem_req_valid),
    .io_out_mem_req_bits_addr   (_mem_l2cacheOut_cache_io_out_mem_req_bits_addr),
    .io_out_mem_req_bits_cmd    (_mem_l2cacheOut_cache_io_out_mem_req_bits_cmd),
    .io_out_mem_req_bits_wdata  (_mem_l2cacheOut_cache_io_out_mem_req_bits_wdata),
    .io_out_mem_resp_valid      (_memAddrMap_io_in_resp_valid),	// src/main/scala/system/NutShell.scala:93:26
    .io_out_mem_resp_bits_cmd   (_memAddrMap_io_in_resp_bits_cmd),	// src/main/scala/system/NutShell.scala:93:26
    .io_out_mem_resp_bits_rdata (_memAddrMap_io_in_resp_bits_rdata)	// src/main/scala/system/NutShell.scala:93:26
  );
  SimpleBusAddressMapper memAddrMap (	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_ready        (_memAddrMap_io_in_req_ready),
    .io_in_req_valid        (_mem_l2cacheOut_cache_io_out_mem_req_valid),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_req_bits_addr    (_mem_l2cacheOut_cache_io_out_mem_req_bits_addr),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_req_bits_cmd     (_mem_l2cacheOut_cache_io_out_mem_req_bits_cmd),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_req_bits_wdata   (_mem_l2cacheOut_cache_io_out_mem_req_bits_wdata),	// src/main/scala/nutcore/mem/Cache.scala:668:35
    .io_in_resp_valid       (_memAddrMap_io_in_resp_valid),
    .io_in_resp_bits_cmd    (_memAddrMap_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata  (_memAddrMap_io_in_resp_bits_rdata),
    .io_out_req_ready       (_io_mem_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_req_valid       (_memAddrMap_io_out_req_valid),
    .io_out_req_bits_addr   (_memAddrMap_io_out_req_bits_addr),
    .io_out_req_bits_cmd    (_memAddrMap_io_out_req_bits_cmd),
    .io_out_req_bits_wdata  (_memAddrMap_io_out_req_bits_wdata),
    .io_out_resp_valid      (_io_mem_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_resp_bits_cmd   (_io_mem_bridge_io_in_resp_bits_cmd),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_resp_bits_rdata (_io_mem_bridge_io_in_resp_bits_rdata)	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  );
  SimpleBus2AXI4Converter io_mem_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_io_mem_bridge_io_in_req_ready),
    .io_in_req_valid       (_memAddrMap_io_out_req_valid),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_bits_addr   (_memAddrMap_io_out_req_bits_addr),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_bits_cmd    (_memAddrMap_io_out_req_bits_cmd),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_req_bits_wdata  (_memAddrMap_io_out_req_bits_wdata),	// src/main/scala/system/NutShell.scala:93:26
    .io_in_resp_valid      (_io_mem_bridge_io_in_resp_valid),
    .io_in_resp_bits_cmd   (_io_mem_bridge_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata (_io_mem_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (io_mem_aw_ready),
    .io_out_aw_valid       (io_mem_aw_valid),
    .io_out_aw_bits_addr   (io_mem_aw_bits_addr),
    .io_out_aw_bits_len    (io_mem_aw_bits_len),
    .io_out_w_ready        (io_mem_w_ready),
    .io_out_w_valid        (io_mem_w_valid),
    .io_out_w_bits_data    (io_mem_w_bits_data),
    .io_out_w_bits_last    (io_mem_w_bits_last),
    .io_out_b_valid        (io_mem_b_valid),
    .io_out_ar_ready       (io_mem_ar_ready),
    .io_out_ar_valid       (io_mem_ar_valid),
    .io_out_ar_bits_addr   (io_mem_ar_bits_addr),
    .io_out_ar_bits_len    (io_mem_ar_bits_len),
    .io_out_r_valid        (io_mem_r_valid),
    .io_out_r_bits_data    (io_mem_r_bits_data),
    .io_out_r_bits_last    (io_mem_r_bits_last)
  );
  SimpleBusCrossbar1toN mmioXbar (	// src/main/scala/system/NutShell.scala:106:24
    .clock                    (clock),
    .reset                    (reset),
    .io_in_req_ready          (_mmioXbar_io_in_req_ready),
    .io_in_req_valid          (_nutcore_io_mmio_req_valid),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_addr      (_nutcore_io_mmio_req_bits_addr),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_cmd       (_nutcore_io_mmio_req_bits_cmd),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_wmask     (_nutcore_io_mmio_req_bits_wmask),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_req_bits_wdata     (_nutcore_io_mmio_req_bits_wdata),	// src/main/scala/system/NutShell.scala:53:23
    .io_in_resp_valid         (_mmioXbar_io_in_resp_valid),
    .io_in_resp_bits_cmd      (_mmioXbar_io_in_resp_bits_cmd),
    .io_in_resp_bits_rdata    (_mmioXbar_io_in_resp_bits_rdata),
    .io_out_0_req_ready       (_clint_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_0_req_valid       (_mmioXbar_io_out_0_req_valid),
    .io_out_0_req_bits_addr   (_mmioXbar_io_out_0_req_bits_addr),
    .io_out_0_req_bits_cmd    (_mmioXbar_io_out_0_req_bits_cmd),
    .io_out_0_req_bits_wmask  (_mmioXbar_io_out_0_req_bits_wmask),
    .io_out_0_req_bits_wdata  (_mmioXbar_io_out_0_req_bits_wdata),
    .io_out_0_resp_ready      (_mmioXbar_io_out_0_resp_ready),
    .io_out_0_resp_valid      (_clint_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_0_resp_bits_rdata (_clint_io_in_bridge_io_in_resp_bits_rdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_req_ready       (_plic_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_req_valid       (_mmioXbar_io_out_1_req_valid),
    .io_out_1_req_bits_addr   (_mmioXbar_io_out_1_req_bits_addr),
    .io_out_1_req_bits_cmd    (_mmioXbar_io_out_1_req_bits_cmd),
    .io_out_1_req_bits_wmask  (_mmioXbar_io_out_1_req_bits_wmask),
    .io_out_1_req_bits_wdata  (_mmioXbar_io_out_1_req_bits_wdata),
    .io_out_1_resp_ready      (_mmioXbar_io_out_1_resp_ready),
    .io_out_1_resp_valid      (_plic_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_resp_bits_rdata (_plic_io_in_bridge_io_in_resp_bits_rdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_2_req_ready       (io_mmio_req_ready),
    .io_out_2_req_valid       (io_mmio_req_valid),
    .io_out_2_req_bits_addr   (io_mmio_req_bits_addr),
    .io_out_2_req_bits_cmd    (io_mmio_req_bits_cmd),
    .io_out_2_req_bits_wmask  (io_mmio_req_bits_wmask),
    .io_out_2_req_bits_wdata  (io_mmio_req_bits_wdata),
    .io_out_2_resp_ready      (io_mmio_resp_ready),
    .io_out_2_resp_valid      (io_mmio_resp_valid),
    .io_out_2_resp_bits_cmd   (io_mmio_resp_bits_cmd),
    .io_out_2_resp_bits_rdata (io_mmio_resp_bits_rdata)
  );
  AXI4CLINT clint (	// src/main/scala/system/NutShell.scala:113:21
    .clock               (clock),
    .reset               (reset),
    .io_in_aw_ready      (_clint_io_in_aw_ready),
    .io_in_aw_valid      (_clint_io_in_bridge_io_out_aw_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_aw_bits_addr  (_clint_io_in_bridge_io_out_aw_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_ready       (_clint_io_in_w_ready),
    .io_in_w_valid       (_clint_io_in_bridge_io_out_w_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_data   (_clint_io_in_bridge_io_out_w_bits_data),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_strb   (_clint_io_in_bridge_io_out_w_bits_strb),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_ready       (_clint_io_in_bridge_io_out_b_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_valid       (_clint_io_in_b_valid),
    .io_in_ar_ready      (_clint_io_in_ar_ready),
    .io_in_ar_valid      (_clint_io_in_bridge_io_out_ar_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_ar_bits_addr  (_clint_io_in_bridge_io_out_ar_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_ready       (_clint_io_in_bridge_io_out_r_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_valid       (_clint_io_in_r_valid),
    .io_in_r_bits_data   (_clint_io_in_r_bits_data),
    .io_extra_mtip       (/* unused */),
    .io_extra_msip       (/* unused */),
    .isWFI__bore         (_nutcore_frontend_idu__WIRE__bore),	// src/main/scala/system/NutShell.scala:53:23
    .io_extra_msip__bore (_clint_io_extra_msip__bore),
    .io_extra_mtip__bore (_clint_io_extra_mtip__bore)
  );
  SimpleBus2AXI4Converter_1 clint_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_clint_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_mmioXbar_io_out_0_req_valid),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_addr   (_mmioXbar_io_out_0_req_bits_addr),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_cmd    (_mmioXbar_io_out_0_req_bits_cmd),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wmask  (_mmioXbar_io_out_0_req_bits_wmask),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wdata  (_mmioXbar_io_out_0_req_bits_wdata),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_ready      (_mmioXbar_io_out_0_resp_ready),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_valid      (_clint_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_clint_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (_clint_io_in_aw_ready),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_aw_valid       (_clint_io_in_bridge_io_out_aw_valid),
    .io_out_aw_bits_addr   (_clint_io_in_bridge_io_out_aw_bits_addr),
    .io_out_w_ready        (_clint_io_in_w_ready),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_w_valid        (_clint_io_in_bridge_io_out_w_valid),
    .io_out_w_bits_data    (_clint_io_in_bridge_io_out_w_bits_data),
    .io_out_w_bits_strb    (_clint_io_in_bridge_io_out_w_bits_strb),
    .io_out_b_ready        (_clint_io_in_bridge_io_out_b_ready),
    .io_out_b_valid        (_clint_io_in_b_valid),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_ar_ready       (_clint_io_in_ar_ready),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_ar_valid       (_clint_io_in_bridge_io_out_ar_valid),
    .io_out_ar_bits_addr   (_clint_io_in_bridge_io_out_ar_bits_addr),
    .io_out_r_ready        (_clint_io_in_bridge_io_out_r_ready),
    .io_out_r_valid        (_clint_io_in_r_valid),	// src/main/scala/system/NutShell.scala:113:21
    .io_out_r_bits_data    (_clint_io_in_r_bits_data)	// src/main/scala/system/NutShell.scala:113:21
  );
  AXI4PLIC plic (	// src/main/scala/system/NutShell.scala:120:20
    .clock                 (clock),
    .reset                 (reset),
    .io_in_aw_ready        (_plic_io_in_aw_ready),
    .io_in_aw_valid        (_plic_io_in_bridge_io_out_aw_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_aw_bits_addr    (_plic_io_in_bridge_io_out_aw_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_ready         (_plic_io_in_w_ready),
    .io_in_w_valid         (_plic_io_in_bridge_io_out_w_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_data     (_plic_io_in_bridge_io_out_w_bits_data),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_strb     (_plic_io_in_bridge_io_out_w_bits_strb),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_ready         (_plic_io_in_bridge_io_out_b_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_valid         (_plic_io_in_b_valid),
    .io_in_ar_ready        (_plic_io_in_ar_ready),
    .io_in_ar_valid        (_plic_io_in_bridge_io_out_ar_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_ar_bits_addr    (_plic_io_in_bridge_io_out_ar_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_ready         (_plic_io_in_bridge_io_out_r_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_valid         (_plic_io_in_r_valid),
    .io_in_r_bits_data     (_plic_io_in_r_bits_data),
    .io_extra_intrVec      (plic_io_extra_intrVec_REG_1),	// src/main/scala/system/NutShell.scala:122:39
    .io_extra_meip_0       (/* unused */),
    .io_extra_meip_0__bore (_plic_io_extra_meip_0__bore)
  );
  SimpleBus2AXI4Converter_1 plic_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_plic_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_mmioXbar_io_out_1_req_valid),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_addr   (_mmioXbar_io_out_1_req_bits_addr),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_cmd    (_mmioXbar_io_out_1_req_bits_cmd),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wmask  (_mmioXbar_io_out_1_req_bits_wmask),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_req_bits_wdata  (_mmioXbar_io_out_1_req_bits_wdata),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_ready      (_mmioXbar_io_out_1_resp_ready),	// src/main/scala/system/NutShell.scala:106:24
    .io_in_resp_valid      (_plic_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_plic_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (_plic_io_in_aw_ready),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_aw_valid       (_plic_io_in_bridge_io_out_aw_valid),
    .io_out_aw_bits_addr   (_plic_io_in_bridge_io_out_aw_bits_addr),
    .io_out_w_ready        (_plic_io_in_w_ready),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_w_valid        (_plic_io_in_bridge_io_out_w_valid),
    .io_out_w_bits_data    (_plic_io_in_bridge_io_out_w_bits_data),
    .io_out_w_bits_strb    (_plic_io_in_bridge_io_out_w_bits_strb),
    .io_out_b_ready        (_plic_io_in_bridge_io_out_b_ready),
    .io_out_b_valid        (_plic_io_in_b_valid),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_ar_ready       (_plic_io_in_ar_ready),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_ar_valid       (_plic_io_in_bridge_io_out_ar_valid),
    .io_out_ar_bits_addr   (_plic_io_in_bridge_io_out_ar_bits_addr),
    .io_out_r_ready        (_plic_io_in_bridge_io_out_r_ready),
    .io_out_r_valid        (_plic_io_in_r_valid),	// src/main/scala/system/NutShell.scala:120:20
    .io_out_r_bits_data    (_plic_io_in_r_bits_data)	// src/main/scala/system/NutShell.scala:120:20
  );
endmodule

// VCS coverage exclude_file
module mem_268435456x64(	// difftest/src/main/scala/common/Mem.scala:269:16
  input  [27:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [27:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:268435455];	// difftest/src/main/scala/common/Mem.scala:269:16
  always @(posedge W0_clk) begin	// difftest/src/main/scala/common/Mem.scala:269:16
    if (W0_en & 1'h1)	// difftest/src/main/scala/common/Mem.scala:269:16
      Memory[W0_addr] <= W0_data;	// difftest/src/main/scala/common/Mem.scala:269:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// difftest/src/main/scala/common/Mem.scala:269:16
    reg [63:0] _RANDOM_MEM;	// difftest/src/main/scala/common/Mem.scala:269:16
    initial begin	// difftest/src/main/scala/common/Mem.scala:269:16
      `INIT_RANDOM_PROLOG_	// difftest/src/main/scala/common/Mem.scala:269:16
      `ifdef RANDOMIZE_MEM_INIT	// difftest/src/main/scala/common/Mem.scala:269:16
        for (logic [28:0] i = 29'h0; i < 29'h10000000; i += 29'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// difftest/src/main/scala/common/Mem.scala:269:16
          end	// difftest/src/main/scala/common/Mem.scala:269:16
          Memory[i[27:0]] = _RANDOM_MEM;	// difftest/src/main/scala/common/Mem.scala:269:16
        end	// difftest/src/main/scala/common/Mem.scala:269:16
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// difftest/src/main/scala/common/Mem.scala:269:16
endmodule

module SynthesizableDifftestMem(	// difftest/src/main/scala/common/Mem.scala:268:15
  input         clock,	// difftest/src/main/scala/common/Mem.scala:268:15
                read_valid,	// difftest/src/main/scala/common/Mem.scala:199:16
  input  [63:0] read_index,	// difftest/src/main/scala/common/Mem.scala:199:16
  output [63:0] read_data_0,	// difftest/src/main/scala/common/Mem.scala:199:16
  input         write_valid,	// difftest/src/main/scala/common/Mem.scala:204:17
  input  [63:0] write_index,	// difftest/src/main/scala/common/Mem.scala:204:17
                write_data_0	// difftest/src/main/scala/common/Mem.scala:204:17
);

  wire [63:0] _mem_ext_R0_data;	// difftest/src/main/scala/common/Mem.scala:269:16
  reg  [63:0] read_data_0_r;	// difftest/src/main/scala/common/Mem.scala:273:30
  always @(posedge clock) begin	// difftest/src/main/scala/common/Mem.scala:268:15
    if (read_valid)	// difftest/src/main/scala/common/Mem.scala:199:16
      read_data_0_r <= _mem_ext_R0_data;	// difftest/src/main/scala/common/Mem.scala:269:16, :273:30
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// difftest/src/main/scala/common/Mem.scala:268:15
    `ifdef FIRRTL_BEFORE_INITIAL	// difftest/src/main/scala/common/Mem.scala:268:15
      `FIRRTL_BEFORE_INITIAL	// difftest/src/main/scala/common/Mem.scala:268:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// difftest/src/main/scala/common/Mem.scala:268:15
      automatic logic [31:0] _RANDOM[0:1];	// difftest/src/main/scala/common/Mem.scala:268:15
      `ifdef INIT_RANDOM_PROLOG_	// difftest/src/main/scala/common/Mem.scala:268:15
        `INIT_RANDOM_PROLOG_	// difftest/src/main/scala/common/Mem.scala:268:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// difftest/src/main/scala/common/Mem.scala:268:15
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// difftest/src/main/scala/common/Mem.scala:268:15
        end	// difftest/src/main/scala/common/Mem.scala:268:15
        read_data_0_r = {_RANDOM[1'h0], _RANDOM[1'h1]};	// difftest/src/main/scala/common/Mem.scala:268:15, :273:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// difftest/src/main/scala/common/Mem.scala:268:15
      `FIRRTL_AFTER_INITIAL	// difftest/src/main/scala/common/Mem.scala:268:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_268435456x64 mem_ext (	// difftest/src/main/scala/common/Mem.scala:269:16
    .R0_addr (read_index[27:0]),	// difftest/src/main/scala/common/Mem.scala:273:34
    .R0_en   (1'h1),	// difftest/src/main/scala/common/Mem.scala:268:15
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (write_index[27:0]),	// difftest/src/main/scala/common/Mem.scala:277:10
    .W0_en   (write_valid),
    .W0_clk  (clock),
    .W0_data (write_data_0)
  );
  assign read_data_0 = read_data_0_r;	// difftest/src/main/scala/common/Mem.scala:268:15, :273:30
endmodule

module AXI4RAM(	// src/main/scala/device/AXI4RAM.scala:26:7
  input         clock,	// src/main/scala/device/AXI4RAM.scala:26:7
                reset,	// src/main/scala/device/AXI4RAM.scala:26:7
  output        io_in_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_bits_last,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [7:0]  io_in_ar_bits_len,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_bits_last	// src/main/scala/device/AXI4Slave.scala:28:14
);

  wire        io_in_w_ready_0;	// src/main/scala/device/AXI4Slave.scala:95:30
  reg         w_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         io_in_r_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  wire [63:0] _rdata_mem_read_data_0;	// difftest/src/main/scala/common/Mem.scala:323:36
  reg  [7:0]  c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [7:0]  readBeatCnt;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [7:0]  len_r;	// src/main/scala/utils/Hold.scala:23:65
  wire [7:0]  len = io_in_ar_valid ? io_in_ar_bits_len : len_r;	// src/main/scala/utils/Hold.scala:23:{48,65}
  reg  [1:0]  burst_r;	// src/main/scala/utils/Hold.scala:23:65
  wire [31:0] _GEN = {21'h1FFFFF, ~io_in_ar_bits_len, 3'h7} & io_in_ar_bits_addr;	// src/main/scala/device/AXI4Slave.scala:45:{40,42}
  reg  [38:0] raddr_r;	// src/main/scala/utils/Hold.scala:23:65
  wire        io_in_r_bits_last_0 = c_value == len;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4Slave.scala:47:36, src/main/scala/utils/Hold.scala:23:48
  `ifndef SYNTHESIS	// src/main/scala/device/AXI4Slave.scala:59:17
    always @(posedge clock) begin	// src/main/scala/device/AXI4Slave.scala:59:17
      if (io_in_ar_valid & (|io_in_ar_bits_len) & ~reset
          & ~(io_in_ar_bits_len == 8'h1 | io_in_ar_bits_len == 8'h3
              | io_in_ar_bits_len == 8'h7 | io_in_ar_bits_len == 8'hF)) begin	// src/main/scala/device/AXI4Slave.scala:58:32, :59:{17,35,63}, :60:{30,38,58}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/device/AXI4Slave.scala:59:17
          $fwrite(32'h80000002, "Assertion failed\n    at AXI4Slave.scala:59 assert(axi4.ar.bits.len === 1.U || axi4.ar.bits.len === 3.U ||\n");	// src/main/scala/device/AXI4Slave.scala:59:17
        if (`STOP_COND_)	// src/main/scala/device/AXI4Slave.scala:59:17
          $fatal;	// src/main/scala/device/AXI4Slave.scala:59:17
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         r_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         ren_REG;	// src/main/scala/device/AXI4Slave.scala:73:17
  wire        ren = ren_REG | io_in_r_valid_r & ~io_in_r_bits_last_0;	// src/main/scala/device/AXI4Slave.scala:47:36, :73:{17,44,58,61}, src/main/scala/utils/StopWatch.scala:24:20
  reg  [7:0]  writeBeatCnt;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        _io_in_b_bits_user_T = ~w_busy & io_in_aw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20
  reg  [31:0] waddr_r;	// src/main/scala/utils/Hold.scala:23:65
  wire        wen = io_in_w_ready_0 & io_in_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:95:30
  assign io_in_w_ready_0 = io_in_aw_valid | w_busy;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20
  reg         io_in_b_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         rdata_REG;	// difftest/src/main/scala/common/Mem.scala:240:16
  reg         rdata_REG_1;	// difftest/src/main/scala/common/Mem.scala:240:61
  reg  [63:0] rdata_r_0;	// difftest/src/main/scala/common/Mem.scala:240:42
  always @(posedge clock) begin	// src/main/scala/device/AXI4RAM.scala:26:7
    if (reset) begin	// src/main/scala/device/AXI4RAM.scala:26:7
      c_value <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/BitUtils.scala:27:45
      readBeatCnt <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/BitUtils.scala:27:45
      len_r <= 8'h0;	// src/main/scala/utils/BitUtils.scala:27:45, src/main/scala/utils/Hold.scala:23:65
      burst_r <= 2'h0;	// src/main/scala/device/AXI4Slave.scala:72:18, src/main/scala/utils/Hold.scala:23:65
      raddr_r <= 39'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      r_busy <= 1'h0;	// src/main/scala/utils/Hold.scala:23:81, src/main/scala/utils/StopWatch.scala:24:20
      ren_REG <= 1'h0;	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/Hold.scala:23:81
      io_in_r_valid_r <= 1'h0;	// src/main/scala/utils/Hold.scala:23:81, src/main/scala/utils/StopWatch.scala:24:20
      writeBeatCnt <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/BitUtils.scala:27:45
      waddr_r <= 32'h0;	// src/main/scala/utils/Hold.scala:23:{65,81}
      w_busy <= 1'h0;	// src/main/scala/utils/Hold.scala:23:81, src/main/scala/utils/StopWatch.scala:24:20
      io_in_b_valid_r <= 1'h0;	// src/main/scala/utils/Hold.scala:23:81, src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/device/AXI4RAM.scala:26:7
      if (io_in_r_valid_r) begin	// src/main/scala/utils/StopWatch.scala:24:20
        if (io_in_r_bits_last_0)	// src/main/scala/device/AXI4Slave.scala:47:36
          c_value <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/BitUtils.scala:27:45
        else	// src/main/scala/device/AXI4Slave.scala:47:36
          c_value <= c_value + 8'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/device/AXI4Slave.scala:59:35
      end
      if (io_in_ar_valid) begin	// src/main/scala/device/AXI4Slave.scala:28:14
        readBeatCnt <= io_in_ar_bits_addr[10:3] & io_in_ar_bits_len;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4Slave.scala:57:67
        len_r <= io_in_ar_bits_len;	// src/main/scala/utils/Hold.scala:23:65
        burst_r <= 2'h2;	// src/main/scala/device/AXI4Slave.scala:28:14, src/main/scala/utils/Hold.scala:23:65
        raddr_r <= {7'h0, _GEN};	// src/main/scala/device/AXI4Slave.scala:45:40, src/main/scala/utils/Hold.scala:23:65
      end
      else if (ren) begin	// src/main/scala/device/AXI4Slave.scala:73:44
        if ((io_in_ar_valid ? 2'h2 : burst_r) == 2'h2 & readBeatCnt == len)	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4Slave.scala:28:14, :50:{21,51,68}, src/main/scala/utils/Hold.scala:23:{48,65}
          readBeatCnt <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/BitUtils.scala:27:45
        else	// src/main/scala/device/AXI4Slave.scala:50:51
          readBeatCnt <= readBeatCnt + 8'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/device/AXI4Slave.scala:59:35
      end
      r_busy <= io_in_ar_valid | ~(io_in_r_valid_r & io_in_r_bits_last_0) & r_busy;	// src/main/scala/device/AXI4Slave.scala:47:36, :70:52, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      ren_REG <= io_in_ar_valid;	// src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_valid_r <= ren & (io_in_ar_valid | r_busy);	// src/main/scala/device/AXI4Slave.scala:73:44, :74:{35,50}, src/main/scala/utils/StopWatch.scala:24:20
      if (wen) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (io_in_w_bits_last)	// src/main/scala/device/AXI4Slave.scala:28:14
          writeBeatCnt <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/utils/BitUtils.scala:27:45
        else	// src/main/scala/device/AXI4Slave.scala:28:14
          writeBeatCnt <= writeBeatCnt + 8'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/device/AXI4Slave.scala:59:35
      end
      if (_io_in_b_bits_user_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        waddr_r <= io_in_aw_bits_addr;	// src/main/scala/utils/Hold.scala:23:65
      w_busy <= _io_in_b_bits_user_T | ~io_in_b_valid_r & w_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      io_in_b_valid_r <= wen & io_in_w_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:97:41, src/main/scala/utils/StopWatch.scala:24:20
    end
    rdata_REG <= ren;	// difftest/src/main/scala/common/Mem.scala:240:16, src/main/scala/device/AXI4Slave.scala:73:44
    rdata_REG_1 <= ren;	// difftest/src/main/scala/common/Mem.scala:240:61, src/main/scala/device/AXI4Slave.scala:73:44
    if (rdata_REG_1)	// difftest/src/main/scala/common/Mem.scala:240:61
      rdata_r_0 <= _rdata_mem_read_data_0;	// difftest/src/main/scala/common/Mem.scala:240:42, :323:36
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/device/AXI4RAM.scala:26:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4RAM.scala:26:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4RAM.scala:26:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/device/AXI4RAM.scala:26:7
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/device/AXI4RAM.scala:26:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4RAM.scala:26:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4RAM.scala:26:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/device/AXI4RAM.scala:26:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/device/AXI4RAM.scala:26:7
        end	// src/main/scala/device/AXI4RAM.scala:26:7
        c_value = _RANDOM[3'h0][7:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4RAM.scala:26:7
        readBeatCnt = _RANDOM[3'h0][15:8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4RAM.scala:26:7
        len_r = _RANDOM[3'h0][23:16];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
        burst_r = _RANDOM[3'h0][25:24];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
        raddr_r = {_RANDOM[3'h0][31:26], _RANDOM[3'h1], _RANDOM[3'h2][0]};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
        r_busy = _RANDOM[3'h2][1];	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/StopWatch.scala:24:20
        ren_REG = _RANDOM[3'h2][2];	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/Hold.scala:23:65
        io_in_r_valid_r = _RANDOM[3'h2][3];	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/StopWatch.scala:24:20
        writeBeatCnt = _RANDOM[3'h2][11:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
        waddr_r = {_RANDOM[3'h2][31:12], _RANDOM[3'h3][11:0]};	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
        w_busy = _RANDOM[3'h3][12];	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/StopWatch.scala:24:20
        io_in_b_valid_r = _RANDOM[3'h3][13];	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65, src/main/scala/utils/StopWatch.scala:24:20
        rdata_REG = _RANDOM[3'h3][18];	// difftest/src/main/scala/common/Mem.scala:240:16, src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
        rdata_REG_1 = _RANDOM[3'h3][19];	// difftest/src/main/scala/common/Mem.scala:240:61, src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
        rdata_r_0 = {_RANDOM[3'h3][31:20], _RANDOM[3'h4], _RANDOM[3'h5][19:0]};	// difftest/src/main/scala/common/Mem.scala:240:42, src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/Hold.scala:23:65
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4RAM.scala:26:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4RAM.scala:26:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SynthesizableDifftestMem rdata_mem (	// difftest/src/main/scala/common/Mem.scala:323:36
    .clock        (clock),
    .read_valid   (ren),	// src/main/scala/device/AXI4Slave.scala:73:44
    .read_index
      ({36'h0, (io_in_ar_valid ? _GEN[30:3] : raddr_r[30:3]) + {20'h0, readBeatCnt}}),	// difftest/src/main/scala/common/Mem.scala:239:16, :245:17, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/device/AXI4RAM.scala:32:27, :33:27, src/main/scala/device/AXI4Slave.scala:45:40, src/main/scala/utils/Hold.scala:23:{48,65}
    .read_data_0  (_rdata_mem_read_data_0),
    .write_valid  (wen),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .write_index
      ({36'h0,
        (_io_in_b_bits_user_T ? io_in_aw_bits_addr[30:3] : waddr_r[30:3])
          + {20'h0, writeBeatCnt}}),	// difftest/src/main/scala/common/Mem.scala:245:17, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4RAM.scala:32:27, src/main/scala/device/AXI4Slave.scala:28:14, src/main/scala/utils/Hold.scala:23:{48,65}
    .write_data_0 (io_in_w_bits_data)
  );
  assign io_in_aw_ready = ~w_busy;	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/device/AXI4Slave.scala:95:30
  assign io_in_b_valid = io_in_b_valid_r;	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_valid = io_in_r_valid_r;	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_bits_data = rdata_REG ? _rdata_mem_read_data_0 : rdata_r_0;	// difftest/src/main/scala/common/Mem.scala:240:{8,16,42}, :323:36, src/main/scala/device/AXI4RAM.scala:26:7
  assign io_in_r_bits_last = io_in_r_bits_last_0;	// src/main/scala/device/AXI4RAM.scala:26:7, src/main/scala/device/AXI4Slave.scala:47:36
endmodule

module LatencyPipe(	// src/main/scala/utils/LatencyPipe.scala:8:7
  output        io_in_ready,	// src/main/scala/utils/LatencyPipe.scala:9:14
  input         io_in_valid,	// src/main/scala/utils/LatencyPipe.scala:9:14
  input  [31:0] io_in_bits_addr,	// src/main/scala/utils/LatencyPipe.scala:9:14
  input  [7:0]  io_in_bits_len,	// src/main/scala/utils/LatencyPipe.scala:9:14
  input         io_out_ready,	// src/main/scala/utils/LatencyPipe.scala:9:14
  output        io_out_valid,	// src/main/scala/utils/LatencyPipe.scala:9:14
  output [31:0] io_out_bits_addr,	// src/main/scala/utils/LatencyPipe.scala:9:14
  output [7:0]  io_out_bits_len	// src/main/scala/utils/LatencyPipe.scala:9:14
);

  assign io_in_ready = io_out_ready;	// src/main/scala/utils/LatencyPipe.scala:8:7
  assign io_out_valid = io_in_valid;	// src/main/scala/utils/LatencyPipe.scala:8:7
  assign io_out_bits_addr = io_in_bits_addr;	// src/main/scala/utils/LatencyPipe.scala:8:7
  assign io_out_bits_len = io_in_bits_len;	// src/main/scala/utils/LatencyPipe.scala:8:7
endmodule

module AXI4Delayer(	// src/main/scala/bus/axi4/Delayer.scala:9:7
  output        io_in_aw_ready,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_in_aw_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input  [7:0]  io_in_aw_bits_len,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_in_w_ready,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_in_w_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_in_w_bits_last,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_in_b_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
                io_in_ar_ready,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_in_ar_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input  [7:0]  io_in_ar_bits_len,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_in_r_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_in_r_bits_last,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_out_aw_ready,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_out_aw_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output [31:0] io_out_aw_bits_addr,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_out_w_ready,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_out_w_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output [63:0] io_out_w_bits_data,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_out_w_bits_last,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_out_b_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output        io_out_ar_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output [31:0] io_out_ar_bits_addr,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  output [7:0]  io_out_ar_bits_len,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_out_r_valid,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input  [63:0] io_out_r_bits_data,	// src/main/scala/bus/axi4/Delayer.scala:10:14
  input         io_out_r_bits_last	// src/main/scala/bus/axi4/Delayer.scala:10:14
);

  LatencyPipe io_out_ar_pipe (	// src/main/scala/utils/LatencyPipe.scala:22:22
    .io_in_ready      (io_in_ar_ready),
    .io_in_valid      (io_in_ar_valid),
    .io_in_bits_addr  (io_in_ar_bits_addr),
    .io_in_bits_len   (io_in_ar_bits_len),
    .io_out_ready     (1'h1),	// src/main/scala/bus/axi4/Delayer.scala:10:14, src/main/scala/utils/LatencyPipe.scala:22:22
    .io_out_valid     (io_out_ar_valid),
    .io_out_bits_addr (io_out_ar_bits_addr),
    .io_out_bits_len  (io_out_ar_bits_len)
  );
  LatencyPipe io_out_aw_pipe (	// src/main/scala/utils/LatencyPipe.scala:22:22
    .io_in_ready      (io_in_aw_ready),
    .io_in_valid      (io_in_aw_valid),
    .io_in_bits_addr  (io_in_aw_bits_addr),
    .io_in_bits_len   (io_in_aw_bits_len),
    .io_out_ready     (io_out_aw_ready),
    .io_out_valid     (io_out_aw_valid),
    .io_out_bits_addr (io_out_aw_bits_addr),
    .io_out_bits_len  (/* unused */)
  );
  assign io_in_w_ready = io_out_w_ready;	// src/main/scala/bus/axi4/Delayer.scala:9:7
  assign io_in_b_valid = io_out_b_valid;	// src/main/scala/bus/axi4/Delayer.scala:9:7
  assign io_in_r_valid = io_out_r_valid;	// src/main/scala/bus/axi4/Delayer.scala:9:7
  assign io_in_r_bits_data = io_out_r_bits_data;	// src/main/scala/bus/axi4/Delayer.scala:9:7
  assign io_in_r_bits_last = io_out_r_bits_last;	// src/main/scala/bus/axi4/Delayer.scala:9:7
  assign io_out_w_valid = io_in_w_valid;	// src/main/scala/bus/axi4/Delayer.scala:9:7
  assign io_out_w_bits_data = io_in_w_bits_data;	// src/main/scala/bus/axi4/Delayer.scala:9:7
  assign io_out_w_bits_last = io_in_w_bits_last;	// src/main/scala/bus/axi4/Delayer.scala:9:7
endmodule

module SimpleBusCrossbar1toN_1(	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  input         clock,	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
                reset,	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  output        io_in_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_in_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [31:0] io_in_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [3:0]  io_in_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [7:0]  io_in_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_in_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_in_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_in_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_in_resp_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_in_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_0_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_0_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_0_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_0_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_0_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_0_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_0_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_0_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_0_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_1_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_1_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_1_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_1_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_1_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_1_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_1_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_1_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_1_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_2_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_2_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_2_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_2_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_2_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_2_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_2_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_2_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_2_resp_bits_rdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_3_req_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_3_req_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [31:0] io_out_3_req_bits_addr,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [3:0]  io_out_3_req_bits_cmd,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [7:0]  io_out_3_req_bits_wmask,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output [63:0] io_out_3_req_bits_wdata,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  output        io_out_3_resp_ready,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input         io_out_3_resp_valid,	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
  input  [63:0] io_out_3_resp_bits_rdata	// src/main/scala/bus/simplebus/Crossbar.scala:26:14
);

  reg  [1:0] state;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
  wire [3:0] outSelVec_enc =
    io_in_req_bits_addr > 32'h405FFFFF & io_in_req_bits_addr < 32'h40600010
      ? 4'h1
      : (|(io_in_req_bits_addr[31:30])) & io_in_req_bits_addr < 32'h40001000
          ? 4'h2
          : io_in_req_bits_addr > 32'h40003FFF & io_in_req_bits_addr < 32'h40005000
              ? 4'h4
              : {io_in_req_bits_addr > 32'h40002FFF & io_in_req_bits_addr < 32'h40004000,
                 3'h0};	// src/main/scala/bus/simplebus/Crossbar.scala:37:{20,34,42}, src/main/scala/chisel3/util/Mux.scala:50:70
  reg        outSelRespVec_0;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  reg        outSelRespVec_1;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  reg        outSelRespVec_2;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  reg        outSelRespVec_3;	// src/main/scala/bus/simplebus/Crossbar.scala:39:32
  wire       reqInvalidAddr = io_in_req_valid & outSelVec_enc == 4'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:42:{40,61}, src/main/scala/chisel3/util/Mux.scala:50:70
  `ifndef SYNTHESIS	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
    always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
      if (~reset & reqInvalidAddr) begin	// src/main/scala/bus/simplebus/Crossbar.scala:42:40, :49:9
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
          $fwrite(32'h80000002, "Assertion failed: address decode error, bad addr = 0x%x\n\n    at Crossbar.scala:49 assert(!reqInvalidAddr, \"address decode error, bad addr = 0x%%%%x\\n\", addr)\n",
                 io_in_req_bits_addr);	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
        if (`STOP_COND_)	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
          $fatal;	// src/main/scala/bus/simplebus/Crossbar.scala:49:9
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire       io_in_req_ready_0 =
    outSelVec_enc[0] & io_out_0_req_ready | outSelVec_enc[1] & io_out_1_req_ready
    | outSelVec_enc[2] & io_out_2_req_ready | outSelVec_enc[3] & io_out_3_req_ready
    | reqInvalidAddr;	// src/main/scala/bus/simplebus/Crossbar.scala:42:40, :61:64, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  wire       _io_out_3_resp_ready_T_1 = state == 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :53:37, :69:75
  wire       io_in_resp_valid_0 =
    outSelRespVec_0 & io_out_0_resp_valid | outSelRespVec_1 & io_out_1_resp_valid
    | outSelRespVec_2 & io_out_2_resp_valid | outSelRespVec_3 & io_out_3_resp_valid
    | state == 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :39:32, :54:37, :71:{70,79}, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    if (reset) begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
      outSelRespVec_0 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
      outSelRespVec_1 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
      outSelRespVec_2 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
      outSelRespVec_3 <= 1'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32
    end
    else begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      automatic logic _outSelRespVec_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _outSelRespVec_T = io_in_req_ready_0 & io_in_req_valid;	// src/main/scala/bus/simplebus/Crossbar.scala:61:64, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (|state) begin	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :41:57
        if ((state == 2'h1 | state == 2'h2) & io_in_resp_ready & io_in_resp_valid_0)	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :51:18, :53:37, :54:37, :56:{42,50}, :57:{43,51}, :71:70
          state <= 2'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22
      end
      else if (reqInvalidAddr)	// src/main/scala/bus/simplebus/Crossbar.scala:42:40
        state <= 2'h2;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :54:37
      else if (_outSelRespVec_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        state <= 2'h1;	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :53:37
      if (_outSelRespVec_T & ~(|state)) begin	// src/main/scala/bus/simplebus/Crossbar.scala:32:22, :41:{48,57}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        outSelRespVec_0 <= outSelVec_enc[0];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_1 <= outSelVec_enc[1];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_2 <= outSelVec_enc[2];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
        outSelRespVec_3 <= outSelVec_enc[3];	// src/main/scala/bus/simplebus/Crossbar.scala:39:32, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
        state = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22
        outSelRespVec_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
        outSelRespVec_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
        outSelRespVec_2 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
        outSelRespVec_3 = _RANDOM[/*Zero width*/ 1'b0][5];	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :39:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_req_ready = io_in_req_ready_0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :61:64
  assign io_in_resp_valid = io_in_resp_valid_0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :71:70
  assign io_in_resp_bits_cmd =
    outSelRespVec_0 | outSelRespVec_1 | outSelRespVec_2 | outSelRespVec_3 ? 4'h6 : 4'h0;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :26:14, :39:32, src/main/scala/chisel3/util/Mux.scala:30:73, :50:70
  assign io_in_resp_bits_rdata =
    (outSelRespVec_0 ? io_out_0_resp_bits_rdata : 64'h0)
    | (outSelRespVec_1 ? io_out_1_resp_bits_rdata : 64'h0)
    | (outSelRespVec_2 ? io_out_2_resp_bits_rdata : 64'h0)
    | (outSelRespVec_3 ? io_out_3_resp_bits_rdata : 64'h0);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_out_0_req_valid = outSelVec_enc[0] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_0_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_0_resp_ready =
    outSelRespVec_0 & io_in_resp_ready & _io_out_3_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
  assign io_out_1_req_valid = outSelVec_enc[1] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_1_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_1_resp_ready =
    outSelRespVec_1 & io_in_resp_ready & _io_out_3_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
  assign io_out_2_req_valid = outSelVec_enc[2] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_2_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_2_resp_ready =
    outSelRespVec_2 & io_in_resp_ready & _io_out_3_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
  assign io_out_3_req_valid = outSelVec_enc[3] & io_in_req_valid & ~(|state);	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :32:22, :41:57, :63:60, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:83:30
  assign io_out_3_req_bits_addr = io_in_req_bits_addr;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_3_req_bits_cmd = io_in_req_bits_cmd;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_3_req_bits_wmask = io_in_req_bits_wmask;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_3_req_bits_wdata = io_in_req_bits_wdata;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7
  assign io_out_3_resp_ready =
    outSelRespVec_3 & io_in_resp_ready & _io_out_3_resp_ready_T_1;	// src/main/scala/bus/simplebus/Crossbar.scala:25:7, :39:32, :69:{66,75}
endmodule

module AXI4UART(	// src/main/scala/device/AXI4UART.scala:26:7
  input         clock,	// src/main/scala/device/AXI4UART.scala:26:7
                reset,	// src/main/scala/device/AXI4UART.scala:26:7
  output        io_in_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [7:0]  io_in_w_bits_strb,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_b_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_ar_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_r_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_out_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [7:0]  io_extra_out_ch,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_in_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [7:0]  io_extra_in_ch	// src/main/scala/device/AXI4Slave.scala:28:14
);

  reg         io_in_r_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        _io_extra_in_valid_T_2 = io_in_r_ready & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
  reg         r_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_ar_ready_0 = io_in_r_ready | ~r_busy;	// src/main/scala/device/AXI4Slave.scala:71:{29,32}, src/main/scala/utils/StopWatch.scala:24:20
  reg         ren_REG;	// src/main/scala/device/AXI4Slave.scala:73:17
  reg         w_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_w_ready_0 = io_in_aw_valid | w_busy;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20
  wire        _io_extra_out_valid_T_2 = io_in_w_ready_0 & io_in_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:95:30
  reg         io_in_b_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  [31:0] txfifo;	// src/main/scala/device/AXI4UART.scala:29:19
  reg  [31:0] stat;	// src/main/scala/device/AXI4UART.scala:30:21
  reg  [31:0] ctrl;	// src/main/scala/device/AXI4UART.scala:31:21
  always @(posedge clock) begin	// src/main/scala/device/AXI4UART.scala:26:7
    automatic logic [7:0]  _GEN = io_in_w_bits_strb >> io_in_aw_bits_addr[2:0];	// src/main/scala/device/AXI4UART.scala:45:{77,85}
    automatic logic [31:0] _GEN_0;	// src/main/scala/device/AXI4UART.scala:45:92
    _GEN_0 = {{8{_GEN[3]}}, {8{_GEN[2]}}, {8{_GEN[1]}}, {8{_GEN[0]}}};	// src/main/scala/device/AXI4UART.scala:45:{77,92}, src/main/scala/utils/BitUtils.scala:27:{29,45}
    if (reset) begin	// src/main/scala/device/AXI4UART.scala:26:7
      r_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      ren_REG <= 1'h0;	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
      io_in_r_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      w_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      io_in_b_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      stat <= 32'h1;	// src/main/scala/device/AXI4UART.scala:30:21
      ctrl <= 32'h0;	// src/main/scala/device/AXI4UART.scala:28:23, :31:21
    end
    else begin	// src/main/scala/device/AXI4UART.scala:26:7
      automatic logic _io_in_r_valid_T = io_in_ar_ready_0 & io_in_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:71:29
      automatic logic _io_in_b_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _io_in_b_valid_T_2 = io_in_b_ready & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      r_busy <= _io_in_r_valid_T | ~_io_extra_in_valid_T_2 & r_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      ren_REG <= _io_in_r_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_valid_r <=
        ren_REG & (_io_in_r_valid_T | r_busy) | ~_io_extra_in_valid_T_2 & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17, :74:{35,50}, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      w_busy <= ~w_busy & io_in_aw_valid | ~_io_in_b_valid_T_2 & w_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      io_in_b_valid_r <= _io_extra_out_valid_T_2 | ~_io_in_b_valid_T_2 & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      if (_io_extra_out_valid_T_2 & io_in_aw_bits_addr[3:0] == 4'h8)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4UART.scala:33:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        stat <= io_in_w_bits_data[31:0] & _GEN_0 | stat & ~_GEN_0;	// src/main/scala/device/AXI4UART.scala:30:21, :45:{42,92}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      if (_io_extra_out_valid_T_2 & io_in_aw_bits_addr[3:0] == 4'hC)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4UART.scala:33:35, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        ctrl <= io_in_w_bits_data[31:0] & _GEN_0 | ctrl & ~_GEN_0;	// src/main/scala/device/AXI4UART.scala:31:21, :45:{42,92}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    end
    if (_io_extra_out_valid_T_2 & io_in_aw_bits_addr[3:0] == 4'h4)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4UART.scala:33:{35,41}, src/main/scala/utils/RegMap.scala:32:{32,41}
      txfifo <= io_in_w_bits_data[31:0] & _GEN_0 | txfifo & ~_GEN_0;	// src/main/scala/device/AXI4UART.scala:29:19, :45:{42,92}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/device/AXI4UART.scala:26:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4UART.scala:26:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4UART.scala:26:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/device/AXI4UART.scala:26:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/device/AXI4UART.scala:26:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4UART.scala:26:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4UART.scala:26:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/device/AXI4UART.scala:26:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/device/AXI4UART.scala:26:7
        end	// src/main/scala/device/AXI4UART.scala:26:7
        r_busy = _RANDOM[3'h0][0];	// src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
        ren_REG = _RANDOM[3'h0][1];	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_valid_r = _RANDOM[3'h0][2];	// src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
        w_busy = _RANDOM[3'h0][3];	// src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_b_valid_r = _RANDOM[3'h0][4];	// src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
        txfifo = {_RANDOM[3'h1][31:5], _RANDOM[3'h2][4:0]};	// src/main/scala/device/AXI4UART.scala:26:7, :29:19
        stat = {_RANDOM[3'h2][31:5], _RANDOM[3'h3][4:0]};	// src/main/scala/device/AXI4UART.scala:26:7, :29:19, :30:21
        ctrl = {_RANDOM[3'h3][31:5], _RANDOM[3'h4][4:0]};	// src/main/scala/device/AXI4UART.scala:26:7, :30:21, :31:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4UART.scala:26:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4UART.scala:26:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_aw_ready = ~w_busy;	// src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/device/AXI4UART.scala:26:7
  assign io_in_b_valid = io_in_b_valid_r;	// src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_ar_ready = io_in_ar_ready_0;	// src/main/scala/device/AXI4Slave.scala:71:29, src/main/scala/device/AXI4UART.scala:26:7
  assign io_in_r_valid = io_in_r_valid_r;	// src/main/scala/device/AXI4UART.scala:26:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_bits_data =
    {32'h0,
     {24'h0, (|(io_in_ar_bits_addr[3:0])) ? 8'h0 : io_extra_in_ch}
       | (io_in_ar_bits_addr[3:0] == 4'h4 ? txfifo : 32'h0)
       | (io_in_ar_bits_addr[3:0] == 4'h8 ? stat : 32'h0)
       | (io_in_ar_bits_addr[3:0] == 4'hC ? ctrl : 32'h0)};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/device/AXI4UART.scala:26:7, :28:23, :29:19, :30:21, :31:21, :33:41, :35:{34,40}, src/main/scala/utils/BitUtils.scala:27:45, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:30:11
  assign io_extra_out_valid = io_in_aw_bits_addr[3:0] == 4'h4 & _io_extra_out_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4UART.scala:26:7, :33:{35,41,49}
  assign io_extra_out_ch = io_in_w_bits_data[7:0];	// src/main/scala/device/AXI4UART.scala:26:7, :34:40
  assign io_extra_in_valid = ~(|(io_in_ar_bits_addr[3:0])) & _io_extra_in_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4UART.scala:26:7, :35:{34,40,48}
endmodule

module AXI4Flash(	// src/main/scala/device/AXI4Flash.scala:25:7
  input         clock,	// src/main/scala/device/AXI4Flash.scala:25:7
                reset,	// src/main/scala/device/AXI4Flash.scala:25:7
  output        io_in_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_b_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_ar_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_r_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_in_r_bits_data	// src/main/scala/device/AXI4Slave.scala:28:14
);

  reg         r_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_ar_ready_0 = io_in_r_ready | ~r_busy;	// src/main/scala/device/AXI4Slave.scala:71:{29,32}, src/main/scala/utils/StopWatch.scala:24:20
  reg         ren_REG;	// src/main/scala/device/AXI4Slave.scala:73:17
  reg         io_in_r_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         w_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_w_ready_0 = io_in_aw_valid | w_busy;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20
  reg         io_in_b_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  [63:0] io_in_r_bits_data_REG;	// src/main/scala/device/AXI4Flash.scala:41:38
  reg  [63:0] io_in_r_bits_data_r;	// src/main/scala/device/AXI4Flash.scala:41:30
  always @(posedge clock) begin	// src/main/scala/device/AXI4Flash.scala:25:7
    automatic logic [24:0] _rdata_T_6 =
      {4'h0, io_in_ar_bits_addr[12:0] == 13'h0 ? 21'h10029B : 21'h0}
      | (io_in_ar_bits_addr[12:0] == 13'h4 ? 25'h1F29293 : 25'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/device/AXI4Flash.scala:35:35, src/main/scala/utils/LookupTree.scala:24:34
    automatic logic [17:0] _GEN =
      _rdata_T_6[17:0] | (io_in_ar_bits_addr[12:0] == 13'h8 ? 18'h28067 : 18'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/device/AXI4Flash.scala:35:35, src/main/scala/utils/LookupTree.scala:24:34
    if (reset) begin	// src/main/scala/device/AXI4Flash.scala:25:7
      r_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      ren_REG <= 1'h0;	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
      io_in_r_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      w_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      io_in_b_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/device/AXI4Flash.scala:25:7
      automatic logic _io_in_r_valid_T = io_in_ar_ready_0 & io_in_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:71:29
      automatic logic _io_in_r_valid_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _io_in_b_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _io_in_r_valid_T_3 = io_in_r_ready & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      _io_in_b_valid_T_2 = io_in_b_ready & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      r_busy <= _io_in_r_valid_T | ~_io_in_r_valid_T_3 & r_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      ren_REG <= _io_in_r_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_valid_r <=
        ren_REG & (_io_in_r_valid_T | r_busy) | ~_io_in_r_valid_T_3 & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17, :74:{35,50}, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      w_busy <= ~w_busy & io_in_aw_valid | ~_io_in_b_valid_T_2 & w_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      io_in_b_valid_r <=
        io_in_w_ready_0 & io_in_w_valid | ~_io_in_b_valid_T_2 & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
    end
    io_in_r_bits_data_REG <=
      {7'h0, _rdata_T_6[24:18], _GEN, 7'h0, _rdata_T_6[24:18], _GEN};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/device/AXI4Flash.scala:41:{38,43,52}
    if (ren_REG)	// src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_bits_data_r <= io_in_r_bits_data_REG;	// src/main/scala/device/AXI4Flash.scala:41:{30,38}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/device/AXI4Flash.scala:25:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4Flash.scala:25:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4Flash.scala:25:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/device/AXI4Flash.scala:25:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/device/AXI4Flash.scala:25:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4Flash.scala:25:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4Flash.scala:25:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/device/AXI4Flash.scala:25:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/device/AXI4Flash.scala:25:7
        end	// src/main/scala/device/AXI4Flash.scala:25:7
        r_busy = _RANDOM[3'h0][0];	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/utils/StopWatch.scala:24:20
        ren_REG = _RANDOM[3'h0][1];	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_valid_r = _RANDOM[3'h0][2];	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/utils/StopWatch.scala:24:20
        w_busy = _RANDOM[3'h0][3];	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_b_valid_r = _RANDOM[3'h0][4];	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_bits_data_REG = {_RANDOM[3'h0][31:5], _RANDOM[3'h1], _RANDOM[3'h2][4:0]};	// src/main/scala/device/AXI4Flash.scala:25:7, :41:38, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_bits_data_r = {_RANDOM[3'h2][31:5], _RANDOM[3'h3], _RANDOM[3'h4][4:0]};	// src/main/scala/device/AXI4Flash.scala:25:7, :41:{30,38}
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4Flash.scala:25:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4Flash.scala:25:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_aw_ready = ~w_busy;	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/device/AXI4Slave.scala:95:30
  assign io_in_b_valid = io_in_b_valid_r;	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_ar_ready = io_in_ar_ready_0;	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/device/AXI4Slave.scala:71:29
  assign io_in_r_valid = io_in_r_valid_r;	// src/main/scala/device/AXI4Flash.scala:25:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_bits_data = io_in_r_bits_data_r;	// src/main/scala/device/AXI4Flash.scala:25:7, :41:30
endmodule

module AXI4MeipGen(	// src/main/scala/sim/MeipGen.scala:30:7
  input         clock,	// src/main/scala/sim/MeipGen.scala:30:7
                reset,	// src/main/scala/sim/MeipGen.scala:30:7
  output        io_in_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [7:0]  io_in_w_bits_strb,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_b_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_ar_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_r_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_meip	// src/main/scala/device/AXI4Slave.scala:28:14
);

  reg  r_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire io_in_ar_ready_0 = io_in_r_ready | ~r_busy;	// src/main/scala/device/AXI4Slave.scala:71:{29,32}, src/main/scala/utils/StopWatch.scala:24:20
  reg  ren_REG;	// src/main/scala/device/AXI4Slave.scala:73:17
  reg  io_in_r_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  w_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire io_in_w_ready_0 = io_in_aw_valid | w_busy;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20
  reg  io_in_b_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  meip;	// src/main/scala/sim/MeipGen.scala:31:21
  always @(posedge clock) begin	// src/main/scala/sim/MeipGen.scala:30:7
    if (reset) begin	// src/main/scala/sim/MeipGen.scala:30:7
      r_busy <= 1'h0;	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
      ren_REG <= 1'h0;	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/sim/MeipGen.scala:30:7
      io_in_r_valid_r <= 1'h0;	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
      w_busy <= 1'h0;	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
      io_in_b_valid_r <= 1'h0;	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
      meip <= 1'h0;	// src/main/scala/sim/MeipGen.scala:30:7, :31:21
    end
    else begin	// src/main/scala/sim/MeipGen.scala:30:7
      automatic logic _io_in_r_valid_T = io_in_ar_ready_0 & io_in_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:71:29
      automatic logic _io_in_r_valid_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _io_in_b_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _io_in_b_valid_T_1 = io_in_w_ready_0 & io_in_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:95:30
      _io_in_r_valid_T_3 = io_in_r_ready & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      _io_in_b_valid_T_2 = io_in_b_ready & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      r_busy <= _io_in_r_valid_T | ~_io_in_r_valid_T_3 & r_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      ren_REG <= _io_in_r_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_valid_r <=
        ren_REG & (_io_in_r_valid_T | r_busy) | ~_io_in_r_valid_T_3 & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17, :74:{35,50}, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      w_busy <= ~w_busy & io_in_aw_valid | ~_io_in_b_valid_T_2 & w_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      io_in_b_valid_r <= _io_in_b_valid_T_1 | ~_io_in_b_valid_T_2 & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[3:0] == 4'h0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/sim/MeipGen.scala:37:35, src/main/scala/utils/RegMap.scala:32:{32,41}
        meip <=
          io_in_w_bits_data[0] & io_in_w_bits_strb[0] | meip & ~(io_in_w_bits_strb[0]);	// src/main/scala/sim/MeipGen.scala:31:21, :39:48, src/main/scala/utils/BitUtils.scala:27:29, :34:{14,26,37,39}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/sim/MeipGen.scala:30:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/MeipGen.scala:30:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/MeipGen.scala:30:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/sim/MeipGen.scala:30:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/sim/MeipGen.scala:30:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/sim/MeipGen.scala:30:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/sim/MeipGen.scala:30:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/sim/MeipGen.scala:30:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/sim/MeipGen.scala:30:7
        r_busy = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        ren_REG = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_valid_r = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        w_busy = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_b_valid_r = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
        meip = _RANDOM[/*Zero width*/ 1'b0][5];	// src/main/scala/sim/MeipGen.scala:30:7, :31:21, src/main/scala/utils/StopWatch.scala:24:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/sim/MeipGen.scala:30:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/sim/MeipGen.scala:30:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_aw_ready = ~w_busy;	// src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/sim/MeipGen.scala:30:7
  assign io_in_b_valid = io_in_b_valid_r;	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_ar_ready = io_in_ar_ready_0;	// src/main/scala/device/AXI4Slave.scala:71:29, src/main/scala/sim/MeipGen.scala:30:7
  assign io_in_r_valid = io_in_r_valid_r;	// src/main/scala/sim/MeipGen.scala:30:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_bits_data = {63'h0, meip};	// src/main/scala/sim/MeipGen.scala:30:7, :31:21, src/main/scala/utils/RegMap.scala:30:11
  assign io_extra_meip = meip;	// src/main/scala/sim/MeipGen.scala:30:7, :31:21
endmodule

module AXI4DMA(	// src/main/scala/device/AXI4DMA.scala:29:7
  input         clock,	// src/main/scala/device/AXI4DMA.scala:29:7
                reset,	// src/main/scala/device/AXI4DMA.scala:29:7
  output        io_in_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_aw_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [63:0] io_in_w_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [7:0]  io_in_w_bits_strb,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_b_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_in_ar_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [31:0] io_in_ar_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_in_r_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_in_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_in_r_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_extra_dma_aw_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_dma_aw_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [31:0] io_extra_dma_aw_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_extra_dma_w_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_dma_w_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [63:0] io_extra_dma_w_bits_data,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [7:0]  io_extra_dma_w_bits_strb,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_dma_b_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_extra_dma_b_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
                io_extra_dma_ar_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_dma_ar_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  output [31:0] io_extra_dma_ar_bits_addr,	// src/main/scala/device/AXI4Slave.scala:28:14
  output        io_extra_dma_r_ready,	// src/main/scala/device/AXI4Slave.scala:28:14
  input         io_extra_dma_r_valid,	// src/main/scala/device/AXI4Slave.scala:28:14
  input  [63:0] io_extra_dma_r_bits_data	// src/main/scala/device/AXI4Slave.scala:28:14
);

  wire        io_extra_dma_w_valid_0;	// src/main/scala/device/AXI4DMA.scala:89:42
  wire        io_extra_dma_aw_valid_0;	// src/main/scala/device/AXI4DMA.scala:88:43
  reg         r_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_ar_ready_0 = io_in_r_ready | ~r_busy;	// src/main/scala/device/AXI4Slave.scala:71:{29,32}, src/main/scala/utils/StopWatch.scala:24:20
  reg         ren_REG;	// src/main/scala/device/AXI4Slave.scala:73:17
  reg         io_in_r_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg         w_busy;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        io_in_w_ready_0 = io_in_aw_valid | w_busy;	// src/main/scala/device/AXI4Slave.scala:95:30, src/main/scala/utils/StopWatch.scala:24:20
  reg         io_in_b_valid_r;	// src/main/scala/utils/StopWatch.scala:24:20
  reg  [31:0] dest;	// src/main/scala/device/AXI4DMA.scala:34:17
  reg  [31:0] src;	// src/main/scala/device/AXI4DMA.scala:35:16
  reg  [31:0] len;	// src/main/scala/device/AXI4DMA.scala:36:20
  reg  [31:0] data;	// src/main/scala/device/AXI4DMA.scala:39:17
  reg  [2:0]  state;	// src/main/scala/device/AXI4DMA.scala:42:22
  wire        io_extra_dma_ar_valid_0 = state == 3'h1;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22, :53:15
  wire        io_extra_dma_r_ready_0 = state == 3'h2;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22, :54:15
  wire        _wSend_T = io_extra_dma_aw_ready & io_extra_dma_aw_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:88:43
  reg         awAck;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        _wSend_T_1 = io_extra_dma_w_ready & io_extra_dma_w_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:89:42
  reg         wAck;	// src/main/scala/utils/StopWatch.scala:24:20
  wire        wSend = _wSend_T & _wSend_T_1 | awAck & wAck;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:63:{25,49,59}, src/main/scala/utils/StopWatch.scala:24:20
  wire        _io_extra_dma_w_valid_T = state == 3'h3;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22, :65:15
  wire        io_extra_dma_b_ready_0 = state == 3'h4;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22, :66:15
  assign io_extra_dma_aw_valid_0 = _io_extra_dma_w_valid_T & ~awAck;	// src/main/scala/device/AXI4DMA.scala:65:15, :88:{43,46}, src/main/scala/utils/StopWatch.scala:24:20
  assign io_extra_dma_w_valid_0 = _io_extra_dma_w_valid_T & ~wAck;	// src/main/scala/device/AXI4DMA.scala:65:15, :89:{42,45}, src/main/scala/utils/StopWatch.scala:24:20
  wire [18:0] _io_extra_dma_w_bits_strb_T_3 = 19'hF << {16'h0, dest[2], 2'h0};	// src/main/scala/device/AXI4DMA.scala:34:17, :70:17, :91:{41,49}
  always @(posedge clock) begin	// src/main/scala/device/AXI4DMA.scala:29:7
    automatic logic        _io_in_b_valid_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic        _GEN;	// src/main/scala/device/AXI4DMA.scala:54:36
    automatic logic        _GEN_0;	// src/main/scala/device/AXI4DMA.scala:66:37
    automatic logic [7:0]  _GEN_1 = io_in_w_bits_strb >> io_in_aw_bits_addr[2:0];	// src/main/scala/device/AXI4DMA.scala:102:{77,85}
    automatic logic [31:0] _GEN_2;	// src/main/scala/device/AXI4DMA.scala:102:92
    _io_in_b_valid_T_1 = io_in_w_ready_0 & io_in_w_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:95:30
    _GEN = io_extra_dma_r_ready_0 & io_extra_dma_r_valid;	// src/main/scala/device/AXI4DMA.scala:54:{15,36}
    _GEN_0 = io_extra_dma_b_ready_0 & io_extra_dma_b_valid;	// src/main/scala/device/AXI4DMA.scala:66:{15,37}
    _GEN_2 = {{8{_GEN_1[3]}}, {8{_GEN_1[2]}}, {8{_GEN_1[1]}}, {8{_GEN_1[0]}}};	// src/main/scala/device/AXI4DMA.scala:102:{77,92}, src/main/scala/utils/BitUtils.scala:27:{29,45}
    if (reset) begin	// src/main/scala/device/AXI4DMA.scala:29:7
      r_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      ren_REG <= 1'h0;	// src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
      io_in_r_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      w_busy <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      io_in_b_valid_r <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      len <= 32'h0;	// src/main/scala/device/AXI4DMA.scala:36:20
      state <= 3'h0;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22
      awAck <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
      wAck <= 1'h0;	// src/main/scala/utils/StopWatch.scala:24:20
    end
    else begin	// src/main/scala/device/AXI4DMA.scala:29:7
      automatic logic _io_in_r_valid_T = io_in_ar_ready_0 & io_in_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:71:29
      automatic logic _io_in_r_valid_T_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _io_in_b_valid_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _io_in_r_valid_T_3 = io_in_r_ready & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      _io_in_b_valid_T_2 = io_in_b_ready & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20
      r_busy <= _io_in_r_valid_T | ~_io_in_r_valid_T_3 & r_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      ren_REG <= _io_in_r_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17
      io_in_r_valid_r <=
        ren_REG & (_io_in_r_valid_T | r_busy) | ~_io_in_r_valid_T_3 & io_in_r_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:73:17, :74:{35,50}, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      w_busy <= ~w_busy & io_in_aw_valid | ~_io_in_b_valid_T_2 & w_busy;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      io_in_b_valid_r <= _io_in_b_valid_T_1 | ~_io_in_b_valid_T_2 & io_in_b_valid_r;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/utils/StopWatch.scala:24:20, :26:{19,23}, :27:{20,24}
      if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[3:0] == 4'h8)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:102:10, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
        len <= io_in_w_bits_data[31:0] & _GEN_2 | len & ~_GEN_2;	// src/main/scala/device/AXI4DMA.scala:36:20, :102:{42,92}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
      else if (_GEN_0)	// src/main/scala/device/AXI4DMA.scala:66:37
        len <= len - 32'h4;	// src/main/scala/device/AXI4DMA.scala:36:20, :67:16
      if (_GEN_0)	// src/main/scala/device/AXI4DMA.scala:66:37
        state <= {2'h0, len > 32'h4};	// src/main/scala/device/AXI4DMA.scala:36:20, :42:22, :70:{17,22}
      else if (_io_extra_dma_w_valid_T & wSend)	// src/main/scala/device/AXI4DMA.scala:63:49, :65:{15,31}
        state <= 3'h4;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22
      else if (_GEN)	// src/main/scala/device/AXI4DMA.scala:54:36
        state <= 3'h3;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22
      else if (io_extra_dma_ar_valid_0 & io_extra_dma_ar_ready)	// src/main/scala/device/AXI4DMA.scala:53:{15,30}
        state <= 3'h2;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22
      else if (state == 3'h0 & (|len))	// src/main/scala/device/AXI4DMA.scala:29:7, :36:20, :42:22, :52:{15,26,33}
        state <= 3'h1;	// src/main/scala/device/AXI4DMA.scala:29:7, :42:22
      awAck <= ~wSend & (_wSend_T | awAck);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:63:49, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
      wAck <= ~wSend & (_wSend_T_1 | wAck);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:63:49, src/main/scala/utils/StopWatch.scala:24:20, :30:{20,24}, :31:{19,23}
    end
    if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[3:0] == 4'h0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:102:10, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:32:{32,41}
      dest <= io_in_w_bits_data[31:0] & _GEN_2 | dest & ~_GEN_2;	// src/main/scala/device/AXI4DMA.scala:34:17, :102:{42,92}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    else if (_GEN_0)	// src/main/scala/device/AXI4DMA.scala:66:37
      dest <= dest + 32'h4;	// src/main/scala/device/AXI4DMA.scala:34:17, :68:18, :70:22
    if (_io_in_b_valid_T_1 & io_in_aw_bits_addr[3:0] == 4'h4)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/device/AXI4DMA.scala:91:68, :102:10, src/main/scala/utils/RegMap.scala:32:{32,41}
      src <= io_in_w_bits_data[31:0] & _GEN_2 | src & ~_GEN_2;	// src/main/scala/device/AXI4DMA.scala:35:16, :102:{42,92}, src/main/scala/utils/BitUtils.scala:34:{14,26,37,39}
    else if (_GEN_0)	// src/main/scala/device/AXI4DMA.scala:66:37
      src <= src + 32'h4;	// src/main/scala/device/AXI4DMA.scala:35:16, :69:16, :70:22
    if (_GEN)	// src/main/scala/device/AXI4DMA.scala:54:36
      data <= src[2] ? io_extra_dma_r_bits_data[63:32] : io_extra_dma_r_bits_data[31:0];	// src/main/scala/device/AXI4DMA.scala:35:16, :39:17, :55:{10,37,74}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/device/AXI4DMA.scala:29:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4DMA.scala:29:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/device/AXI4DMA.scala:29:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/device/AXI4DMA.scala:29:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/device/AXI4DMA.scala:29:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4DMA.scala:29:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/device/AXI4DMA.scala:29:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/device/AXI4DMA.scala:29:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/device/AXI4DMA.scala:29:7
        end	// src/main/scala/device/AXI4DMA.scala:29:7
        r_busy = _RANDOM[3'h0][0];	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/utils/StopWatch.scala:24:20
        ren_REG = _RANDOM[3'h0][1];	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/device/AXI4Slave.scala:73:17, src/main/scala/utils/StopWatch.scala:24:20
        io_in_r_valid_r = _RANDOM[3'h0][2];	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/utils/StopWatch.scala:24:20
        w_busy = _RANDOM[3'h0][3];	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/utils/StopWatch.scala:24:20
        io_in_b_valid_r = _RANDOM[3'h0][4];	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/utils/StopWatch.scala:24:20
        dest = {_RANDOM[3'h0][31:5], _RANDOM[3'h1][4:0]};	// src/main/scala/device/AXI4DMA.scala:29:7, :34:17, src/main/scala/utils/StopWatch.scala:24:20
        src = {_RANDOM[3'h1][31:5], _RANDOM[3'h2][4:0]};	// src/main/scala/device/AXI4DMA.scala:29:7, :34:17, :35:16
        len = {_RANDOM[3'h2][31:5], _RANDOM[3'h3][4:0]};	// src/main/scala/device/AXI4DMA.scala:29:7, :35:16, :36:20
        data = {_RANDOM[3'h3][31:5], _RANDOM[3'h4][4:0]};	// src/main/scala/device/AXI4DMA.scala:29:7, :36:20, :39:17
        state = _RANDOM[3'h4][7:5];	// src/main/scala/device/AXI4DMA.scala:29:7, :39:17, :42:22
        awAck = _RANDOM[3'h4][8];	// src/main/scala/device/AXI4DMA.scala:29:7, :39:17, src/main/scala/utils/StopWatch.scala:24:20
        wAck = _RANDOM[3'h4][9];	// src/main/scala/device/AXI4DMA.scala:29:7, :39:17, src/main/scala/utils/StopWatch.scala:24:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4DMA.scala:29:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/device/AXI4DMA.scala:29:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_aw_ready = ~w_busy;	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/device/AXI4Slave.scala:94:18, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_w_ready = io_in_w_ready_0;	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/device/AXI4Slave.scala:95:30
  assign io_in_b_valid = io_in_b_valid_r;	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_ar_ready = io_in_ar_ready_0;	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/device/AXI4Slave.scala:71:29
  assign io_in_r_valid = io_in_r_valid_r;	// src/main/scala/device/AXI4DMA.scala:29:7, src/main/scala/utils/StopWatch.scala:24:20
  assign io_in_r_bits_data =
    {32'h0,
     (io_in_ar_bits_addr[3:0] == 4'h0 ? dest : 32'h0)
       | (io_in_ar_bits_addr[3:0] == 4'h4 ? src : 32'h0)
       | (io_in_ar_bits_addr[3:0] == 4'h8 ? len : 32'h0)};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/device/AXI4DMA.scala:29:7, :34:17, :35:16, :36:20, :91:68, :101:33, src/main/scala/utils/LookupTree.scala:24:34, src/main/scala/utils/RegMap.scala:30:11
  assign io_extra_dma_aw_valid = io_extra_dma_aw_valid_0;	// src/main/scala/device/AXI4DMA.scala:29:7, :88:43
  assign io_extra_dma_aw_bits_addr = dest;	// src/main/scala/device/AXI4DMA.scala:29:7, :34:17
  assign io_extra_dma_w_valid = io_extra_dma_w_valid_0;	// src/main/scala/device/AXI4DMA.scala:29:7, :89:42
  assign io_extra_dma_w_bits_data = {2{data}};	// src/main/scala/device/AXI4DMA.scala:29:7, :39:17, :90:26
  assign io_extra_dma_w_bits_strb = _io_extra_dma_w_bits_strb_T_3[7:0];	// src/main/scala/device/AXI4DMA.scala:29:7, :91:{19,41}
  assign io_extra_dma_b_ready = io_extra_dma_b_ready_0;	// src/main/scala/device/AXI4DMA.scala:29:7, :66:15
  assign io_extra_dma_ar_valid = io_extra_dma_ar_valid_0;	// src/main/scala/device/AXI4DMA.scala:29:7, :53:15
  assign io_extra_dma_ar_bits_addr = src;	// src/main/scala/device/AXI4DMA.scala:29:7, :35:16
  assign io_extra_dma_r_ready = io_extra_dma_r_ready_0;	// src/main/scala/device/AXI4DMA.scala:29:7, :54:15
endmodule

module SimMMIO(	// src/main/scala/sim/SimMMIO.scala:27:7
  input         clock,	// src/main/scala/sim/SimMMIO.scala:27:7
                reset,	// src/main/scala/sim/SimMMIO.scala:27:7
  output        io_rw_req_ready,	// src/main/scala/sim/SimMMIO.scala:28:14
  input         io_rw_req_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  input  [31:0] io_rw_req_bits_addr,	// src/main/scala/sim/SimMMIO.scala:28:14
  input  [3:0]  io_rw_req_bits_cmd,	// src/main/scala/sim/SimMMIO.scala:28:14
  input  [7:0]  io_rw_req_bits_wmask,	// src/main/scala/sim/SimMMIO.scala:28:14
  input  [63:0] io_rw_req_bits_wdata,	// src/main/scala/sim/SimMMIO.scala:28:14
  input         io_rw_resp_ready,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_rw_resp_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  output [3:0]  io_rw_resp_bits_cmd,	// src/main/scala/sim/SimMMIO.scala:28:14
  output [63:0] io_rw_resp_bits_rdata,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_meip,	// src/main/scala/sim/SimMMIO.scala:28:14
  input         io_dma_aw_ready,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_dma_aw_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  output [31:0] io_dma_aw_bits_addr,	// src/main/scala/sim/SimMMIO.scala:28:14
  input         io_dma_w_ready,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_dma_w_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  output [63:0] io_dma_w_bits_data,	// src/main/scala/sim/SimMMIO.scala:28:14
  output [7:0]  io_dma_w_bits_strb,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_dma_b_ready,	// src/main/scala/sim/SimMMIO.scala:28:14
  input         io_dma_b_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
                io_dma_ar_ready,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_dma_ar_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  output [31:0] io_dma_ar_bits_addr,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_dma_r_ready,	// src/main/scala/sim/SimMMIO.scala:28:14
  input         io_dma_r_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  input  [63:0] io_dma_r_bits_data,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_uart_out_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  output [7:0]  io_uart_out_ch,	// src/main/scala/sim/SimMMIO.scala:28:14
  output        io_uart_in_valid,	// src/main/scala/sim/SimMMIO.scala:28:14
  input  [7:0]  io_uart_in_ch	// src/main/scala/sim/SimMMIO.scala:28:14
);

  wire        _dma_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _dma_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _dma_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _dma_io_in_bridge_io_out_aw_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _dma_io_in_bridge_io_out_aw_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _dma_io_in_bridge_io_out_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _dma_io_in_bridge_io_out_w_bits_data;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [7:0]  _dma_io_in_bridge_io_out_w_bits_strb;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _dma_io_in_bridge_io_out_b_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _dma_io_in_bridge_io_out_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _dma_io_in_bridge_io_out_ar_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _dma_io_in_bridge_io_out_r_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _meipGen_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _meipGen_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _meipGen_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _meipGen_io_in_bridge_io_out_aw_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _meipGen_io_in_bridge_io_out_aw_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _meipGen_io_in_bridge_io_out_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _meipGen_io_in_bridge_io_out_w_bits_data;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [7:0]  _meipGen_io_in_bridge_io_out_w_bits_strb;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _meipGen_io_in_bridge_io_out_b_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _meipGen_io_in_bridge_io_out_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _meipGen_io_in_bridge_io_out_r_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _flash_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _flash_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _flash_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _flash_io_in_bridge_io_out_aw_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _flash_io_in_bridge_io_out_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _flash_io_in_bridge_io_out_b_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _flash_io_in_bridge_io_out_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _flash_io_in_bridge_io_out_ar_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _flash_io_in_bridge_io_out_r_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _uart_io_in_bridge_io_in_req_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _uart_io_in_bridge_io_in_resp_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _uart_io_in_bridge_io_in_resp_bits_rdata;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _uart_io_in_bridge_io_out_aw_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _uart_io_in_bridge_io_out_aw_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _uart_io_in_bridge_io_out_w_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [63:0] _uart_io_in_bridge_io_out_w_bits_data;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [7:0]  _uart_io_in_bridge_io_out_w_bits_strb;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _uart_io_in_bridge_io_out_b_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _uart_io_in_bridge_io_out_ar_valid;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire [31:0] _uart_io_in_bridge_io_out_ar_bits_addr;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _uart_io_in_bridge_io_out_r_ready;	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  wire        _dma_io_in_aw_ready;	// src/main/scala/sim/SimMMIO.scala:53:19
  wire        _dma_io_in_w_ready;	// src/main/scala/sim/SimMMIO.scala:53:19
  wire        _dma_io_in_b_valid;	// src/main/scala/sim/SimMMIO.scala:53:19
  wire        _dma_io_in_ar_ready;	// src/main/scala/sim/SimMMIO.scala:53:19
  wire        _dma_io_in_r_valid;	// src/main/scala/sim/SimMMIO.scala:53:19
  wire [63:0] _dma_io_in_r_bits_data;	// src/main/scala/sim/SimMMIO.scala:53:19
  wire        _meipGen_io_in_aw_ready;	// src/main/scala/sim/SimMMIO.scala:52:23
  wire        _meipGen_io_in_w_ready;	// src/main/scala/sim/SimMMIO.scala:52:23
  wire        _meipGen_io_in_b_valid;	// src/main/scala/sim/SimMMIO.scala:52:23
  wire        _meipGen_io_in_ar_ready;	// src/main/scala/sim/SimMMIO.scala:52:23
  wire        _meipGen_io_in_r_valid;	// src/main/scala/sim/SimMMIO.scala:52:23
  wire [63:0] _meipGen_io_in_r_bits_data;	// src/main/scala/sim/SimMMIO.scala:52:23
  wire        _flash_io_in_aw_ready;	// src/main/scala/sim/SimMMIO.scala:50:21
  wire        _flash_io_in_w_ready;	// src/main/scala/sim/SimMMIO.scala:50:21
  wire        _flash_io_in_b_valid;	// src/main/scala/sim/SimMMIO.scala:50:21
  wire        _flash_io_in_ar_ready;	// src/main/scala/sim/SimMMIO.scala:50:21
  wire        _flash_io_in_r_valid;	// src/main/scala/sim/SimMMIO.scala:50:21
  wire [63:0] _flash_io_in_r_bits_data;	// src/main/scala/sim/SimMMIO.scala:50:21
  wire        _uart_io_in_aw_ready;	// src/main/scala/sim/SimMMIO.scala:48:20
  wire        _uart_io_in_w_ready;	// src/main/scala/sim/SimMMIO.scala:48:20
  wire        _uart_io_in_b_valid;	// src/main/scala/sim/SimMMIO.scala:48:20
  wire        _uart_io_in_ar_ready;	// src/main/scala/sim/SimMMIO.scala:48:20
  wire        _uart_io_in_r_valid;	// src/main/scala/sim/SimMMIO.scala:48:20
  wire [63:0] _uart_io_in_r_bits_data;	// src/main/scala/sim/SimMMIO.scala:48:20
  wire        _xbar_io_out_0_req_valid;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [31:0] _xbar_io_out_0_req_bits_addr;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [3:0]  _xbar_io_out_0_req_bits_cmd;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [7:0]  _xbar_io_out_0_req_bits_wmask;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [63:0] _xbar_io_out_0_req_bits_wdata;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire        _xbar_io_out_0_resp_ready;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire        _xbar_io_out_1_req_valid;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [31:0] _xbar_io_out_1_req_bits_addr;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [3:0]  _xbar_io_out_1_req_bits_cmd;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [7:0]  _xbar_io_out_1_req_bits_wmask;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [63:0] _xbar_io_out_1_req_bits_wdata;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire        _xbar_io_out_1_resp_ready;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire        _xbar_io_out_2_req_valid;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [31:0] _xbar_io_out_2_req_bits_addr;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [3:0]  _xbar_io_out_2_req_bits_cmd;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [7:0]  _xbar_io_out_2_req_bits_wmask;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [63:0] _xbar_io_out_2_req_bits_wdata;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire        _xbar_io_out_2_resp_ready;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire        _xbar_io_out_3_req_valid;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [31:0] _xbar_io_out_3_req_bits_addr;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [3:0]  _xbar_io_out_3_req_bits_cmd;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [7:0]  _xbar_io_out_3_req_bits_wmask;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire [63:0] _xbar_io_out_3_req_bits_wdata;	// src/main/scala/sim/SimMMIO.scala:45:20
  wire        _xbar_io_out_3_resp_ready;	// src/main/scala/sim/SimMMIO.scala:45:20
  SimpleBusCrossbar1toN_1 xbar (	// src/main/scala/sim/SimMMIO.scala:45:20
    .clock                    (clock),
    .reset                    (reset),
    .io_in_req_ready          (io_rw_req_ready),
    .io_in_req_valid          (io_rw_req_valid),
    .io_in_req_bits_addr      (io_rw_req_bits_addr),
    .io_in_req_bits_cmd       (io_rw_req_bits_cmd),
    .io_in_req_bits_wmask     (io_rw_req_bits_wmask),
    .io_in_req_bits_wdata     (io_rw_req_bits_wdata),
    .io_in_resp_ready         (io_rw_resp_ready),
    .io_in_resp_valid         (io_rw_resp_valid),
    .io_in_resp_bits_cmd      (io_rw_resp_bits_cmd),
    .io_in_resp_bits_rdata    (io_rw_resp_bits_rdata),
    .io_out_0_req_ready       (_uart_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_0_req_valid       (_xbar_io_out_0_req_valid),
    .io_out_0_req_bits_addr   (_xbar_io_out_0_req_bits_addr),
    .io_out_0_req_bits_cmd    (_xbar_io_out_0_req_bits_cmd),
    .io_out_0_req_bits_wmask  (_xbar_io_out_0_req_bits_wmask),
    .io_out_0_req_bits_wdata  (_xbar_io_out_0_req_bits_wdata),
    .io_out_0_resp_ready      (_xbar_io_out_0_resp_ready),
    .io_out_0_resp_valid      (_uart_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_0_resp_bits_rdata (_uart_io_in_bridge_io_in_resp_bits_rdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_req_ready       (_flash_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_req_valid       (_xbar_io_out_1_req_valid),
    .io_out_1_req_bits_addr   (_xbar_io_out_1_req_bits_addr),
    .io_out_1_req_bits_cmd    (_xbar_io_out_1_req_bits_cmd),
    .io_out_1_req_bits_wmask  (_xbar_io_out_1_req_bits_wmask),
    .io_out_1_req_bits_wdata  (_xbar_io_out_1_req_bits_wdata),
    .io_out_1_resp_ready      (_xbar_io_out_1_resp_ready),
    .io_out_1_resp_valid      (_flash_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_1_resp_bits_rdata (_flash_io_in_bridge_io_in_resp_bits_rdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_2_req_ready       (_meipGen_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_2_req_valid       (_xbar_io_out_2_req_valid),
    .io_out_2_req_bits_addr   (_xbar_io_out_2_req_bits_addr),
    .io_out_2_req_bits_cmd    (_xbar_io_out_2_req_bits_cmd),
    .io_out_2_req_bits_wmask  (_xbar_io_out_2_req_bits_wmask),
    .io_out_2_req_bits_wdata  (_xbar_io_out_2_req_bits_wdata),
    .io_out_2_resp_ready      (_xbar_io_out_2_resp_ready),
    .io_out_2_resp_valid      (_meipGen_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_2_resp_bits_rdata (_meipGen_io_in_bridge_io_in_resp_bits_rdata),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_3_req_ready       (_dma_io_in_bridge_io_in_req_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_3_req_valid       (_xbar_io_out_3_req_valid),
    .io_out_3_req_bits_addr   (_xbar_io_out_3_req_bits_addr),
    .io_out_3_req_bits_cmd    (_xbar_io_out_3_req_bits_cmd),
    .io_out_3_req_bits_wmask  (_xbar_io_out_3_req_bits_wmask),
    .io_out_3_req_bits_wdata  (_xbar_io_out_3_req_bits_wdata),
    .io_out_3_resp_ready      (_xbar_io_out_3_resp_ready),
    .io_out_3_resp_valid      (_dma_io_in_bridge_io_in_resp_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_out_3_resp_bits_rdata (_dma_io_in_bridge_io_in_resp_bits_rdata)	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
  );
  AXI4UART uart (	// src/main/scala/sim/SimMMIO.scala:48:20
    .clock              (clock),
    .reset              (reset),
    .io_in_aw_ready     (_uart_io_in_aw_ready),
    .io_in_aw_valid     (_uart_io_in_bridge_io_out_aw_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_aw_bits_addr (_uart_io_in_bridge_io_out_aw_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_ready      (_uart_io_in_w_ready),
    .io_in_w_valid      (_uart_io_in_bridge_io_out_w_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_data  (_uart_io_in_bridge_io_out_w_bits_data),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_strb  (_uart_io_in_bridge_io_out_w_bits_strb),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_ready      (_uart_io_in_bridge_io_out_b_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_valid      (_uart_io_in_b_valid),
    .io_in_ar_ready     (_uart_io_in_ar_ready),
    .io_in_ar_valid     (_uart_io_in_bridge_io_out_ar_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_ar_bits_addr (_uart_io_in_bridge_io_out_ar_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_ready      (_uart_io_in_bridge_io_out_r_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_valid      (_uart_io_in_r_valid),
    .io_in_r_bits_data  (_uart_io_in_r_bits_data),
    .io_extra_out_valid (io_uart_out_valid),
    .io_extra_out_ch    (io_uart_out_ch),
    .io_extra_in_valid  (io_uart_in_valid),
    .io_extra_in_ch     (io_uart_in_ch)
  );
  AXI4Flash flash (	// src/main/scala/sim/SimMMIO.scala:50:21
    .clock              (clock),
    .reset              (reset),
    .io_in_aw_ready     (_flash_io_in_aw_ready),
    .io_in_aw_valid     (_flash_io_in_bridge_io_out_aw_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_ready      (_flash_io_in_w_ready),
    .io_in_w_valid      (_flash_io_in_bridge_io_out_w_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_ready      (_flash_io_in_bridge_io_out_b_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_valid      (_flash_io_in_b_valid),
    .io_in_ar_ready     (_flash_io_in_ar_ready),
    .io_in_ar_valid     (_flash_io_in_bridge_io_out_ar_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_ar_bits_addr (_flash_io_in_bridge_io_out_ar_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_ready      (_flash_io_in_bridge_io_out_r_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_valid      (_flash_io_in_r_valid),
    .io_in_r_bits_data  (_flash_io_in_r_bits_data)
  );
  AXI4MeipGen meipGen (	// src/main/scala/sim/SimMMIO.scala:52:23
    .clock              (clock),
    .reset              (reset),
    .io_in_aw_ready     (_meipGen_io_in_aw_ready),
    .io_in_aw_valid     (_meipGen_io_in_bridge_io_out_aw_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_aw_bits_addr (_meipGen_io_in_bridge_io_out_aw_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_ready      (_meipGen_io_in_w_ready),
    .io_in_w_valid      (_meipGen_io_in_bridge_io_out_w_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_data  (_meipGen_io_in_bridge_io_out_w_bits_data),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_strb  (_meipGen_io_in_bridge_io_out_w_bits_strb),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_ready      (_meipGen_io_in_bridge_io_out_b_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_valid      (_meipGen_io_in_b_valid),
    .io_in_ar_ready     (_meipGen_io_in_ar_ready),
    .io_in_ar_valid     (_meipGen_io_in_bridge_io_out_ar_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_ready      (_meipGen_io_in_bridge_io_out_r_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_valid      (_meipGen_io_in_r_valid),
    .io_in_r_bits_data  (_meipGen_io_in_r_bits_data),
    .io_extra_meip      (io_meip)
  );
  AXI4DMA dma (	// src/main/scala/sim/SimMMIO.scala:53:19
    .clock                     (clock),
    .reset                     (reset),
    .io_in_aw_ready            (_dma_io_in_aw_ready),
    .io_in_aw_valid            (_dma_io_in_bridge_io_out_aw_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_aw_bits_addr        (_dma_io_in_bridge_io_out_aw_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_ready             (_dma_io_in_w_ready),
    .io_in_w_valid             (_dma_io_in_bridge_io_out_w_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_data         (_dma_io_in_bridge_io_out_w_bits_data),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_w_bits_strb         (_dma_io_in_bridge_io_out_w_bits_strb),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_ready             (_dma_io_in_bridge_io_out_b_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_b_valid             (_dma_io_in_b_valid),
    .io_in_ar_ready            (_dma_io_in_ar_ready),
    .io_in_ar_valid            (_dma_io_in_bridge_io_out_ar_valid),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_ar_bits_addr        (_dma_io_in_bridge_io_out_ar_bits_addr),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_ready             (_dma_io_in_bridge_io_out_r_ready),	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .io_in_r_valid             (_dma_io_in_r_valid),
    .io_in_r_bits_data         (_dma_io_in_r_bits_data),
    .io_extra_dma_aw_ready     (io_dma_aw_ready),
    .io_extra_dma_aw_valid     (io_dma_aw_valid),
    .io_extra_dma_aw_bits_addr (io_dma_aw_bits_addr),
    .io_extra_dma_w_ready      (io_dma_w_ready),
    .io_extra_dma_w_valid      (io_dma_w_valid),
    .io_extra_dma_w_bits_data  (io_dma_w_bits_data),
    .io_extra_dma_w_bits_strb  (io_dma_w_bits_strb),
    .io_extra_dma_b_ready      (io_dma_b_ready),
    .io_extra_dma_b_valid      (io_dma_b_valid),
    .io_extra_dma_ar_ready     (io_dma_ar_ready),
    .io_extra_dma_ar_valid     (io_dma_ar_valid),
    .io_extra_dma_ar_bits_addr (io_dma_ar_bits_addr),
    .io_extra_dma_r_ready      (io_dma_r_ready),
    .io_extra_dma_r_valid      (io_dma_r_valid),
    .io_extra_dma_r_bits_data  (io_dma_r_bits_data)
  );
  SimpleBus2AXI4Converter_1 uart_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_uart_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_xbar_io_out_0_req_valid),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_addr   (_xbar_io_out_0_req_bits_addr),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_cmd    (_xbar_io_out_0_req_bits_cmd),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wmask  (_xbar_io_out_0_req_bits_wmask),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wdata  (_xbar_io_out_0_req_bits_wdata),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_ready      (_xbar_io_out_0_resp_ready),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_valid      (_uart_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_uart_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (_uart_io_in_aw_ready),	// src/main/scala/sim/SimMMIO.scala:48:20
    .io_out_aw_valid       (_uart_io_in_bridge_io_out_aw_valid),
    .io_out_aw_bits_addr   (_uart_io_in_bridge_io_out_aw_bits_addr),
    .io_out_w_ready        (_uart_io_in_w_ready),	// src/main/scala/sim/SimMMIO.scala:48:20
    .io_out_w_valid        (_uart_io_in_bridge_io_out_w_valid),
    .io_out_w_bits_data    (_uart_io_in_bridge_io_out_w_bits_data),
    .io_out_w_bits_strb    (_uart_io_in_bridge_io_out_w_bits_strb),
    .io_out_b_ready        (_uart_io_in_bridge_io_out_b_ready),
    .io_out_b_valid        (_uart_io_in_b_valid),	// src/main/scala/sim/SimMMIO.scala:48:20
    .io_out_ar_ready       (_uart_io_in_ar_ready),	// src/main/scala/sim/SimMMIO.scala:48:20
    .io_out_ar_valid       (_uart_io_in_bridge_io_out_ar_valid),
    .io_out_ar_bits_addr   (_uart_io_in_bridge_io_out_ar_bits_addr),
    .io_out_r_ready        (_uart_io_in_bridge_io_out_r_ready),
    .io_out_r_valid        (_uart_io_in_r_valid),	// src/main/scala/sim/SimMMIO.scala:48:20
    .io_out_r_bits_data    (_uart_io_in_r_bits_data)	// src/main/scala/sim/SimMMIO.scala:48:20
  );
  SimpleBus2AXI4Converter_1 flash_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_flash_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_xbar_io_out_1_req_valid),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_addr   (_xbar_io_out_1_req_bits_addr),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_cmd    (_xbar_io_out_1_req_bits_cmd),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wmask  (_xbar_io_out_1_req_bits_wmask),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wdata  (_xbar_io_out_1_req_bits_wdata),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_ready      (_xbar_io_out_1_resp_ready),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_valid      (_flash_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_flash_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (_flash_io_in_aw_ready),	// src/main/scala/sim/SimMMIO.scala:50:21
    .io_out_aw_valid       (_flash_io_in_bridge_io_out_aw_valid),
    .io_out_aw_bits_addr   (/* unused */),
    .io_out_w_ready        (_flash_io_in_w_ready),	// src/main/scala/sim/SimMMIO.scala:50:21
    .io_out_w_valid        (_flash_io_in_bridge_io_out_w_valid),
    .io_out_w_bits_data    (/* unused */),
    .io_out_w_bits_strb    (/* unused */),
    .io_out_b_ready        (_flash_io_in_bridge_io_out_b_ready),
    .io_out_b_valid        (_flash_io_in_b_valid),	// src/main/scala/sim/SimMMIO.scala:50:21
    .io_out_ar_ready       (_flash_io_in_ar_ready),	// src/main/scala/sim/SimMMIO.scala:50:21
    .io_out_ar_valid       (_flash_io_in_bridge_io_out_ar_valid),
    .io_out_ar_bits_addr   (_flash_io_in_bridge_io_out_ar_bits_addr),
    .io_out_r_ready        (_flash_io_in_bridge_io_out_r_ready),
    .io_out_r_valid        (_flash_io_in_r_valid),	// src/main/scala/sim/SimMMIO.scala:50:21
    .io_out_r_bits_data    (_flash_io_in_r_bits_data)	// src/main/scala/sim/SimMMIO.scala:50:21
  );
  SimpleBus2AXI4Converter_1 meipGen_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_meipGen_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_xbar_io_out_2_req_valid),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_addr   (_xbar_io_out_2_req_bits_addr),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_cmd    (_xbar_io_out_2_req_bits_cmd),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wmask  (_xbar_io_out_2_req_bits_wmask),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wdata  (_xbar_io_out_2_req_bits_wdata),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_ready      (_xbar_io_out_2_resp_ready),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_valid      (_meipGen_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_meipGen_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (_meipGen_io_in_aw_ready),	// src/main/scala/sim/SimMMIO.scala:52:23
    .io_out_aw_valid       (_meipGen_io_in_bridge_io_out_aw_valid),
    .io_out_aw_bits_addr   (_meipGen_io_in_bridge_io_out_aw_bits_addr),
    .io_out_w_ready        (_meipGen_io_in_w_ready),	// src/main/scala/sim/SimMMIO.scala:52:23
    .io_out_w_valid        (_meipGen_io_in_bridge_io_out_w_valid),
    .io_out_w_bits_data    (_meipGen_io_in_bridge_io_out_w_bits_data),
    .io_out_w_bits_strb    (_meipGen_io_in_bridge_io_out_w_bits_strb),
    .io_out_b_ready        (_meipGen_io_in_bridge_io_out_b_ready),
    .io_out_b_valid        (_meipGen_io_in_b_valid),	// src/main/scala/sim/SimMMIO.scala:52:23
    .io_out_ar_ready       (_meipGen_io_in_ar_ready),	// src/main/scala/sim/SimMMIO.scala:52:23
    .io_out_ar_valid       (_meipGen_io_in_bridge_io_out_ar_valid),
    .io_out_ar_bits_addr   (/* unused */),
    .io_out_r_ready        (_meipGen_io_in_bridge_io_out_r_ready),
    .io_out_r_valid        (_meipGen_io_in_r_valid),	// src/main/scala/sim/SimMMIO.scala:52:23
    .io_out_r_bits_data    (_meipGen_io_in_r_bits_data)	// src/main/scala/sim/SimMMIO.scala:52:23
  );
  SimpleBus2AXI4Converter_1 dma_io_in_bridge (	// src/main/scala/bus/simplebus/ToAXI4.scala:204:24
    .clock                 (clock),
    .reset                 (reset),
    .io_in_req_ready       (_dma_io_in_bridge_io_in_req_ready),
    .io_in_req_valid       (_xbar_io_out_3_req_valid),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_addr   (_xbar_io_out_3_req_bits_addr),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_cmd    (_xbar_io_out_3_req_bits_cmd),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wmask  (_xbar_io_out_3_req_bits_wmask),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_req_bits_wdata  (_xbar_io_out_3_req_bits_wdata),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_ready      (_xbar_io_out_3_resp_ready),	// src/main/scala/sim/SimMMIO.scala:45:20
    .io_in_resp_valid      (_dma_io_in_bridge_io_in_resp_valid),
    .io_in_resp_bits_rdata (_dma_io_in_bridge_io_in_resp_bits_rdata),
    .io_out_aw_ready       (_dma_io_in_aw_ready),	// src/main/scala/sim/SimMMIO.scala:53:19
    .io_out_aw_valid       (_dma_io_in_bridge_io_out_aw_valid),
    .io_out_aw_bits_addr   (_dma_io_in_bridge_io_out_aw_bits_addr),
    .io_out_w_ready        (_dma_io_in_w_ready),	// src/main/scala/sim/SimMMIO.scala:53:19
    .io_out_w_valid        (_dma_io_in_bridge_io_out_w_valid),
    .io_out_w_bits_data    (_dma_io_in_bridge_io_out_w_bits_data),
    .io_out_w_bits_strb    (_dma_io_in_bridge_io_out_w_bits_strb),
    .io_out_b_ready        (_dma_io_in_bridge_io_out_b_ready),
    .io_out_b_valid        (_dma_io_in_b_valid),	// src/main/scala/sim/SimMMIO.scala:53:19
    .io_out_ar_ready       (_dma_io_in_ar_ready),	// src/main/scala/sim/SimMMIO.scala:53:19
    .io_out_ar_valid       (_dma_io_in_bridge_io_out_ar_valid),
    .io_out_ar_bits_addr   (_dma_io_in_bridge_io_out_ar_bits_addr),
    .io_out_r_ready        (_dma_io_in_bridge_io_out_r_ready),
    .io_out_r_valid        (_dma_io_in_r_valid),	// src/main/scala/sim/SimMMIO.scala:53:19
    .io_out_r_bits_data    (_dma_io_in_r_bits_data)	// src/main/scala/sim/SimMMIO.scala:53:19
  );
endmodule

module SimTop(	// src/main/scala/sim/NutShellSim.scala:26:7
  input         clock,	// src/main/scala/sim/NutShellSim.scala:26:7
                reset,	// src/main/scala/sim/NutShellSim.scala:26:7
  output [63:0] difftest_step,	// difftest/src/main/scala/Difftest.scala:393:22
  input         difftest_perfCtrl_clean,	// difftest/src/main/scala/Difftest.scala:393:22
                difftest_perfCtrl_dump,	// difftest/src/main/scala/Difftest.scala:393:22
  input  [63:0] difftest_logCtrl_begin,	// difftest/src/main/scala/Difftest.scala:393:22
                difftest_logCtrl_end,	// difftest/src/main/scala/Difftest.scala:393:22
                difftest_logCtrl_level,	// difftest/src/main/scala/Difftest.scala:393:22
  output        difftest_uart_out_valid,	// difftest/src/main/scala/Difftest.scala:393:22
  output [7:0]  difftest_uart_out_ch,	// difftest/src/main/scala/Difftest.scala:393:22
  output        difftest_uart_in_valid,	// difftest/src/main/scala/Difftest.scala:393:22
  input  [7:0]  difftest_uart_in_ch	// difftest/src/main/scala/Difftest.scala:393:22
);

  wire        _mmio_io_rw_req_ready;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _mmio_io_rw_resp_valid;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire [3:0]  _mmio_io_rw_resp_bits_cmd;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire [63:0] _mmio_io_rw_resp_bits_rdata;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _mmio_io_meip;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _mmio_io_dma_aw_valid;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire [31:0] _mmio_io_dma_aw_bits_addr;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _mmio_io_dma_w_valid;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire [63:0] _mmio_io_dma_w_bits_data;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire [7:0]  _mmio_io_dma_w_bits_strb;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _mmio_io_dma_b_ready;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _mmio_io_dma_ar_valid;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire [31:0] _mmio_io_dma_ar_bits_addr;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _mmio_io_dma_r_ready;	// src/main/scala/sim/NutShellSim.scala:33:20
  wire        _memdelay_io_in_aw_ready;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_in_w_ready;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_in_b_valid;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_in_ar_ready;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_in_r_valid;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire [63:0] _memdelay_io_in_r_bits_data;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_in_r_bits_last;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_out_aw_valid;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire [31:0] _memdelay_io_out_aw_bits_addr;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_out_w_valid;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire [63:0] _memdelay_io_out_w_bits_data;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_out_w_bits_last;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _memdelay_io_out_ar_valid;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire [31:0] _memdelay_io_out_ar_bits_addr;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire [7:0]  _memdelay_io_out_ar_bits_len;	// src/main/scala/sim/NutShellSim.scala:32:24
  wire        _mem_io_in_aw_ready;	// src/main/scala/sim/NutShellSim.scala:29:19
  wire        _mem_io_in_w_ready;	// src/main/scala/sim/NutShellSim.scala:29:19
  wire        _mem_io_in_b_valid;	// src/main/scala/sim/NutShellSim.scala:29:19
  wire        _mem_io_in_r_valid;	// src/main/scala/sim/NutShellSim.scala:29:19
  wire [63:0] _mem_io_in_r_bits_data;	// src/main/scala/sim/NutShellSim.scala:29:19
  wire        _mem_io_in_r_bits_last;	// src/main/scala/sim/NutShellSim.scala:29:19
  wire        _soc_io_mem_aw_valid;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [31:0] _soc_io_mem_aw_bits_addr;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [7:0]  _soc_io_mem_aw_bits_len;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_mem_w_valid;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [63:0] _soc_io_mem_w_bits_data;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_mem_w_bits_last;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_mem_ar_valid;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [31:0] _soc_io_mem_ar_bits_addr;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [7:0]  _soc_io_mem_ar_bits_len;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_mmio_req_valid;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [31:0] _soc_io_mmio_req_bits_addr;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [3:0]  _soc_io_mmio_req_bits_cmd;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [7:0]  _soc_io_mmio_req_bits_wmask;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [63:0] _soc_io_mmio_req_bits_wdata;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_mmio_resp_ready;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_frontend_aw_ready;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_frontend_w_ready;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_frontend_b_valid;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_frontend_ar_ready;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire        _soc_io_frontend_r_valid;	// src/main/scala/sim/NutShellSim.scala:28:19
  wire [63:0] _soc_io_frontend_r_bits_data;	// src/main/scala/sim/NutShellSim.scala:28:19
  reg  [63:0] difftest_timer;	// difftest/src/main/scala/Difftest.scala:397:24
  wire        difftest_log_enable =
    difftest_timer >= difftest_logCtrl_begin & difftest_timer < difftest_logCtrl_end;	// difftest/src/main/scala/Difftest.scala:397:24, :570:22, :571:{17,26,35}
  always @(posedge clock) begin	// src/main/scala/sim/NutShellSim.scala:26:7
    if (reset)	// src/main/scala/sim/NutShellSim.scala:26:7
      difftest_timer <= 64'h0;	// difftest/src/main/scala/Difftest.scala:397:24
    else	// src/main/scala/sim/NutShellSim.scala:26:7
      difftest_timer <= difftest_timer + 64'h1;	// difftest/src/main/scala/Difftest.scala:397:24, :398:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/sim/NutShellSim.scala:26:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/NutShellSim.scala:26:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/NutShellSim.scala:26:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/sim/NutShellSim.scala:26:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/sim/NutShellSim.scala:26:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/sim/NutShellSim.scala:26:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/sim/NutShellSim.scala:26:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/sim/NutShellSim.scala:26:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/sim/NutShellSim.scala:26:7
        end	// src/main/scala/sim/NutShellSim.scala:26:7
        difftest_timer = {_RANDOM[1'h0], _RANDOM[1'h1]};	// difftest/src/main/scala/Difftest.scala:397:24, src/main/scala/sim/NutShellSim.scala:26:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/sim/NutShellSim.scala:26:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/sim/NutShellSim.scala:26:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  NutShell soc (	// src/main/scala/sim/NutShellSim.scala:28:19
    .clock                    (clock),
    .reset                    (reset),
    .io_mem_aw_ready          (_memdelay_io_in_aw_ready),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_mem_aw_valid          (_soc_io_mem_aw_valid),
    .io_mem_aw_bits_addr      (_soc_io_mem_aw_bits_addr),
    .io_mem_aw_bits_len       (_soc_io_mem_aw_bits_len),
    .io_mem_w_ready           (_memdelay_io_in_w_ready),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_mem_w_valid           (_soc_io_mem_w_valid),
    .io_mem_w_bits_data       (_soc_io_mem_w_bits_data),
    .io_mem_w_bits_last       (_soc_io_mem_w_bits_last),
    .io_mem_b_valid           (_memdelay_io_in_b_valid),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_mem_ar_ready          (_memdelay_io_in_ar_ready),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_mem_ar_valid          (_soc_io_mem_ar_valid),
    .io_mem_ar_bits_addr      (_soc_io_mem_ar_bits_addr),
    .io_mem_ar_bits_len       (_soc_io_mem_ar_bits_len),
    .io_mem_r_valid           (_memdelay_io_in_r_valid),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_mem_r_bits_data       (_memdelay_io_in_r_bits_data),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_mem_r_bits_last       (_memdelay_io_in_r_bits_last),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_mmio_req_ready        (_mmio_io_rw_req_ready),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_mmio_req_valid        (_soc_io_mmio_req_valid),
    .io_mmio_req_bits_addr    (_soc_io_mmio_req_bits_addr),
    .io_mmio_req_bits_cmd     (_soc_io_mmio_req_bits_cmd),
    .io_mmio_req_bits_wmask   (_soc_io_mmio_req_bits_wmask),
    .io_mmio_req_bits_wdata   (_soc_io_mmio_req_bits_wdata),
    .io_mmio_resp_ready       (_soc_io_mmio_resp_ready),
    .io_mmio_resp_valid       (_mmio_io_rw_resp_valid),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_mmio_resp_bits_cmd    (_mmio_io_rw_resp_bits_cmd),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_mmio_resp_bits_rdata  (_mmio_io_rw_resp_bits_rdata),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_aw_ready     (_soc_io_frontend_aw_ready),
    .io_frontend_aw_valid     (_mmio_io_dma_aw_valid),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_aw_bits_addr (_mmio_io_dma_aw_bits_addr),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_w_ready      (_soc_io_frontend_w_ready),
    .io_frontend_w_valid      (_mmio_io_dma_w_valid),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_w_bits_data  (_mmio_io_dma_w_bits_data),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_w_bits_strb  (_mmio_io_dma_w_bits_strb),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_b_ready      (_mmio_io_dma_b_ready),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_b_valid      (_soc_io_frontend_b_valid),
    .io_frontend_ar_ready     (_soc_io_frontend_ar_ready),
    .io_frontend_ar_valid     (_mmio_io_dma_ar_valid),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_ar_bits_addr (_mmio_io_dma_ar_bits_addr),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_r_ready      (_mmio_io_dma_r_ready),	// src/main/scala/sim/NutShellSim.scala:33:20
    .io_frontend_r_valid      (_soc_io_frontend_r_valid),
    .io_frontend_r_bits_data  (_soc_io_frontend_r_bits_data),
    .io_meip                  (_mmio_io_meip)	// src/main/scala/sim/NutShellSim.scala:33:20
  );
  AXI4RAM mem (	// src/main/scala/sim/NutShellSim.scala:29:19
    .clock              (clock),
    .reset              (reset),
    .io_in_aw_ready     (_mem_io_in_aw_ready),
    .io_in_aw_valid     (_memdelay_io_out_aw_valid),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_aw_bits_addr (_memdelay_io_out_aw_bits_addr),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_w_ready      (_mem_io_in_w_ready),
    .io_in_w_valid      (_memdelay_io_out_w_valid),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_w_bits_data  (_memdelay_io_out_w_bits_data),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_w_bits_last  (_memdelay_io_out_w_bits_last),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_b_valid      (_mem_io_in_b_valid),
    .io_in_ar_valid     (_memdelay_io_out_ar_valid),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_ar_bits_addr (_memdelay_io_out_ar_bits_addr),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_ar_bits_len  (_memdelay_io_out_ar_bits_len),	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_r_valid      (_mem_io_in_r_valid),
    .io_in_r_bits_data  (_mem_io_in_r_bits_data),
    .io_in_r_bits_last  (_mem_io_in_r_bits_last)
  );
  AXI4Delayer memdelay (	// src/main/scala/sim/NutShellSim.scala:32:24
    .io_in_aw_ready      (_memdelay_io_in_aw_ready),
    .io_in_aw_valid      (_soc_io_mem_aw_valid),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_aw_bits_addr  (_soc_io_mem_aw_bits_addr),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_aw_bits_len   (_soc_io_mem_aw_bits_len),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_w_ready       (_memdelay_io_in_w_ready),
    .io_in_w_valid       (_soc_io_mem_w_valid),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_w_bits_data   (_soc_io_mem_w_bits_data),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_w_bits_last   (_soc_io_mem_w_bits_last),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_b_valid       (_memdelay_io_in_b_valid),
    .io_in_ar_ready      (_memdelay_io_in_ar_ready),
    .io_in_ar_valid      (_soc_io_mem_ar_valid),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_ar_bits_addr  (_soc_io_mem_ar_bits_addr),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_ar_bits_len   (_soc_io_mem_ar_bits_len),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_in_r_valid       (_memdelay_io_in_r_valid),
    .io_in_r_bits_data   (_memdelay_io_in_r_bits_data),
    .io_in_r_bits_last   (_memdelay_io_in_r_bits_last),
    .io_out_aw_ready     (_mem_io_in_aw_ready),	// src/main/scala/sim/NutShellSim.scala:29:19
    .io_out_aw_valid     (_memdelay_io_out_aw_valid),
    .io_out_aw_bits_addr (_memdelay_io_out_aw_bits_addr),
    .io_out_w_ready      (_mem_io_in_w_ready),	// src/main/scala/sim/NutShellSim.scala:29:19
    .io_out_w_valid      (_memdelay_io_out_w_valid),
    .io_out_w_bits_data  (_memdelay_io_out_w_bits_data),
    .io_out_w_bits_last  (_memdelay_io_out_w_bits_last),
    .io_out_b_valid      (_mem_io_in_b_valid),	// src/main/scala/sim/NutShellSim.scala:29:19
    .io_out_ar_valid     (_memdelay_io_out_ar_valid),
    .io_out_ar_bits_addr (_memdelay_io_out_ar_bits_addr),
    .io_out_ar_bits_len  (_memdelay_io_out_ar_bits_len),
    .io_out_r_valid      (_mem_io_in_r_valid),	// src/main/scala/sim/NutShellSim.scala:29:19
    .io_out_r_bits_data  (_mem_io_in_r_bits_data),	// src/main/scala/sim/NutShellSim.scala:29:19
    .io_out_r_bits_last  (_mem_io_in_r_bits_last)	// src/main/scala/sim/NutShellSim.scala:29:19
  );
  SimMMIO mmio (	// src/main/scala/sim/NutShellSim.scala:33:20
    .clock                 (clock),
    .reset                 (reset),
    .io_rw_req_ready       (_mmio_io_rw_req_ready),
    .io_rw_req_valid       (_soc_io_mmio_req_valid),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_rw_req_bits_addr   (_soc_io_mmio_req_bits_addr),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_rw_req_bits_cmd    (_soc_io_mmio_req_bits_cmd),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_rw_req_bits_wmask  (_soc_io_mmio_req_bits_wmask),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_rw_req_bits_wdata  (_soc_io_mmio_req_bits_wdata),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_rw_resp_ready      (_soc_io_mmio_resp_ready),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_rw_resp_valid      (_mmio_io_rw_resp_valid),
    .io_rw_resp_bits_cmd   (_mmio_io_rw_resp_bits_cmd),
    .io_rw_resp_bits_rdata (_mmio_io_rw_resp_bits_rdata),
    .io_meip               (_mmio_io_meip),
    .io_dma_aw_ready       (_soc_io_frontend_aw_ready),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_dma_aw_valid       (_mmio_io_dma_aw_valid),
    .io_dma_aw_bits_addr   (_mmio_io_dma_aw_bits_addr),
    .io_dma_w_ready        (_soc_io_frontend_w_ready),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_dma_w_valid        (_mmio_io_dma_w_valid),
    .io_dma_w_bits_data    (_mmio_io_dma_w_bits_data),
    .io_dma_w_bits_strb    (_mmio_io_dma_w_bits_strb),
    .io_dma_b_ready        (_mmio_io_dma_b_ready),
    .io_dma_b_valid        (_soc_io_frontend_b_valid),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_dma_ar_ready       (_soc_io_frontend_ar_ready),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_dma_ar_valid       (_mmio_io_dma_ar_valid),
    .io_dma_ar_bits_addr   (_mmio_io_dma_ar_bits_addr),
    .io_dma_r_ready        (_mmio_io_dma_r_ready),
    .io_dma_r_valid        (_soc_io_frontend_r_valid),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_dma_r_bits_data    (_soc_io_frontend_r_bits_data),	// src/main/scala/sim/NutShellSim.scala:28:19
    .io_uart_out_valid     (difftest_uart_out_valid),
    .io_uart_out_ch        (difftest_uart_out_ch),
    .io_uart_in_valid      (difftest_uart_in_valid),
    .io_uart_in_ch         (difftest_uart_in_ch)
  );
  assign difftest_step = 64'h0;	// difftest/src/main/scala/Difftest.scala:397:24, src/main/scala/sim/NutShellSim.scala:26:7
endmodule

