#Input size: 16
#Data parallelism: 2
#Stride: 0
#Switch ctrl in input stages:
#Stage 0:
#Switch 0: 0 0 0 0 1 1 1 1 
#Switch ctrl in output stages:
#Stage 0:
#Switch 0: 0 0 0 0 1 1 1 1 
#Memory addresses: 
#Memory block 0: 
0 2 1 3 4 6 5 7 0 1 2 3 4 5 6 7 
#Memory block 1: 
4 6 5 7 0 2 1 3 0 1 2 3 4 5 6 7 
