Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 17 18:13:08 2018
| Host         : DESKTOP-N99O3L4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.635        0.000                      0                  242        0.162        0.000                      0                  242        9.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            16.635        0.000                      0                  242        0.162        0.000                      0                  242        9.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.920ns (31.156%)  route 2.033ns (68.844%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 24.703 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.419     7.937    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.348    24.703    vga800x600at75/clk_50M
    SLICE_X3Y90          FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.256    24.959    
                         clock uncertainty           -0.035    24.924    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.352    24.572    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.572    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.920ns (31.156%)  route 2.033ns (68.844%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 24.703 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.419     7.937    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.348    24.703    vga800x600at75/clk_50M
    SLICE_X3Y90          FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.256    24.959    
                         clock uncertainty           -0.035    24.924    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.352    24.572    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.572    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.635ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.920ns (31.156%)  route 2.033ns (68.844%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 24.703 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.419     7.937    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.348    24.703    vga800x600at75/clk_50M
    SLICE_X3Y90          FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.256    24.959    
                         clock uncertainty           -0.035    24.924    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.352    24.572    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.572    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 16.635    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.920ns (31.243%)  route 2.025ns (68.757%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 24.702 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.411     7.929    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.347    24.702    vga800x600at75/clk_50M
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.256    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.352    24.571    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.571    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.920ns (31.243%)  route 2.025ns (68.757%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 24.702 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.411     7.929    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.347    24.702    vga800x600at75/clk_50M
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.256    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.352    24.571    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         24.571    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.920ns (31.243%)  route 2.025ns (68.757%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 24.702 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.411     7.929    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.347    24.702    vga800x600at75/clk_50M
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.256    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.352    24.571    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.571    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.642ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.920ns (31.243%)  route 2.025ns (68.757%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 24.702 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.411     7.929    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.347    24.702    vga800x600at75/clk_50M
    SLICE_X3Y89          FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.256    24.958    
                         clock uncertainty           -0.035    24.923    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.352    24.571    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         24.571    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                 16.642    

Slack (MET) :             16.756ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.920ns (32.477%)  route 1.913ns (67.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.299     7.817    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X3Y88          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.259    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 16.756    

Slack (MET) :             16.756ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.920ns (32.477%)  route 1.913ns (67.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.299     7.817    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X3Y88          FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.259    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 16.756    

Slack (MET) :             16.756ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.920ns (32.477%)  route 1.913ns (67.523%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 24.701 - 20.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.457     4.984    vga800x600at75/clk_50M
    SLICE_X2Y88          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.433     5.417 r  vga800x600at75/hdata_reg[2]/Q
                         net (fo=4, routed)           0.802     6.220    vga800x600at75/hdata[2]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.115     6.335 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.332     6.666    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.267     6.933 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.480     7.413    vga800x600at75/hdata[11]_i_1_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.105     7.518 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.299     7.817    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.346    24.701    vga800x600at75/clk_50M
    SLICE_X3Y88          FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.259    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                 16.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.049%)  route 0.111ns (43.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X3Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_r/RxD_data_reg[0]/Q
                         net (fo=1, routed)           0.111     1.980    ext_uart_rx[0]
    SLICE_X2Y113         FDRE                                         r  ext_uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  ext_uart_buffer_reg[0]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.075     1.818    ext_uart_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.059%)  route 0.096ns (33.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    clk_50M_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  ext_uart_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_tx_reg[3]/Q
                         net (fo=1, routed)           0.096     1.965    ext_uart_t/Q[3]
    SLICE_X3Y113         LUT4 (Prop_lut4_I3_O)        0.045     2.010 r  ext_uart_t/TxD_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     2.010    ext_uart_t/TxD_shift[3]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    ext_uart_t/clk_50M
    SLICE_X3Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.091     1.834    ext_uart_t/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    clk_50M_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  ext_uart_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     1.892 r  ext_uart_buffer_reg[1]/Q
                         net (fo=1, routed)           0.098     1.991    ext_uart_buffer[1]
    SLICE_X1Y113         FDRE                                         r  ext_uart_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  ext_uart_tx_reg[1]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.070     1.813    ext_uart_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ext_uart_t/tickgen/Acc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.746%)  route 0.106ns (36.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_t/tickgen/clk_50M
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/tickgen/Acc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.868 f  ext_uart_t/tickgen/Acc_reg[21]/Q
                         net (fo=4, routed)           0.106     1.974    ext_uart_t/tickgen/BitTick
    SLICE_X5Y113         LUT3 (Prop_lut3_I0_O)        0.045     2.019 r  ext_uart_t/tickgen/FSM_onehot_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.019    ext_uart_t/tickgen_n_3
    SLICE_X5Y113         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    ext_uart_t/clk_50M
    SLICE_X5Y113         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.091     1.831    ext_uart_t/FSM_onehot_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.908%)  route 0.108ns (34.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.729    clk_50M_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  ext_uart_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.893 r  ext_uart_tx_reg[7]/Q
                         net (fo=1, routed)           0.108     2.002    ext_uart_t/Q[7]
    SLICE_X5Y112         LUT3 (Prop_lut3_I0_O)        0.045     2.047 r  ext_uart_t/TxD_shift[7]_i_2/O
                         net (fo=1, routed)           0.000     2.047    ext_uart_t/TxD_shift[7]_i_2_n_0
    SLICE_X5Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.253    ext_uart_t/clk_50M
    SLICE_X5Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[7]/C
                         clock pessimism             -0.488     1.764    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.091     1.855    ext_uart_t/TxD_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/RxD_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X3Y115         FDRE                                         r  ext_uart_r/RxD_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_r/RxD_bit_reg/Q
                         net (fo=4, routed)           0.136     2.005    ext_uart_r/RxD_bit_reg_n_0
    SLICE_X2Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    ext_uart_r/clk_50M
    SLICE_X2Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.063     1.806    ext_uart_r/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ext_uart_t/TxD_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.031%)  route 0.109ns (36.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.729    ext_uart_t/clk_50M
    SLICE_X3Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  ext_uart_t/TxD_shift_reg[2]/Q
                         net (fo=1, routed)           0.109     1.980    ext_uart_t/TxD_shift_reg_n_0_[2]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045     2.025 r  ext_uart_t/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.025    ext_uart_t/TxD_shift[1]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.256    ext_uart_t/clk_50M
    SLICE_X3Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[1]/C
                         clock pessimism             -0.526     1.729    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.091     1.820    ext_uart_t/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.725%)  route 0.120ns (42.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X2Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.892 r  ext_uart_r/RxD_data_reg[7]/Q
                         net (fo=2, routed)           0.120     2.013    ext_uart_rx[7]
    SLICE_X2Y113         FDRE                                         r  ext_uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  ext_uart_buffer_reg[7]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.064     1.807    ext_uart_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.246ns (74.852%)  route 0.083ns (25.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X2Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.148     1.876 r  ext_uart_r/FSM_onehot_RxD_state_reg[10]/Q
                         net (fo=3, routed)           0.083     1.959    ext_uart_r/tickgen/out[4]
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.098     2.057 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    ext_uart_r/tickgen_n_11
    SLICE_X2Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.254    ext_uart_r/clk_50M
    SLICE_X2Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                         clock pessimism             -0.525     1.728    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.120     1.848    ext_uart_r/FSM_onehot_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.743%)  route 0.120ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X2Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE (Prop_fdre_C_Q)         0.164     1.892 r  ext_uart_r/RxD_data_reg[4]/Q
                         net (fo=2, routed)           0.120     2.012    ext_uart_rx[4]
    SLICE_X2Y113         FDRE                                         r  ext_uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  ext_uart_buffer_reg[4]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.060     1.803    ext_uart_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114    ext_uart_r/RxD_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114    ext_uart_r/RxD_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114    ext_uart_r/RxD_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y114    ext_uart_r/RxD_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    ext_uart_r/RxD_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    ext_uart_r/RxD_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    ext_uart_r/RxD_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y114    ext_uart_r/RxD_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y117    ext_uart_r/RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/RxD_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/RxD_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/RxD_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y114    ext_uart_r/RxD_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y112    ext_uart_t/TxD_shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y111    ext_uart_t/tickgen/Acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y112    ext_uart_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y108    ext_uart_t/tickgen/Acc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y108    ext_uart_t/tickgen/Acc_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X4Y108    ext_uart_t/tickgen/Acc_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109    ext_uart_t/tickgen/Acc_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109    ext_uart_t/tickgen/Acc_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109    ext_uart_t/tickgen/Acc_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109    ext_uart_t/tickgen/Acc_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111    ext_uart_r/tickgen/Acc_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111    ext_uart_r/tickgen/Acc_reg[18]/C



