# ðŸ’« About Me:
Basic Verilog RTL design<br><br>VLSI projects like FIFO, UART, FSM<br><br>embedded & IoT based projects<br><br>Practicing C / C++ for embedded systems<br><br> Iâ€™m looking to collaborate on:<br><br>VLSI projects<br><br>Verilog / SystemVerilog based designs<br><br>Embedded systems & IoT projects<br><br>Open-source electronics projects<br><br>Iâ€™m looking for help with:<br><br>SystemVerilog verification<br><br>ASIC & VLSI design flow<br><br>Embedded firmware development<br><br>Iâ€™m currently learning:<br><br>SystemVerilog basics<br><br>FIFO (sync & async)<br><br>Embedded C<br><br>Microcontrollers (8051 / 8086 basics)<br><br>IoT system integration<br><br> Ask me about:<br><br>Digital Electronics<br><br>Verilog basics<br><br>FSM, UART, FIFO<br><br>Embedded C<br><br>8051 / 8086 ALP<br><br>IoT project basics


# ðŸ’» Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![Matplotlib](https://img.shields.io/badge/Matplotlib-%23ffffff.svg?style=for-the-badge&logo=Matplotlib&logoColor=black)
# ðŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=khushshah129-ctrl&theme=dark&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=khushshah129-ctrl&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=khushshah129-ctrl&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=khushshah129-ctrl&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
