library ieee;
use ieee.std_logic_1164.all;

entity ArithmeticUnit is 
	generic(N:positive := 4)
	port 
   (
		carry_in : in std_logic;
		data_A_in : in std_logic_vector(N-1 downto 0);
		data_B_in : in std_logic_vector(N-1 downto 0);
		opCode : in std_logic_vector(1 downto 0);
		
		carry_out : out std_logic;
		data_output : std_logic_vector(N-1 downto 0);
	)
end ArithmeticUnit;

architecture ArithmeticUnit_architecture of ArithmeticUnit is
	
end ArithmeticUnit_architecture;
